#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 23 21:50:28 2022
# Process ID: 23580
# Current directory: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/vivado.log
# Journal file: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a100t-csg324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
# read_verilog {/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a100t-csg324-1
Command: synth_design -directive default -top top -part xc7a100t-csg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.090 ; gain = 89.898 ; free physical = 1040 ; free virtual = 18974
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:20]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:796]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:796]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:797]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:797]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:798]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:798]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:799]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:799]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:801]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:801]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:802]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:802]
INFO: [Synth 8-3876] $readmem data file 'top_rom.init' is read successfully [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2850]
INFO: [Synth 8-3876] $readmem data file 'top_sram.init' is read successfully [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2865]
INFO: [Synth 8-3876] $readmem data file 'top_main_ram.init' is read successfully [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2888]
INFO: [Synth 8-3876] $readmem data file 'top_mem.init' is read successfully [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2911]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:1124]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2216]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2314]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2375]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2416]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2425]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2448]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2470]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2483]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2495]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2563]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2572]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2627]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2669]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/media/nguyenvietthi/DATA/linux_tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3034]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (1#1) [/media/nguyenvietthi/DATA/linux_tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3034]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/media/nguyenvietthi/DATA/linux_tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52531]
	Parameter INIT_40 bound to: 16'b1001000000000000 
	Parameter INIT_41 bound to: 16'b0010111011110000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000001111 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101100110011001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1101110111011101 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101000100010001 
	Parameter INIT_56 bound to: 16'b1001000111101011 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (2#1) [/media/nguyenvietthi/DATA/linux_tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52531]
WARNING: [Synth 8-689] width (7) of port connection 'CHANNEL' does not match port width (5) of module 'XADC' [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:3007]
WARNING: [Synth 8-350] instance 'XADC' of module 'XADC' requires 24 connections, but only 20 given [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2992]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:46]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1352]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6025]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6130]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6302]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6304]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6305]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6309]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (3#1) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6025]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5194]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5403]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5406]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5407]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5899]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5900]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5901]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5902]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5903]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5904]
WARNING: [Synth 8-6014] Unused sequential element stageA_request_totalyConsistent_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5908]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5922]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5930]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5933]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5936]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5938]
WARNING: [Synth 8-3848] Net io_cpu_writeBack_exclusiveOk in module/entity DataCache does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5236]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (4#1) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5194]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2953]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3061]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3062]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3063]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4599]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4603]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4622]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_uncached_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3257]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_last_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_uncached_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_last_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3278]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4885]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4887]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2492]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2491]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2505]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5179]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:80]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:643]
WARNING: [Synth 8-3848] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:671]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SW in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:94]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SR in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:95]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SO in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:96]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SI in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:97]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PW in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:98]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PR in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:99]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PO in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:100]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PI in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:101]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_FM in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:102]
WARNING: [Synth 8-3848] Net dBus_rsp_payload_last in module/entity VexRiscv does not have driver. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:656]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (5#1) [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:46]
WARNING: [Synth 8-6014] Unused sequential element adxl362_status_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2400]
WARNING: [Synth 8-6014] Unused sequential element adxl362_mosi_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2404]
WARNING: [Synth 8-6014] Unused sequential element adxl362_miso_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2405]
WARNING: [Synth 8-6014] Unused sequential element adxl362_cs_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2409]
WARNING: [Synth 8-6014] Unused sequential element adxl362_loopback_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2413]
WARNING: [Synth 8-6014] Unused sequential element buttons_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2422]
WARNING: [Synth 8-6014] Unused sequential element scratch_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2444]
WARNING: [Synth 8-6014] Unused sequential element bus_errors_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2445]
WARNING: [Synth 8-6014] Unused sequential element display_sel_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2463]
WARNING: [Synth 8-6014] Unused sequential element display_value_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2467]
WARNING: [Synth 8-6014] Unused sequential element dna_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2479]
WARNING: [Synth 8-6014] Unused sequential element leds_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2492]
WARNING: [Synth 8-6014] Unused sequential element r_enable_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2528]
WARNING: [Synth 8-6014] Unused sequential element r_width_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2532]
WARNING: [Synth 8-6014] Unused sequential element r_period_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2536]
WARNING: [Synth 8-6014] Unused sequential element g_enable_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2540]
WARNING: [Synth 8-6014] Unused sequential element g_width_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2544]
WARNING: [Synth 8-6014] Unused sequential element g_period_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2548]
WARNING: [Synth 8-6014] Unused sequential element b_enable_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2552]
WARNING: [Synth 8-6014] Unused sequential element b_width_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2556]
WARNING: [Synth 8-6014] Unused sequential element b_period_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2560]
WARNING: [Synth 8-6014] Unused sequential element switches_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2569]
WARNING: [Synth 8-6014] Unused sequential element timer_load_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2602]
WARNING: [Synth 8-6014] Unused sequential element timer_reload_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2606]
WARNING: [Synth 8-6014] Unused sequential element timer_en_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2610]
WARNING: [Synth 8-6014] Unused sequential element timer_value_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2615]
WARNING: [Synth 8-6014] Unused sequential element timer_status_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2616]
WARNING: [Synth 8-6014] Unused sequential element timer_enable_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2624]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2654]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2655]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2656]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2664]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2665]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2666]
WARNING: [Synth 8-6014] Unused sequential element xadc_temperature_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2690]
WARNING: [Synth 8-6014] Unused sequential element xadc_vccint_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2691]
WARNING: [Synth 8-6014] Unused sequential element xadc_vccaux_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2692]
WARNING: [Synth 8-6014] Unused sequential element xadc_vccbram_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2693]
WARNING: [Synth 8-6014] Unused sequential element xadc_eoc_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2694]
WARNING: [Synth 8-6014] Unused sequential element xadc_eos_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2695]
WARNING: [Synth 8-6014] Unused sequential element storage_dat0_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2931]
WARNING: [Synth 8-6014] Unused sequential element storage_1_dat0_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_exclusiveOk
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_args_totalyConsistent
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_bypassTranslation
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_mem_rsp_payload_last
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1368.699 ; gain = 160.508 ; free physical = 990 ; free virtual = 18950
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1368.699 ; gain = 160.508 ; free physical = 992 ; free virtual = 18958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1368.699 ; gain = 160.508 ; free physical = 992 ; free virtual = 18958
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:276]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:276]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:278]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:278]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:278]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:278]
Finished Parsing XDC File [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1715.324 ; gain = 0.000 ; free physical = 688 ; free virtual = 18669
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1715.324 ; gain = 507.133 ; free physical = 783 ; free virtual = 18756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1715.324 ; gain = 507.133 ; free physical = 783 ; free virtual = 18756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1715.324 ; gain = 507.133 ; free physical = 765 ; free virtual = 18754
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2530]
INFO: [Synth 8-5544] ROM "iBusWishbone_CTI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_MUL_HH_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2444]
INFO: [Synth 8-5544] ROM "iBusWishbone_CTI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_execute_SrcPlugin_addSub_4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dBusWishbone_CTI0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_CsrPlugin_csrMapping_readDataInit_2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IBusCachedPlugin_decodeExceptionPort_payload_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_DBusCachedPlugin_exceptionBus_payload_code_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_interrupt_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_to_memory_BRANCH_CALC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_MulPlugin_bSigned" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_MulPlugin_aSigned" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:1009]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:979]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_dat1_reg' and it is trimmed from '10' to '8' bits. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2935]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_1_dat1_reg' and it is trimmed from '10' to '8' bits. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2956]
INFO: [Synth 8-5544] ROM "subfragments_rs232phytx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "subfragments_rs232phyrx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "xadc_temperature_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc_vccint_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc_vccaux_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc_vccbram_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "display_values0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_values1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_values2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_values3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_values4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_values5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "basesoc_csr_bankarray_interface5_bank_bus_dat_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rom_dat0_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2854]
INFO: [Synth 8-802] inferred FSM for state register 'subfragments_state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'subfragments_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1715.324 ; gain = 507.133 ; free physical = 741 ; free virtual = 18739
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 63    
	               30 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 155   
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 97    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 11    
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 166   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 27    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 44    
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 4     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               30 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 77    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 70    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 91    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2495]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_IS_RS1_SIGNED_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2495]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2500]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_MUL_HH_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2444]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
WARNING: [Synth 8-6014] Unused sequential element rom_dat0_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.v:2854]
WARNING: [Synth 8-3917] design top has port display_cs_n[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port display_cs_n[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port display_abcdefg[7] driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_0_reg to conserve power
INFO: [Synth 8-3971] The signal RegFilePlugin_regFile_reg was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/decode_to_execute_MEMORY_WR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[8]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[9]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[10]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[10] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[11]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[12]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[12]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[12] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[13]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[13]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[13] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[14]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[14]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[14] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[15]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[15]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[15] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[16]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[16]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[17]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[17]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[18]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[18]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[19]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[19]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[20]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[20]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[21]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[21]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[22]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[22]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[23]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[23]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[24]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[24]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[25]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[25]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[26]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[26]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[27]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[27]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[28]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[28]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[29]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[29]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[30]' (FDR) to 'basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[30]' (FDR) to 'basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface10_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/CsrPlugin_interrupt_code_reg[1]' (FDSE) to 'VexRiscv/CsrPlugin_interrupt_code_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[0] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[0]' (FDSE) to 'VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[0]' (FDE) to 'VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/loader_killReg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/loader_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[31] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_reg[1]' (FDE) to 'VexRiscv/decode_to_execute_INSTRUCTION_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/CsrPlugin_mip_MTIP_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1/\loader_waysAllocator_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/\stageA_wayInvalidate_reg[0] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_mmuRsp_refilling_reg' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_exception_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_mmuRsp_exception_reg' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_isPaging_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_mmuRsp_allowWrite_reg' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_allowRead_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1/stageB_mmuRsp_allowRead_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/stageB_mmuRsp_isPaging_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception_reg' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging_reg' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_s2_tightlyCoupledHit_reg' (FDE) to 'VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[31]' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/execute_to_memory_MEMORY_WR_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/memory_to_writeBack_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/memory_to_writeBack_MEMORY_WR_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]' (FDE) to 'VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_PC_reg[0]' (FDE) to 'VexRiscv/decode_to_execute_PC_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[0]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/\decodeStage_mmuRsp_physicalAddress_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/\stageB_wayInvalidate_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_PC_reg[1]' (FDE) to 'VexRiscv/execute_to_memory_PC_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/memory_to_writeBack_PC_reg[1]' (FDE) to 'VexRiscv/memory_to_writeBack_PC_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\decode_to_execute_PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\memory_to_writeBack_PC_reg[0] )
WARNING: [Synth 8-3332] Sequential element (lineLoader_hadError_reg) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (decodeStage_mmuRsp_allowExecute_reg) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (decodeStage_mmuRsp_physicalAddress_reg[1]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (stageA_wayInvalidate_reg[0]) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (stageB_wayInvalidate_reg[0]) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (stageB_mmuRsp_physicalAddress_reg[1]) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (stageB_mmuRsp_physicalAddress_reg[0]) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (stageB_mmuRsp_isPaging_reg) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (stageB_mmuRsp_allowRead_reg) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (loader_waysAllocator_reg[0]) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (loader_killReg_reg) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (loader_error_reg) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (dataCache_1_io_mem_cmd_rData_address_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (dataCache_1_io_mem_cmd_rData_address_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (IBusCachedPlugin_s1_tightlyCoupledHit_reg) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[27]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[26]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[25]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[24]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[23]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[22]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[21]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[20]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[19]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[18]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[17]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[16]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[15]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[6]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[4]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[3]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[27]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[26]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[25]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[24]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[23]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[22]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[21]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[20]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[19]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[18]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[17]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[16]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[15]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[6]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[4]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[3]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_PC_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_PC_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_PC_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_BRANCH_CALC_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (IBusCachedPlugin_fetchPc_pcReg_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_mip_MTIP_reg) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[31]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[30]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[29]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[28]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[27]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[26]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[25]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[24]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[23]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[22]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[21]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[20]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[19]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[18]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[17]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[16]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[15]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[14]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[13]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[12]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[11]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[10]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[9]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[8]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[7]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[6]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[5]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[4]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[3]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (externalInterruptArray_regNext_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_interrupt_targetPrivilege_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_interrupt_code_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_interrupt_code_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_rs1_reg[32]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[64]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[63]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[62]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[61]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[60]) is unused and will be removed from module VexRiscv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:04 . Memory (MB): peak = 1715.324 ; gain = 507.133 ; free physical = 669 ; free virtual = 18671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|top         | p_0_out      | 64x8          | LUT            | 
|top         | rom_dat0_reg | 8192x32       | Block RAM      | 
|top         | p_0_out      | 64x8          | LUT            | 
|top         | rom_dat0_reg | 8192x32       | Block RAM      | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | sram_reg                | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|top               | main_ram_reg            | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_7/banks_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_12/ways_0_tags_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/dataCache_1/i_16/ways_0_tags_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/i_2/RegFilePlugin_regFile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/i_2/RegFilePlugin_regFile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_116/sram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_116/sram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_119/main_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_119/main_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_119/main_ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_119/main_ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_143/rom_dat0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_143/rom_dat0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_143/rom_dat0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_143/rom_dat0_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_143/rom_dat0_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_143/rom_dat0_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_143/rom_dat0_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_143/rom_dat0_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 1735.324 ; gain = 527.133 ; free physical = 503 ; free virtual = 18523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1739.324 ; gain = 531.133 ; free physical = 499 ; free virtual = 18519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | sram_reg                | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|top               | main_ram_reg            | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'uart_rx_fifo_consume_reg_rep[3]' (FDRE) to 'uart_rx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_rx_fifo_consume_reg_rep[2]' (FDRE) to 'uart_rx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_rx_fifo_consume_reg_rep[0]' (FDRE) to 'uart_rx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_rx_fifo_consume_reg_rep[1]' (FDRE) to 'uart_rx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[13]' (FDE) to 'VexRiscv/dataCache_1/stageA_request_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[12]' (FDE) to 'VexRiscv/dataCache_1/stageA_request_size_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/dataCache_1/ways_0_tags_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance main_ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance main_ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance main_ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance main_ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom_dat0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom_dat0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom_dat0_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom_dat0_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom_dat0_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom_dat0_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom_dat0_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom_dat0_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 1812.559 ; gain = 604.367 ; free physical = 493 ; free virtual = 18512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1812.559 ; gain = 604.367 ; free physical = 494 ; free virtual = 18514
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1812.559 ; gain = 604.367 ; free physical = 494 ; free virtual = 18514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1812.559 ; gain = 604.367 ; free physical = 493 ; free virtual = 18513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1812.559 ; gain = 604.367 ; free physical = 493 ; free virtual = 18513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1812.559 ; gain = 604.367 ; free physical = 493 ; free virtual = 18513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1812.559 ; gain = 604.367 ; free physical = 493 ; free virtual = 18513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   208|
|3     |DNA_PORT    |     1|
|4     |DSP48E1     |     1|
|5     |DSP48E1_1   |     3|
|6     |LUT1        |   256|
|7     |LUT2        |   357|
|8     |LUT3        |   379|
|9     |LUT4        |   580|
|10    |LUT5        |   544|
|11    |LUT6        |  1093|
|12    |MUXF7       |     4|
|13    |MUXF8       |     2|
|14    |RAM32M      |     4|
|15    |RAMB18E1    |     4|
|16    |RAMB18E1_2  |     4|
|17    |RAMB36E1    |     1|
|18    |RAMB36E1_1  |     2|
|19    |RAMB36E1_10 |     1|
|20    |RAMB36E1_2  |     4|
|21    |RAMB36E1_3  |     1|
|22    |RAMB36E1_4  |     1|
|23    |RAMB36E1_5  |     1|
|24    |RAMB36E1_6  |     1|
|25    |RAMB36E1_7  |     1|
|26    |RAMB36E1_8  |     1|
|27    |RAMB36E1_9  |     1|
|28    |XADC        |     1|
|29    |FDRE        |  2515|
|30    |FDSE        |    67|
|31    |IBUF        |    25|
|32    |OBUF        |    39|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |  6103|
|2     |  VexRiscv                 |VexRiscv         |  4012|
|3     |    IBusCachedPlugin_cache |InstructionCache |  1125|
|4     |    dataCache_1            |DataCache        |   725|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1812.559 ; gain = 604.367 ; free physical = 493 ; free virtual = 18513
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 375 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1812.559 ; gain = 257.742 ; free physical = 558 ; free virtual = 18578
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 1812.566 ; gain = 604.367 ; free physical = 567 ; free virtual = 18587
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:276]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:276]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:278]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:278]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:278]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc:278]
Finished Parsing XDC File [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
335 Infos, 317 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1812.566 ; gain = 615.930 ; free physical = 564 ; free virtual = 18586
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2052.734 ; gain = 240.168 ; free physical = 271 ; free virtual = 18287
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2052.734 ; gain = 0.000 ; free physical = 273 ; free virtual = 18289
# report_utilization -file top_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2053.734 ; gain = 1.000 ; free physical = 274 ; free virtual = 18290
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2093.750 ; gain = 40.016 ; free physical = 263 ; free virtual = 18279

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d14f8f6b

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2093.750 ; gain = 0.000 ; free physical = 269 ; free virtual = 18286
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 178d807e1

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2093.750 ; gain = 0.000 ; free physical = 269 ; free virtual = 18286
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 197c908e6

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2093.750 ; gain = 0.000 ; free physical = 270 ; free virtual = 18286
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 3 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 197c908e6

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2093.750 ; gain = 0.000 ; free physical = 270 ; free virtual = 18286
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 197c908e6

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2093.750 ; gain = 0.000 ; free physical = 270 ; free virtual = 18286
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 197c908e6

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2093.750 ; gain = 0.000 ; free physical = 270 ; free virtual = 18286
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2093.750 ; gain = 0.000 ; free physical = 270 ; free virtual = 18286
Ending Logic Optimization Task | Checksum: 197c908e6

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2093.750 ; gain = 0.000 ; free physical = 270 ; free virtual = 18286

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for DNA_PORT
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-274] XADC DRP clock frequency 6250.0 MHz is outside the valid range of 0.0 to 250.0 MHz for power estimation.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 1 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: 2290e17b2

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 318 ; free virtual = 18255
Ending Power Optimization Task | Checksum: 2290e17b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2417.203 ; gain = 323.453 ; free physical = 325 ; free virtual = 18263
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 363.469 ; free physical = 325 ; free virtual = 18263
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 18266
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13a5218c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 18266
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 331 ; free virtual = 18269

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12751ece2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 320 ; free virtual = 18258

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15b2de960

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 309 ; free virtual = 18259

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15b2de960

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 309 ; free virtual = 18259
Phase 1 Placer Initialization | Checksum: 15b2de960

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 309 ; free virtual = 18259

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19bee7a55

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 307 ; free virtual = 18256

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19bee7a55

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18252

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e0337389

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 304 ; free virtual = 18253

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 194f8e700

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 304 ; free virtual = 18253

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 194f8e700

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 304 ; free virtual = 18253

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f9da3b7b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 302 ; free virtual = 18252

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16b96c0fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 302 ; free virtual = 18252

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16b96c0fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 302 ; free virtual = 18252
Phase 3 Detail Placement | Checksum: 16b96c0fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 302 ; free virtual = 18252

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 16b96c0fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 302 ; free virtual = 18252

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b96c0fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 302 ; free virtual = 18252

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16b96c0fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18252

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1259e0068

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18252
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1259e0068

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 303 ; free virtual = 18252
Ending Placer Task | Checksum: d763d41a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 313 ; free virtual = 18262
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 313 ; free virtual = 18262
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 312 ; free virtual = 18262
# report_utilization -file top_utilization_place.rpt
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 313 ; free virtual = 18263
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 307 ; free virtual = 18257
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 314 ; free virtual = 18264
# report_clock_utilization -file top_clock_utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d3b116c6 ConstDB: 0 ShapeSum: 3b2bd54 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1574937ef

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 182 ; free virtual = 18115
Post Restoration Checksum: NetGraph: f121569f NumContArr: 6627e150 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1574937ef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 165 ; free virtual = 18114

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1574937ef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 152 ; free virtual = 18101

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1574937ef

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 152 ; free virtual = 18101
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 105ae6fe9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 140 ; free virtual = 18087
Phase 2 Router Initialization | Checksum: 1f3594b0c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 139 ; free virtual = 18087

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 28a4ec2cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 145 ; free virtual = 18093

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 28a4ec2cf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 145 ; free virtual = 18093
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 261778e11

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 143 ; free virtual = 18092

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 509
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 12bfc2985

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 142 ; free virtual = 18091
Phase 4 Rip-up And Reroute | Checksum: 12bfc2985

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 142 ; free virtual = 18091

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12bfc2985

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 142 ; free virtual = 18091

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12bfc2985

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 142 ; free virtual = 18091
Phase 5 Delay and Skew Optimization | Checksum: 12bfc2985

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 142 ; free virtual = 18091

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12bfc2985

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 142 ; free virtual = 18091
Phase 6.1 Hold Fix Iter | Checksum: 12bfc2985

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 142 ; free virtual = 18091
Phase 6 Post Hold Fix | Checksum: 12bfc2985

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 142 ; free virtual = 18091

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.08147 %
  Global Horizontal Routing Utilization  = 1.35507 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12bfc2985

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 142 ; free virtual = 18091

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12bfc2985

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 142 ; free virtual = 18091

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ace4c79e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 139 ; free virtual = 18087

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1ace4c79e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 139 ; free virtual = 18087
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 159 ; free virtual = 18108

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 159 ; free virtual = 18108
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2417.203 ; gain = 0.000 ; free physical = 145 ; free virtual = 18112
INFO: [Common 17-1381] The checkpoint '/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2662 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dna_count_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6889 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/nguyenvietthi/DATA/linux_tools/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab4/build/gateware/top_drc.rpt.
report_drc completed successfully
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
INFO: [Power 33-23] Power model is not available for DNA_PORT
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-274] XADC DRP clock frequency 6250.0 MHz is outside the valid range of 0.0 to 250.0 MHz for power estimation.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg output VexRiscv/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg output VexRiscv/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg output VexRiscv/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2642.035 ; gain = 224.832 ; free physical = 476 ; free virtual = 17974
# quit
INFO: [Common 17-206] Exiting Vivado at Mon May 23 21:53:30 2022...
