

================================================================
== Synthesis Summary Report of 'spmv'
================================================================
+ General Information: 
    * Date:           Fri Jul 18 10:42:00 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        SpMV_CSR
    * Solution:       TimeOpt (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+---------+------------+----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |            |          |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |    LUT   | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+---------+------------+----------+-----+
    |+ spmv  |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|  3 (~0%)|  1167 (~0%)|  865 (1%)|    -|
    | o L1   |     -|  2.19|        -|       -|         -|        -|     -|        no|     -|        -|           -|         -|    -|
    |  o L2  |     -|  2.19|        -|       -|        24|        -|     -|        no|     -|        -|           -|         -|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+---------+------------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| columnIndex_address0 | 4        |
| columnIndex_q0       | 32       |
| rowPtr_address0      | 3        |
| rowPtr_address1      | 3        |
| rowPtr_q0            | 32       |
| rowPtr_q1            | 32       |
| values_address0      | 4        |
| values_q0            | 32       |
| x_address0           | 2        |
| x_q0                 | 32       |
| y_address0           | 2        |
| y_d0                 | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| rowPtr      | in        | int*     |
| columnIndex | in        | int*     |
| values      | in        | float*   |
| y           | out       | float*   |
| x           | in        | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| rowPtr      | rowPtr_address0      | port    | offset   |
| rowPtr      | rowPtr_ce0           | port    |          |
| rowPtr      | rowPtr_q0            | port    |          |
| rowPtr      | rowPtr_address1      | port    | offset   |
| rowPtr      | rowPtr_ce1           | port    |          |
| rowPtr      | rowPtr_q1            | port    |          |
| columnIndex | columnIndex_address0 | port    | offset   |
| columnIndex | columnIndex_ce0      | port    |          |
| columnIndex | columnIndex_q0       | port    |          |
| values      | values_address0      | port    | offset   |
| values      | values_ce0           | port    |          |
| values      | values_q0            | port    |          |
| y           | y_address0           | port    | offset   |
| y           | y_ce0                | port    |          |
| y           | y_we0                | port    |          |
| y           | y_d0                 | port    |          |
| x           | x_address0           | port    | offset   |
| x           | x_ce0                | port    |          |
| x           | x_q0                 | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+------------------+------+--------+---------+
| Name                               | DSP | Pragma | Variable         | Op   | Impl   | Latency |
+------------------------------------+-----+--------+------------------+------+--------+---------+
| + spmv                             | 3   |        |                  |      |        |         |
|   indvars_iv_next6_fu_189_p2       | -   |        | indvars_iv_next6 | add  | fabric | 0       |
|   empty_9_fu_216_p2                | -   |        | empty_9          | add  | fabric | 0       |
|   fmul_32ns_32ns_32_8_max_dsp_1_U2 | 3   |        | mul              | fmul | maxdsp | 7       |
|   fadd_32ns_32ns_32_13_no_dsp_1_U1 | -   |        | y0_1             | fadd | fabric | 12      |
|   add_ln13_fu_260_p2               | -   |        | add_ln13         | add  | fabric | 0       |
+------------------------------------+-----+--------+------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+---------------------------------------------+
| Type     | Options  | Location                                    |
+----------+----------+---------------------------------------------+
| pipeline |          | ../../Downloads/CSR_baseline.cpp:11 in spmv |
| unroll   | factor=8 | ../../Downloads/CSR_baseline.cpp:14 in spmv |
| pipeline | off      | ../../Downloads/CSR_baseline.cpp:15 in spmv |
+----------+----------+---------------------------------------------+


