
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,16,offset}                       Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU.IMMUHit                                   Premise(F7)
	S15= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out=>IR.In                                      Premise(F9)
	S20= ICache.Out=>ICacheReg.In                               Premise(F10)
	S21= ICache.Hit=>CU.ICacheHit                               Premise(F11)
	S22= CU.ICacheHit=ICacheHit(addr)                           Path(S18,S21)
	S23= CtrlASIDIn=0                                           Premise(F12)
	S24= CtrlCP0=0                                              Premise(F13)
	S25= CP0[ASID]=pid                                          CP0-Hold(S0,S24)
	S26= CtrlEPCIn=0                                            Premise(F14)
	S27= CtrlExCodeIn=0                                         Premise(F15)
	S28= CtrlIMMU=0                                             Premise(F16)
	S29= CtrlPC=0                                               Premise(F17)
	S30= CtrlPCInc=0                                            Premise(F18)
	S31= PC[Out]=addr                                           PC-Hold(S1,S29,S30)
	S32= CtrlIAddrReg=1                                         Premise(F19)
	S33= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S13,S32)
	S34= CtrlICache=0                                           Premise(F20)
	S35= CtrlIR=0                                               Premise(F21)
	S36= CtrlICacheReg=1                                        Premise(F22)
	S37= CtrlIMem=0                                             Premise(F23)
	S38= IMem[{pid,addr}]={1,rS,16,offset}                      IMem-Hold(S2,S37)
	S39= CtrlIRMux=0                                            Premise(F24)
	S40= CtrlGPR=0                                              Premise(F25)
	S41= GPR[rS]=a                                              GPR-Hold(S3,S40)
	S42= CtrlA=0                                                Premise(F26)
	S43= CtrlB=0                                                Premise(F27)
	S44= CtrlALUOut=0                                           Premise(F28)
	S45= CtrlConditionReg=0                                     Premise(F29)

IF(IMMU)	S46= CP0.ASID=pid                                           CP0-Read-ASID(S25)
	S47= PC.Out=addr                                            PC-Out(S31)
	S48= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S33)
	S49= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S33)
	S50= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S33)
	S51= CU.IMMUHit=>CU.IMMUHit                                 Premise(F30)
	S52= CU.ICacheHit=>CU.ICacheHit                             Premise(F31)
	S53= IAddrReg.Out=>IMem.RAddr                               Premise(F32)
	S54= IMem.RAddr={pid,addr}                                  Path(S48,S53)
	S55= IMem.Out={1,rS,16,offset}                              IMem-Read(S54,S38)
	S56= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S54,S38)
	S57= IMem.Out=>IRMux.MemData                                Premise(F33)
	S58= IRMux.MemData={1,rS,16,offset}                         Path(S55,S57)
	S59= IRMux.Out={1,rS,16,offset}                             IRMux-Select2(S58)
	S60= ICacheReg.Out=>IRMux.CacheData                         Premise(F34)
	S61= CU.IMMUHit=>IRMux.MemSel                               Premise(F35)
	S62= CU.ICacheHit=>IRMux.CacheSel                           Premise(F36)
	S63= IRMux.Out=>IR.In                                       Premise(F37)
	S64= IR.In={1,rS,16,offset}                                 Path(S59,S63)
	S65= IMem.MEM8WordOut=>ICache.WData                         Premise(F38)
	S66= ICache.WData=IMemGet8Word({pid,addr})                  Path(S56,S65)
	S67= PC.Out=>ICache.IEA                                     Premise(F39)
	S68= ICache.IEA=addr                                        Path(S47,S67)
	S69= ICache.Hit=ICacheHit(addr)                             ICache-Search(S68)
	S70= CtrlASIDIn=0                                           Premise(F40)
	S71= CtrlCP0=0                                              Premise(F41)
	S72= CP0[ASID]=pid                                          CP0-Hold(S25,S71)
	S73= CtrlEPCIn=0                                            Premise(F42)
	S74= CtrlExCodeIn=0                                         Premise(F43)
	S75= CtrlIMMU=0                                             Premise(F44)
	S76= CtrlPC=0                                               Premise(F45)
	S77= CtrlPCInc=1                                            Premise(F46)
	S78= PC[Out]=addr+4                                         PC-Inc(S31,S76,S77)
	S79= PC[CIA]=addr                                           PC-Inc(S31,S76,S77)
	S80= CtrlIAddrReg=0                                         Premise(F47)
	S81= [IAddrReg]={pid,addr}                                  IAddrReg-Hold(S33,S80)
	S82= CtrlICache=1                                           Premise(F48)
	S83= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S68,S66,S82)
	S84= CtrlIR=1                                               Premise(F49)
	S85= [IR]={1,rS,16,offset}                                  IR-Write(S64,S84)
	S86= CtrlICacheReg=0                                        Premise(F50)
	S87= CtrlIMem=0                                             Premise(F51)
	S88= IMem[{pid,addr}]={1,rS,16,offset}                      IMem-Hold(S38,S87)
	S89= CtrlIRMux=0                                            Premise(F52)
	S90= CtrlGPR=0                                              Premise(F53)
	S91= GPR[rS]=a                                              GPR-Hold(S41,S90)
	S92= CtrlA=0                                                Premise(F54)
	S93= CtrlB=0                                                Premise(F55)
	S94= CtrlALUOut=0                                           Premise(F56)
	S95= CtrlConditionReg=0                                     Premise(F57)

ID	S96= CP0.ASID=pid                                           CP0-Read-ASID(S72)
	S97= PC.Out=addr+4                                          PC-Out(S78)
	S98= PC.CIA=addr                                            PC-Out(S79)
	S99= PC.CIA31_28=addr[31:28]                                PC-Out(S79)
	S100= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S81)
	S101= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S81)
	S102= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S81)
	S103= IR.Out={1,rS,16,offset}                               IR-Out(S85)
	S104= IR.Out31_26=1                                         IR-Out(S85)
	S105= IR.Out25_21=rS                                        IR-Out(S85)
	S106= IR.Out20_16=16                                        IR-Out(S85)
	S107= IR.Out15_0=offset                                     IR-Out(S85)
	S108= IR.Out31_26=>CU.Op                                    Premise(F58)
	S109= CU.Op=1                                               Path(S104,S108)
	S110= IR.Out25_21=>GPR.RReg1                                Premise(F59)
	S111= GPR.RReg1=rS                                          Path(S105,S110)
	S112= GPR.Rdata1=a                                          GPR-Read(S111,S91)
	S113= IR.Out20_16=>GPR.RReg2                                Premise(F60)
	S114= GPR.RReg2=16                                          Path(S106,S113)
	S115= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S116= GPR.Rdata1=>A.In                                      Premise(F61)
	S117= A.In=a                                                Path(S112,S116)
	S118= GPR.Rdata2=>B.In                                      Premise(F62)
	S119= B.In=32'b0                                            Path(S115,S118)
	S120= CtrlASIDIn=0                                          Premise(F63)
	S121= CtrlCP0=0                                             Premise(F64)
	S122= CP0[ASID]=pid                                         CP0-Hold(S72,S121)
	S123= CtrlEPCIn=0                                           Premise(F65)
	S124= CtrlExCodeIn=0                                        Premise(F66)
	S125= CtrlIMMU=0                                            Premise(F67)
	S126= CtrlPC=0                                              Premise(F68)
	S127= CtrlPCInc=0                                           Premise(F69)
	S128= PC[CIA]=addr                                          PC-Hold(S79,S127)
	S129= PC[Out]=addr+4                                        PC-Hold(S78,S126,S127)
	S130= CtrlIAddrReg=0                                        Premise(F70)
	S131= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S81,S130)
	S132= CtrlICache=0                                          Premise(F71)
	S133= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S83,S132)
	S134= CtrlIR=0                                              Premise(F72)
	S135= [IR]={1,rS,16,offset}                                 IR-Hold(S85,S134)
	S136= CtrlICacheReg=0                                       Premise(F73)
	S137= CtrlIMem=0                                            Premise(F74)
	S138= IMem[{pid,addr}]={1,rS,16,offset}                     IMem-Hold(S88,S137)
	S139= CtrlIRMux=0                                           Premise(F75)
	S140= CtrlGPR=0                                             Premise(F76)
	S141= GPR[rS]=a                                             GPR-Hold(S91,S140)
	S142= CtrlA=1                                               Premise(F77)
	S143= [A]=a                                                 A-Write(S117,S142)
	S144= CtrlB=1                                               Premise(F78)
	S145= [B]=32'b0                                             B-Write(S119,S144)
	S146= CtrlALUOut=0                                          Premise(F79)
	S147= CtrlConditionReg=0                                    Premise(F80)

EX	S148= CP0.ASID=pid                                          CP0-Read-ASID(S122)
	S149= PC.CIA=addr                                           PC-Out(S128)
	S150= PC.CIA31_28=addr[31:28]                               PC-Out(S128)
	S151= PC.Out=addr+4                                         PC-Out(S129)
	S152= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S131)
	S153= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S131)
	S154= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S131)
	S155= IR.Out={1,rS,16,offset}                               IR-Out(S135)
	S156= IR.Out31_26=1                                         IR-Out(S135)
	S157= IR.Out25_21=rS                                        IR-Out(S135)
	S158= IR.Out20_16=16                                        IR-Out(S135)
	S159= IR.Out15_0=offset                                     IR-Out(S135)
	S160= A.Out=a                                               A-Out(S143)
	S161= A.Out1_0={a}[1:0]                                     A-Out(S143)
	S162= A.Out4_0={a}[4:0]                                     A-Out(S143)
	S163= B.Out=32'b0                                           B-Out(S145)
	S164= B.Out1_0={32'b0}[1:0]                                 B-Out(S145)
	S165= B.Out4_0={32'b0}[4:0]                                 B-Out(S145)
	S166= IR.Out15_0=>SEXT.In                                   Premise(F81)
	S167= SEXT.In=offset                                        Path(S159,S166)
	S168= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S167)
	S169= PC.CIA=>ALU.A                                         Premise(F82)
	S170= ALU.A=addr                                            Path(S149,S169)
	S171= SEXT.Out=>ALU.B                                       Premise(F83)
	S172= ALU.B={14{offset[15]},offset,2{0}}                    Path(S168,S171)
	S173= ALU.Func=6'b010010                                    Premise(F84)
	S174= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S170,S172)
	S175= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S170,S172)
	S176= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S170,S172)
	S177= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S170,S172)
	S178= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S170,S172)
	S179= ALU.Out=>ALUOut.In                                    Premise(F85)
	S180= ALUOut.In=addr+{14{offset[15]},offset,2{0}}           Path(S174,S179)
	S181= A.Out=>CMPU.A                                         Premise(F86)
	S182= CMPU.A=a                                              Path(S160,S181)
	S183= B.Out=>CMPU.B                                         Premise(F87)
	S184= CMPU.B=32'b0                                          Path(S163,S183)
	S185= CMPU.Func=6'b000011                                   Premise(F88)
	S186= CMPU.Out=CompareS(a,32'b0)                            CMPU-CMPS(S182,S184)
	S187= CMPU.zero=CompareS(a,32'b0)                           CMPU-CMPS(S182,S184)
	S188= CMPU.gt=CompareS(a,32'b0)                             CMPU-CMPS(S182,S184)
	S189= CMPU.lt=CompareS(a,32'b0)                             CMPU-CMPS(S182,S184)
	S190= CMPU.lt=>ConditionReg.In                              Premise(F89)
	S191= ConditionReg.In=CompareS(a,32'b0)                     Path(S189,S190)
	S192= GPR.WReg=5'd31                                        Premise(F90)
	S193= PC.Out=>GPR.WData                                     Premise(F91)
	S194= GPR.WData=addr+4                                      Path(S151,S193)
	S195= CtrlASIDIn=0                                          Premise(F92)
	S196= CtrlCP0=0                                             Premise(F93)
	S197= CP0[ASID]=pid                                         CP0-Hold(S122,S196)
	S198= CtrlEPCIn=0                                           Premise(F94)
	S199= CtrlExCodeIn=0                                        Premise(F95)
	S200= CtrlIMMU=0                                            Premise(F96)
	S201= CtrlPC=0                                              Premise(F97)
	S202= CtrlPCInc=0                                           Premise(F98)
	S203= PC[CIA]=addr                                          PC-Hold(S128,S202)
	S204= PC[Out]=addr+4                                        PC-Hold(S129,S201,S202)
	S205= CtrlIAddrReg=0                                        Premise(F99)
	S206= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S131,S205)
	S207= CtrlICache=0                                          Premise(F100)
	S208= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S133,S207)
	S209= CtrlIR=0                                              Premise(F101)
	S210= [IR]={1,rS,16,offset}                                 IR-Hold(S135,S209)
	S211= CtrlICacheReg=0                                       Premise(F102)
	S212= CtrlIMem=0                                            Premise(F103)
	S213= IMem[{pid,addr}]={1,rS,16,offset}                     IMem-Hold(S138,S212)
	S214= CtrlIRMux=0                                           Premise(F104)
	S215= CtrlGPR=1                                             Premise(F105)
	S216= GPR[5'd31]=addr+4                                     GPR-Write(S192,S194,S215)
	S217= CtrlA=0                                               Premise(F106)
	S218= [A]=a                                                 A-Hold(S143,S217)
	S219= CtrlB=0                                               Premise(F107)
	S220= [B]=32'b0                                             B-Hold(S145,S219)
	S221= CtrlALUOut=1                                          Premise(F108)
	S222= [ALUOut]=addr+{14{offset[15]},offset,2{0}}            ALUOut-Write(S180,S221)
	S223= CtrlConditionReg=1                                    Premise(F109)
	S224= [ConditionReg]=CompareS(a,32'b0)                      ConditionReg-Write(S191,S223)

MEM	S225= CP0.ASID=pid                                          CP0-Read-ASID(S197)
	S226= PC.CIA=addr                                           PC-Out(S203)
	S227= PC.CIA31_28=addr[31:28]                               PC-Out(S203)
	S228= PC.Out=addr+4                                         PC-Out(S204)
	S229= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S206)
	S230= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S206)
	S231= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S206)
	S232= IR.Out={1,rS,16,offset}                               IR-Out(S210)
	S233= IR.Out31_26=1                                         IR-Out(S210)
	S234= IR.Out25_21=rS                                        IR-Out(S210)
	S235= IR.Out20_16=16                                        IR-Out(S210)
	S236= IR.Out15_0=offset                                     IR-Out(S210)
	S237= A.Out=a                                               A-Out(S218)
	S238= A.Out1_0={a}[1:0]                                     A-Out(S218)
	S239= A.Out4_0={a}[4:0]                                     A-Out(S218)
	S240= B.Out=32'b0                                           B-Out(S220)
	S241= B.Out1_0={32'b0}[1:0]                                 B-Out(S220)
	S242= B.Out4_0={32'b0}[4:0]                                 B-Out(S220)
	S243= ALUOut.Out=addr+{14{offset[15]},offset,2{0}}          ALUOut-Out(S222)
	S244= ALUOut.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut-Out(S222)
	S245= ALUOut.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut-Out(S222)
	S246= ConditionReg.Out=CompareS(a,32'b0)                    ConditionReg-Out(S224)
	S247= ConditionReg.Out1_0={CompareS(a,32'b0)}[1:0]          ConditionReg-Out(S224)
	S248= ConditionReg.Out4_0={CompareS(a,32'b0)}[4:0]          ConditionReg-Out(S224)
	S249= ALUOut.Out=>PC.In                                     Premise(F110)
	S250= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S243,S249)
	S251= ConditionReg.Out=>CU.lt                               Premise(F111)
	S252= CU.lt=CompareS(a,32'b0)                               Path(S246,S251)
	S253= CtrlASIDIn=0                                          Premise(F112)
	S254= CtrlCP0=0                                             Premise(F113)
	S255= CP0[ASID]=pid                                         CP0-Hold(S197,S254)
	S256= CtrlEPCIn=0                                           Premise(F114)
	S257= CtrlExCodeIn=0                                        Premise(F115)
	S258= CtrlIMMU=0                                            Premise(F116)
	S259= CtrlPC=1                                              Premise(F117)
	S260= CtrlPCInc=0                                           Premise(F118)
	S261= PC[CIA]=addr                                          PC-Hold(S203,S260)
	S262= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S250,S259,S260)
	S263= CtrlIAddrReg=0                                        Premise(F119)
	S264= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S206,S263)
	S265= CtrlICache=0                                          Premise(F120)
	S266= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S208,S265)
	S267= CtrlIR=0                                              Premise(F121)
	S268= [IR]={1,rS,16,offset}                                 IR-Hold(S210,S267)
	S269= CtrlICacheReg=0                                       Premise(F122)
	S270= CtrlIMem=0                                            Premise(F123)
	S271= IMem[{pid,addr}]={1,rS,16,offset}                     IMem-Hold(S213,S270)
	S272= CtrlIRMux=0                                           Premise(F124)
	S273= CtrlGPR=0                                             Premise(F125)
	S274= GPR[5'd31]=addr+4                                     GPR-Hold(S216,S273)
	S275= CtrlA=0                                               Premise(F126)
	S276= [A]=a                                                 A-Hold(S218,S275)
	S277= CtrlB=0                                               Premise(F127)
	S278= [B]=32'b0                                             B-Hold(S220,S277)
	S279= CtrlALUOut=0                                          Premise(F128)
	S280= [ALUOut]=addr+{14{offset[15]},offset,2{0}}            ALUOut-Hold(S222,S279)
	S281= CtrlConditionReg=0                                    Premise(F129)
	S282= [ConditionReg]=CompareS(a,32'b0)                      ConditionReg-Hold(S224,S281)

WB	S283= CP0.ASID=pid                                          CP0-Read-ASID(S255)
	S284= PC.CIA=addr                                           PC-Out(S261)
	S285= PC.CIA31_28=addr[31:28]                               PC-Out(S261)
	S286= PC.Out=addr+{14{offset[15]},offset,2{0}}              PC-Out(S262)
	S287= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S264)
	S288= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S264)
	S289= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S264)
	S290= IR.Out={1,rS,16,offset}                               IR-Out(S268)
	S291= IR.Out31_26=1                                         IR-Out(S268)
	S292= IR.Out25_21=rS                                        IR-Out(S268)
	S293= IR.Out20_16=16                                        IR-Out(S268)
	S294= IR.Out15_0=offset                                     IR-Out(S268)
	S295= A.Out=a                                               A-Out(S276)
	S296= A.Out1_0={a}[1:0]                                     A-Out(S276)
	S297= A.Out4_0={a}[4:0]                                     A-Out(S276)
	S298= B.Out=32'b0                                           B-Out(S278)
	S299= B.Out1_0={32'b0}[1:0]                                 B-Out(S278)
	S300= B.Out4_0={32'b0}[4:0]                                 B-Out(S278)
	S301= ALUOut.Out=addr+{14{offset[15]},offset,2{0}}          ALUOut-Out(S280)
	S302= ALUOut.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut-Out(S280)
	S303= ALUOut.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut-Out(S280)
	S304= ConditionReg.Out=CompareS(a,32'b0)                    ConditionReg-Out(S282)
	S305= ConditionReg.Out1_0={CompareS(a,32'b0)}[1:0]          ConditionReg-Out(S282)
	S306= ConditionReg.Out4_0={CompareS(a,32'b0)}[4:0]          ConditionReg-Out(S282)
	S307= CtrlASIDIn=0                                          Premise(F166)
	S308= CtrlCP0=0                                             Premise(F167)
	S309= CP0[ASID]=pid                                         CP0-Hold(S255,S308)
	S310= CtrlEPCIn=0                                           Premise(F168)
	S311= CtrlExCodeIn=0                                        Premise(F169)
	S312= CtrlIMMU=0                                            Premise(F170)
	S313= CtrlPC=0                                              Premise(F171)
	S314= CtrlPCInc=0                                           Premise(F172)
	S315= PC[CIA]=addr                                          PC-Hold(S261,S314)
	S316= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S262,S313,S314)
	S317= CtrlIAddrReg=0                                        Premise(F173)
	S318= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S264,S317)
	S319= CtrlICache=0                                          Premise(F174)
	S320= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S266,S319)
	S321= CtrlIR=0                                              Premise(F175)
	S322= [IR]={1,rS,16,offset}                                 IR-Hold(S268,S321)
	S323= CtrlICacheReg=0                                       Premise(F176)
	S324= CtrlIMem=0                                            Premise(F177)
	S325= IMem[{pid,addr}]={1,rS,16,offset}                     IMem-Hold(S271,S324)
	S326= CtrlIRMux=0                                           Premise(F178)
	S327= CtrlGPR=0                                             Premise(F179)
	S328= GPR[5'd31]=addr+4                                     GPR-Hold(S274,S327)
	S329= CtrlA=0                                               Premise(F180)
	S330= [A]=a                                                 A-Hold(S276,S329)
	S331= CtrlB=0                                               Premise(F181)
	S332= [B]=32'b0                                             B-Hold(S278,S331)
	S333= CtrlALUOut=0                                          Premise(F182)
	S334= [ALUOut]=addr+{14{offset[15]},offset,2{0}}            ALUOut-Hold(S280,S333)
	S335= CtrlConditionReg=0                                    Premise(F183)
	S336= [ConditionReg]=CompareS(a,32'b0)                      ConditionReg-Hold(S282,S335)

POST	S309= CP0[ASID]=pid                                         CP0-Hold(S255,S308)
	S315= PC[CIA]=addr                                          PC-Hold(S261,S314)
	S316= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S262,S313,S314)
	S318= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S264,S317)
	S320= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S266,S319)
	S322= [IR]={1,rS,16,offset}                                 IR-Hold(S268,S321)
	S325= IMem[{pid,addr}]={1,rS,16,offset}                     IMem-Hold(S271,S324)
	S328= GPR[5'd31]=addr+4                                     GPR-Hold(S274,S327)
	S330= [A]=a                                                 A-Hold(S276,S329)
	S332= [B]=32'b0                                             B-Hold(S278,S331)
	S334= [ALUOut]=addr+{14{offset[15]},offset,2{0}}            ALUOut-Hold(S280,S333)
	S336= [ConditionReg]=CompareS(a,32'b0)                      ConditionReg-Hold(S282,S335)

