{"vcs1":{"timestamp_begin":1751009091.350751735, "rt":0.26, "ut":0.15, "st":0.06}}
{"vcselab":{"timestamp_begin":1751009091.684988909, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1751009091.929018002, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751009091.035275213}
{"VCS_COMP_START_TIME": 1751009091.035275213}
{"VCS_COMP_END_TIME": 1751009092.270641701}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2817475}}
{"stitch_vcselab": {"peak_mem": 2817515}}
