#ALU制御回路シミュレーション  
ALU制御回路の一部の機能を検証しました．  
具体的には  
ID -(6bit 制御バス)→ ALU制御回路 -(8bit制御バス + carry)→ ALU  
となっている部分のALU制御回路の部分にあるデコーダ回路を検証しています．  
  
実現したい真理値表はALU_Ctrl.jpgにあるもので，ALU制御回路からALUまでは負論理である．  

シミュレーション結果は以下のようになった．  

VCD info: dumpfile test.vcd opened for output.  
                   0: |0, 1, 1, 1, 1 | 0, 0, 0 |     C0 = 0, C1 = 1, C2 = 0, C3 = 0, C4 = 1, C5 = 0, c_flag = x  
                  10: |0, 1, 1, 1, 1 | 0, 0, 1 |     C0 = 0, C1 = 1, C2 = 0, C3 = 0, C4 = 0, C5 = 1, c_flag = x  
                  20: |1, 0, 1, 1, 1 | 1, 0, 0 |     C0 = 0, C1 = 0, C2 = 1, C3 = 0, C4 = 1, C5 = 0, c_flag = x  
                  30: |1, 0, 1, 1, 1 | 0, 1, 1 |     C0 = 0, C1 = 0, C2 = 1, C3 = 1, C4 = 0, C5 = 0, c_flag = x  
                  40: |1, 0, 1, 1, 1 | 0, 0, 0 |     C0 = 0, C1 = 0, C2 = 1, C3 = 1, C4 = 1, C5 = 0, c_flag = x  
                  50: |1, 1, 0, 1, 1 | 0, 0, 0 |     C0 = 0, C1 = 0, C2 = 0, C3 = 1, C4 = 1, C5 = 0, c_flag = x  
                  60: |1, 1, 0, 1, 1 | 1, 1, 1 |     C0 = 0, C1 = 0, C2 = 0, C3 = 0, C4 = 0, C5 = 0, c_flag = x  
                  70: |0, 1, 1, 1, 1 | 0, 1, 0 |     C0 = 0, C1 = 1, C2 = 1, C3 = 0, C4 = 1, C5 = 1, c_flag = x  
                  80: |0, 1, 1, 1, 1 | 0, 1, 1 |     C0 = 0, C1 = 1, C2 = 1, C3 = 0, C4 = 0, C5 = 0, c_flag = x  
                  90: |1, 1, 1, 0, 1 | 0, 1, 1 |     C0 = 1, C1 = 0, C2 = 0, C3 = 1, C4 = 0, C5 = 0, c_flag = x  
                 100: |1, 1, 1, 0, 1 | 1, 1, 1 |     C0 = 1, C1 = 0, C2 = 0, C3 = 0, C4 = 0, C5 = 0, c_flag = x  
                 110: |1, 1, 1, 0, 1 | 1, 0, 1 |     C0 = 1, C1 = 0, C2 = 0, C3 = 0, C4 = 1, C5 = 0, c_flag = x  
                 120: |1, 1, 1, 1, 0 | 0, 1, 1 |     C0 = 1, C1 = 0, C2 = 1, C3 = 1, C4 = 0, C5 = 0, c_flag = x  
                 130: |1, 1, 1, 1, 0 | 1, 1, 1 |     C0 = 1, C1 = 0, C2 = 1, C3 = 0, C4 = 0, C5 = 0, c_flag = x  
                 140: |1, 1, 1, 1, 0 | 1, 0, 1 |     C0 = 1, C1 = 0, C2 = 1, C3 = 0, C4 = 1, C5 = 0, c_flag = x  

(carryは行っていない)  
あってるのでおｋ．以上．