{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 19:46:55 2025 " "Info: Processing started: Mon Nov 24 19:46:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Info: Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divn:u0\|clk_p divn:u0\|clk_p " "Info: create_clock -period 1.000 -name divn:u0\|clk_p divn:u0\|clk_p" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_hs vga_hs " "Info: create_clock -period 1.000 -name vga_hs vga_hs" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -102.918 " "Info: Worst-case setup slack is -102.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -102.918    -73363.690 divn:u0\|clk_p  " "Info:  -102.918    -73363.690 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.371       -34.097 CLOCK_50  " "Info:    -2.371       -34.097 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684       -38.153 vga_hs  " "Info:    -1.684       -38.153 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.343 " "Info: Worst-case hold slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343        -0.343 divn:u0\|clk_p  " "Info:    -0.343        -0.343 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 vga_hs  " "Info:     0.339         0.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371         0.000 CLOCK_50  " "Info:     0.371         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.000 CLOCK_50  " "Info:    -3.000       -30.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -818.000 divn:u0\|clk_p  " "Info:    -1.000      -818.000 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 vga_hs  " "Info:    -1.000       -23.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -91.326 " "Info: Worst-case setup slack is -91.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -91.326    -65115.550 divn:u0\|clk_p  " "Info:   -91.326    -65115.550 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.063       -27.043 CLOCK_50  " "Info:    -2.063       -27.043 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418       -32.195 vga_hs  " "Info:    -1.418       -32.195 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.330 " "Info: Worst-case hold slack is -0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330        -0.330 divn:u0\|clk_p  " "Info:    -0.330        -0.330 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293         0.000 vga_hs  " "Info:     0.293         0.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 CLOCK_50  " "Info:     0.327         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.000 CLOCK_50  " "Info:    -3.000       -30.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -818.000 divn:u0\|clk_p  " "Info:    -1.000      -818.000 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 vga_hs  " "Info:    -1.000       -23.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.559 " "Info: Worst-case setup slack is -58.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.559    -41741.508 divn:u0\|clk_p  " "Info:   -58.559    -41741.508 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915        -8.381 CLOCK_50  " "Info:    -0.915        -8.381 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466       -10.269 vga_hs  " "Info:    -0.466       -10.269 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.265 " "Info: Worst-case hold slack is -0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265        -0.265 divn:u0\|clk_p  " "Info:    -0.265        -0.265 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 vga_hs  " "Info:     0.166         0.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 CLOCK_50  " "Info:     0.186         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.897 CLOCK_50  " "Info:    -3.000       -37.897 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -818.000 divn:u0\|clk_p  " "Info:    -1.000      -818.000 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 vga_hs  " "Info:    -1.000       -23.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Info: Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 19:54:53 2025 " "Info: Processing ended: Mon Nov 24 19:54:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:07:58 " "Info: Elapsed time: 00:07:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Info: Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
