<stg><name>mm_ip</name>


<trans_list>

<trans id="2616" from="1" to="2">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2617" from="2" to="3">
<condition id="285">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="3" to="4">
<condition id="286">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="3" to="2">
<condition id="561">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="4" to="5">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="5" to="6">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="6" to="7">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="7" to="8">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="8" to="9">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="9" to="10">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="10" to="11">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="11" to="12">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="12" to="13">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="13" to="14">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="14" to="15">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="15" to="16">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="16" to="17">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="17" to="18">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="18" to="19">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="19" to="20">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="20" to="21">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="21" to="22">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="22" to="23">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="23" to="24">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="24" to="25">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="25" to="26">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="26" to="27">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="27" to="28">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="28" to="29">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="29" to="30">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="30" to="31">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="31" to="32">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="32" to="33">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="33" to="34">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="34" to="35">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="35" to="36">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="36" to="37">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="37" to="38">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="38" to="39">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="39" to="40">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2656" from="40" to="41">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="41" to="42">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="42" to="43">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="43" to="44">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="44" to="45">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2661" from="45" to="46">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="46" to="47">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="47" to="48">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="48" to="49">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="49" to="50">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="50" to="51">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="51" to="52">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="52" to="53">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="53" to="54">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="54" to="55">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="55" to="56">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="56" to="57">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="57" to="58">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="58" to="59">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="59" to="60">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="60" to="61">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="61" to="62">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="62" to="63">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="63" to="64">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="64" to="65">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="65" to="66">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="66" to="67">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="67" to="68">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="68" to="69">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="69" to="70">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="70" to="71">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="71" to="72">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="72" to="73">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="73" to="74">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="74" to="75">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="75" to="76">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="76" to="77">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="77" to="78">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="78" to="79">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="79" to="80">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="80" to="81">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="81" to="82">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="82" to="83">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="83" to="84">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="84" to="85">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="85" to="86">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="86" to="87">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="87" to="88">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="88" to="89">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="89" to="90">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="90" to="91">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="91" to="92">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="92" to="93">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="93" to="94">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="94" to="95">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="95" to="96">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="96" to="97">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="97" to="98">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="98" to="99">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="99" to="100">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="100" to="101">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="101" to="102">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="102" to="103">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="103" to="104">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="104" to="105">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="105" to="106">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="106" to="107">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="107" to="108">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="108" to="109">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="109" to="110">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="110" to="111">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="111" to="112">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="112" to="113">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="113" to="114">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="114" to="115">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="115" to="116">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="116" to="117">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2733" from="117" to="118">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="118" to="119">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="119" to="120">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2736" from="120" to="121">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="121" to="122">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="122" to="123">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="123" to="124">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="124" to="125">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="125" to="126">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="126" to="127">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="127" to="128">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="128" to="129">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="129" to="130">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="130" to="131">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="131" to="132">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="132" to="133">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="133" to="134">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="134" to="135">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="135" to="136">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="136" to="137">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="137" to="138">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="138" to="139">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="139" to="140">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="140" to="141">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="141" to="142">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="142" to="143">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="143" to="144">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="144" to="145">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="145" to="146">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="146" to="147">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="147" to="148">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="148" to="149">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="149" to="150">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="150" to="151">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="151" to="152">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="152" to="153">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="153" to="154">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="154" to="155">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="155" to="156">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="156" to="157">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2773" from="157" to="158">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="158" to="159">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2775" from="159" to="160">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2776" from="160" to="161">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2777" from="161" to="162">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="162" to="163">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2779" from="163" to="164">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="164" to="165">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="165" to="166">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="166" to="167">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="167" to="168">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="168" to="169">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="169" to="170">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="170" to="171">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="171" to="172">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="172" to="173">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="173" to="174">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="174" to="175">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="175" to="176">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="176" to="177">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="177" to="178">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="178" to="179">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="179" to="180">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="180" to="181">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="181" to="182">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="182" to="183">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="183" to="184">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="184" to="185">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="185" to="186">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="186" to="187">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="187" to="188">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="188" to="189">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="189" to="190">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="190" to="191">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="191" to="192">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="192" to="193">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="193" to="194">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="194" to="195">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="195" to="196">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="196" to="197">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="197" to="198">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="198" to="199">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="199" to="200">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="200" to="201">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="201" to="202">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="202" to="203">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="203" to="204">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="204" to="205">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="205" to="206">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="206" to="207">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="207" to="208">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="208" to="209">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="209" to="210">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="210" to="211">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="211" to="212">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="212" to="213">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="213" to="214">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="214" to="215">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="215" to="216">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="216" to="217">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="217" to="218">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="218" to="219">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="219" to="220">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="220" to="221">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="221" to="222">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="222" to="223">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="223" to="224">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="224" to="225">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="225" to="226">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="226" to="227">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="227" to="228">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="228" to="229">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="229" to="230">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="230" to="231">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="231" to="232">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="232" to="233">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="233" to="234">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="234" to="235">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="235" to="236">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="236" to="237">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="237" to="238">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="238" to="239">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="239" to="240">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="240" to="241">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="241" to="242">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="242" to="243">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="243" to="244">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="244" to="245">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="245" to="246">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="246" to="247">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="247" to="248">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="248" to="249">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="249" to="250">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="250" to="251">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="251" to="252">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="252" to="253">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="253" to="254">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="254" to="255">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="255" to="256">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="256" to="257">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="257" to="258">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="258" to="259">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="259" to="260">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="260" to="261">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="261" to="262">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="262" to="263">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="263" to="264">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="264" to="265">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="265" to="266">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="266" to="267">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="267" to="268">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="268" to="269">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="269" to="270">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="270" to="271">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="271" to="272">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="272" to="273">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="273" to="274">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="274" to="3">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([32768 x i32]* %in_r) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([16384 x i32]* %out_r) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([16384 x i32]* %out_r, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([32768 x i32]* %in_r, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str, [10 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [17 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %i = phi i8 [ 0, %0 ], [ %i_1, %5 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond2 = icmp eq i8 %i, -128

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_1 = add i8 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %6, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:2  %tmp = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="16" op_0_bw="15">
<![CDATA[
:3  %p_addr_cast = zext i15 %tmp to i16

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="15">
<![CDATA[
:4  %tmp_2 = zext i15 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %in_addr = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:6  %tmp_3 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 1)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="15">
<![CDATA[
:7  %tmp_4 = zext i15 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %in_addr_2 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:9  %tmp_5 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 2)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="15">
<![CDATA[
:10  %tmp_6 = zext i15 %tmp_5 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %in_addr_4 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="in_addr_4"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:12  %tmp_8 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 3)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="15">
<![CDATA[
:13  %tmp_9 = zext i15 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %in_addr_6 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="in_addr_6"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:15  %tmp_s = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 4)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="15">
<![CDATA[
:16  %tmp_10 = zext i15 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %in_addr_8 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="in_addr_8"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:18  %tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 5)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="15">
<![CDATA[
:19  %tmp_12 = zext i15 %tmp_11 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %in_addr_10 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="in_addr_10"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:21  %tmp_13 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 6)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="15">
<![CDATA[
:22  %tmp_14 = zext i15 %tmp_13 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %in_addr_12 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="in_addr_12"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:24  %tmp_15 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 7)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="15">
<![CDATA[
:25  %tmp_16 = zext i15 %tmp_15 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %in_addr_14 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="in_addr_14"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:27  %tmp_17 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 8)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="15">
<![CDATA[
:28  %tmp_18 = zext i15 %tmp_17 to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %in_addr_16 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="in_addr_16"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:30  %tmp_19 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 9)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="15">
<![CDATA[
:31  %tmp_20 = zext i15 %tmp_19 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %in_addr_18 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="in_addr_18"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:33  %tmp_21 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 10)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="15">
<![CDATA[
:34  %tmp_22 = zext i15 %tmp_21 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %in_addr_20 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="in_addr_20"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:36  %tmp_23 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 11)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="15">
<![CDATA[
:37  %tmp_24 = zext i15 %tmp_23 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %in_addr_22 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="in_addr_22"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:39  %tmp_25 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 12)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="15">
<![CDATA[
:40  %tmp_26 = zext i15 %tmp_25 to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %in_addr_24 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="in_addr_24"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:42  %tmp_27 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 13)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="15">
<![CDATA[
:43  %tmp_28 = zext i15 %tmp_27 to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %in_addr_26 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="in_addr_26"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:45  %tmp_29 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 14)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="15">
<![CDATA[
:46  %tmp_30 = zext i15 %tmp_29 to i64

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %in_addr_28 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="in_addr_28"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:48  %tmp_31 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 15)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="15">
<![CDATA[
:49  %tmp_32 = zext i15 %tmp_31 to i64

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %in_addr_30 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="in_addr_30"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:51  %tmp_33 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 16)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="15">
<![CDATA[
:52  %tmp_34 = zext i15 %tmp_33 to i64

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %in_addr_32 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_34

]]></node>
<StgValue><ssdm name="in_addr_32"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:54  %tmp_35 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 17)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="15">
<![CDATA[
:55  %tmp_36 = zext i15 %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %in_addr_34 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="in_addr_34"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:57  %tmp_37 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 18)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="15">
<![CDATA[
:58  %tmp_38 = zext i15 %tmp_37 to i64

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %in_addr_36 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_38

]]></node>
<StgValue><ssdm name="in_addr_36"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:60  %tmp_39 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 19)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="15">
<![CDATA[
:61  %tmp_40 = zext i15 %tmp_39 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %in_addr_38 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="in_addr_38"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:63  %tmp_41 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 20)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="15">
<![CDATA[
:64  %tmp_42 = zext i15 %tmp_41 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %in_addr_40 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="in_addr_40"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:66  %tmp_43 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 21)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="64" op_0_bw="15">
<![CDATA[
:67  %tmp_44 = zext i15 %tmp_43 to i64

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %in_addr_42 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="in_addr_42"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:69  %tmp_45 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 22)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="15">
<![CDATA[
:70  %tmp_46 = zext i15 %tmp_45 to i64

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %in_addr_44 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_46

]]></node>
<StgValue><ssdm name="in_addr_44"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:72  %tmp_47 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 23)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="15">
<![CDATA[
:73  %tmp_48 = zext i15 %tmp_47 to i64

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %in_addr_46 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_48

]]></node>
<StgValue><ssdm name="in_addr_46"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:75  %tmp_49 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 24)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="15">
<![CDATA[
:76  %tmp_50 = zext i15 %tmp_49 to i64

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %in_addr_48 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_50

]]></node>
<StgValue><ssdm name="in_addr_48"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:78  %tmp_51 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 25)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="15">
<![CDATA[
:79  %tmp_52 = zext i15 %tmp_51 to i64

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %in_addr_50 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_52

]]></node>
<StgValue><ssdm name="in_addr_50"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:81  %tmp_53 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 26)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="15">
<![CDATA[
:82  %tmp_54 = zext i15 %tmp_53 to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %in_addr_52 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="in_addr_52"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:84  %tmp_55 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 27)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="15">
<![CDATA[
:85  %tmp_56 = zext i15 %tmp_55 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %in_addr_54 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="in_addr_54"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:87  %tmp_57 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 28)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="15">
<![CDATA[
:88  %tmp_58 = zext i15 %tmp_57 to i64

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %in_addr_56 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="in_addr_56"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:90  %tmp_59 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 29)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="64" op_0_bw="15">
<![CDATA[
:91  %tmp_60 = zext i15 %tmp_59 to i64

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %in_addr_58 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_60

]]></node>
<StgValue><ssdm name="in_addr_58"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:93  %tmp_61 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 30)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="64" op_0_bw="15">
<![CDATA[
:94  %tmp_62 = zext i15 %tmp_61 to i64

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %in_addr_60 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_62

]]></node>
<StgValue><ssdm name="in_addr_60"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:96  %tmp_63 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 31)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="64" op_0_bw="15">
<![CDATA[
:97  %tmp_64 = zext i15 %tmp_63 to i64

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %in_addr_62 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="in_addr_62"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:99  %tmp_65 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 32)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="64" op_0_bw="15">
<![CDATA[
:100  %tmp_66 = zext i15 %tmp_65 to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %in_addr_64 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_66

]]></node>
<StgValue><ssdm name="in_addr_64"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:102  %tmp_67 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 33)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="15">
<![CDATA[
:103  %tmp_68 = zext i15 %tmp_67 to i64

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %in_addr_66 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_68

]]></node>
<StgValue><ssdm name="in_addr_66"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:105  %tmp_69 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 34)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="15">
<![CDATA[
:106  %tmp_70 = zext i15 %tmp_69 to i64

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %in_addr_68 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_70

]]></node>
<StgValue><ssdm name="in_addr_68"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:108  %tmp_71 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 35)

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="15">
<![CDATA[
:109  %tmp_72 = zext i15 %tmp_71 to i64

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %in_addr_70 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_72

]]></node>
<StgValue><ssdm name="in_addr_70"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:111  %tmp_73 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 36)

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="15">
<![CDATA[
:112  %tmp_74 = zext i15 %tmp_73 to i64

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %in_addr_72 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="in_addr_72"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:114  %tmp_75 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 37)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="64" op_0_bw="15">
<![CDATA[
:115  %tmp_76 = zext i15 %tmp_75 to i64

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %in_addr_74 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="in_addr_74"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:117  %tmp_77 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 38)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="15">
<![CDATA[
:118  %tmp_78 = zext i15 %tmp_77 to i64

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %in_addr_76 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_78

]]></node>
<StgValue><ssdm name="in_addr_76"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:120  %tmp_79 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 39)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="64" op_0_bw="15">
<![CDATA[
:121  %tmp_80 = zext i15 %tmp_79 to i64

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %in_addr_78 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_80

]]></node>
<StgValue><ssdm name="in_addr_78"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:123  %tmp_81 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 40)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="64" op_0_bw="15">
<![CDATA[
:124  %tmp_82 = zext i15 %tmp_81 to i64

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %in_addr_80 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_82

]]></node>
<StgValue><ssdm name="in_addr_80"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:126  %tmp_83 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 41)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="15">
<![CDATA[
:127  %tmp_84 = zext i15 %tmp_83 to i64

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %in_addr_82 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_84

]]></node>
<StgValue><ssdm name="in_addr_82"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:129  %tmp_85 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 42)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="15">
<![CDATA[
:130  %tmp_86 = zext i15 %tmp_85 to i64

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %in_addr_84 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_86

]]></node>
<StgValue><ssdm name="in_addr_84"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:132  %tmp_87 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 43)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="15">
<![CDATA[
:133  %tmp_88 = zext i15 %tmp_87 to i64

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %in_addr_86 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_88

]]></node>
<StgValue><ssdm name="in_addr_86"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:135  %tmp_89 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 44)

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="15">
<![CDATA[
:136  %tmp_90 = zext i15 %tmp_89 to i64

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %in_addr_88 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_90

]]></node>
<StgValue><ssdm name="in_addr_88"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:138  %tmp_91 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 45)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="64" op_0_bw="15">
<![CDATA[
:139  %tmp_92 = zext i15 %tmp_91 to i64

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %in_addr_90 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_92

]]></node>
<StgValue><ssdm name="in_addr_90"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:141  %tmp_93 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 46)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="15">
<![CDATA[
:142  %tmp_94 = zext i15 %tmp_93 to i64

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %in_addr_92 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_94

]]></node>
<StgValue><ssdm name="in_addr_92"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:144  %tmp_95 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 47)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="64" op_0_bw="15">
<![CDATA[
:145  %tmp_96 = zext i15 %tmp_95 to i64

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %in_addr_94 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_96

]]></node>
<StgValue><ssdm name="in_addr_94"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:147  %tmp_97 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 48)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="15">
<![CDATA[
:148  %tmp_98 = zext i15 %tmp_97 to i64

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %in_addr_96 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_98

]]></node>
<StgValue><ssdm name="in_addr_96"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:150  %tmp_99 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 49)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="64" op_0_bw="15">
<![CDATA[
:151  %tmp_100 = zext i15 %tmp_99 to i64

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %in_addr_98 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_100

]]></node>
<StgValue><ssdm name="in_addr_98"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:153  %tmp_101 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 50)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="64" op_0_bw="15">
<![CDATA[
:154  %tmp_102 = zext i15 %tmp_101 to i64

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %in_addr_100 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_102

]]></node>
<StgValue><ssdm name="in_addr_100"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:156  %tmp_103 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 51)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="64" op_0_bw="15">
<![CDATA[
:157  %tmp_104 = zext i15 %tmp_103 to i64

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %in_addr_102 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_104

]]></node>
<StgValue><ssdm name="in_addr_102"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:159  %tmp_105 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 52)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="15">
<![CDATA[
:160  %tmp_106 = zext i15 %tmp_105 to i64

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %in_addr_104 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_106

]]></node>
<StgValue><ssdm name="in_addr_104"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:162  %tmp_107 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 53)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="64" op_0_bw="15">
<![CDATA[
:163  %tmp_108 = zext i15 %tmp_107 to i64

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %in_addr_106 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_108

]]></node>
<StgValue><ssdm name="in_addr_106"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:165  %tmp_109 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 54)

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="64" op_0_bw="15">
<![CDATA[
:166  %tmp_110 = zext i15 %tmp_109 to i64

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %in_addr_108 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_110

]]></node>
<StgValue><ssdm name="in_addr_108"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:168  %tmp_111 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 55)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="15">
<![CDATA[
:169  %tmp_112 = zext i15 %tmp_111 to i64

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %in_addr_110 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_112

]]></node>
<StgValue><ssdm name="in_addr_110"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:171  %tmp_113 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 56)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="64" op_0_bw="15">
<![CDATA[
:172  %tmp_114 = zext i15 %tmp_113 to i64

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %in_addr_112 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_114

]]></node>
<StgValue><ssdm name="in_addr_112"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:174  %tmp_115 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 57)

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="64" op_0_bw="15">
<![CDATA[
:175  %tmp_116 = zext i15 %tmp_115 to i64

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %in_addr_114 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_116

]]></node>
<StgValue><ssdm name="in_addr_114"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:177  %tmp_117 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 58)

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="64" op_0_bw="15">
<![CDATA[
:178  %tmp_118 = zext i15 %tmp_117 to i64

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %in_addr_116 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_118

]]></node>
<StgValue><ssdm name="in_addr_116"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:180  %tmp_119 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 59)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="64" op_0_bw="15">
<![CDATA[
:181  %tmp_120 = zext i15 %tmp_119 to i64

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %in_addr_118 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_120

]]></node>
<StgValue><ssdm name="in_addr_118"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:183  %tmp_121 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 60)

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="64" op_0_bw="15">
<![CDATA[
:184  %tmp_122 = zext i15 %tmp_121 to i64

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %in_addr_120 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_122

]]></node>
<StgValue><ssdm name="in_addr_120"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:186  %tmp_123 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 61)

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="15">
<![CDATA[
:187  %tmp_124 = zext i15 %tmp_123 to i64

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %in_addr_122 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_124

]]></node>
<StgValue><ssdm name="in_addr_122"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:189  %tmp_125 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 62)

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="64" op_0_bw="15">
<![CDATA[
:190  %tmp_126 = zext i15 %tmp_125 to i64

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %in_addr_124 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_126

]]></node>
<StgValue><ssdm name="in_addr_124"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:192  %tmp_127 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 63)

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="64" op_0_bw="15">
<![CDATA[
:193  %tmp_128 = zext i15 %tmp_127 to i64

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %in_addr_126 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_128

]]></node>
<StgValue><ssdm name="in_addr_126"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:195  %tmp_129 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -64)

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="15">
<![CDATA[
:196  %tmp_130 = zext i15 %tmp_129 to i64

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %in_addr_128 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_130

]]></node>
<StgValue><ssdm name="in_addr_128"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:198  %tmp_131 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -63)

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="64" op_0_bw="15">
<![CDATA[
:199  %tmp_132 = zext i15 %tmp_131 to i64

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %in_addr_130 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_132

]]></node>
<StgValue><ssdm name="in_addr_130"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:201  %tmp_133 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -62)

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="15">
<![CDATA[
:202  %tmp_134 = zext i15 %tmp_133 to i64

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %in_addr_132 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_134

]]></node>
<StgValue><ssdm name="in_addr_132"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:204  %tmp_135 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -61)

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="64" op_0_bw="15">
<![CDATA[
:205  %tmp_136 = zext i15 %tmp_135 to i64

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %in_addr_134 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_136

]]></node>
<StgValue><ssdm name="in_addr_134"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:207  %tmp_137 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -60)

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="64" op_0_bw="15">
<![CDATA[
:208  %tmp_138 = zext i15 %tmp_137 to i64

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %in_addr_136 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_138

]]></node>
<StgValue><ssdm name="in_addr_136"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:210  %tmp_139 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -59)

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="64" op_0_bw="15">
<![CDATA[
:211  %tmp_140 = zext i15 %tmp_139 to i64

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %in_addr_138 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_140

]]></node>
<StgValue><ssdm name="in_addr_138"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:213  %tmp_141 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -58)

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="64" op_0_bw="15">
<![CDATA[
:214  %tmp_142 = zext i15 %tmp_141 to i64

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215  %in_addr_140 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_142

]]></node>
<StgValue><ssdm name="in_addr_140"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:216  %tmp_143 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -57)

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="64" op_0_bw="15">
<![CDATA[
:217  %tmp_144 = zext i15 %tmp_143 to i64

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %in_addr_142 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_144

]]></node>
<StgValue><ssdm name="in_addr_142"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:219  %tmp_145 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -56)

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="15">
<![CDATA[
:220  %tmp_146 = zext i15 %tmp_145 to i64

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221  %in_addr_144 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_146

]]></node>
<StgValue><ssdm name="in_addr_144"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:222  %tmp_147 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -55)

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="64" op_0_bw="15">
<![CDATA[
:223  %tmp_148 = zext i15 %tmp_147 to i64

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %in_addr_146 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_148

]]></node>
<StgValue><ssdm name="in_addr_146"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:225  %tmp_149 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -54)

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="64" op_0_bw="15">
<![CDATA[
:226  %tmp_150 = zext i15 %tmp_149 to i64

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %in_addr_148 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_150

]]></node>
<StgValue><ssdm name="in_addr_148"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:228  %tmp_151 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -53)

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="64" op_0_bw="15">
<![CDATA[
:229  %tmp_152 = zext i15 %tmp_151 to i64

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230  %in_addr_150 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_152

]]></node>
<StgValue><ssdm name="in_addr_150"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:231  %tmp_153 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -52)

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="15">
<![CDATA[
:232  %tmp_154 = zext i15 %tmp_153 to i64

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233  %in_addr_152 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_154

]]></node>
<StgValue><ssdm name="in_addr_152"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:234  %tmp_155 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -51)

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="64" op_0_bw="15">
<![CDATA[
:235  %tmp_156 = zext i15 %tmp_155 to i64

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %in_addr_154 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_156

]]></node>
<StgValue><ssdm name="in_addr_154"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:237  %tmp_157 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -50)

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="64" op_0_bw="15">
<![CDATA[
:238  %tmp_158 = zext i15 %tmp_157 to i64

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239  %in_addr_156 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_158

]]></node>
<StgValue><ssdm name="in_addr_156"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:240  %tmp_159 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -49)

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="64" op_0_bw="15">
<![CDATA[
:241  %tmp_160 = zext i15 %tmp_159 to i64

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242  %in_addr_158 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_160

]]></node>
<StgValue><ssdm name="in_addr_158"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:243  %tmp_161 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -48)

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="64" op_0_bw="15">
<![CDATA[
:244  %tmp_162 = zext i15 %tmp_161 to i64

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245  %in_addr_160 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_162

]]></node>
<StgValue><ssdm name="in_addr_160"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:246  %tmp_163 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -47)

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="64" op_0_bw="15">
<![CDATA[
:247  %tmp_164 = zext i15 %tmp_163 to i64

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248  %in_addr_162 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_164

]]></node>
<StgValue><ssdm name="in_addr_162"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:249  %tmp_165 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -46)

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="64" op_0_bw="15">
<![CDATA[
:250  %tmp_166 = zext i15 %tmp_165 to i64

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251  %in_addr_164 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_166

]]></node>
<StgValue><ssdm name="in_addr_164"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:252  %tmp_167 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -45)

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="64" op_0_bw="15">
<![CDATA[
:253  %tmp_168 = zext i15 %tmp_167 to i64

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %in_addr_166 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_168

]]></node>
<StgValue><ssdm name="in_addr_166"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:255  %tmp_169 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -44)

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="64" op_0_bw="15">
<![CDATA[
:256  %tmp_170 = zext i15 %tmp_169 to i64

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257  %in_addr_168 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_170

]]></node>
<StgValue><ssdm name="in_addr_168"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:258  %tmp_171 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -43)

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="15">
<![CDATA[
:259  %tmp_172 = zext i15 %tmp_171 to i64

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %in_addr_170 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_172

]]></node>
<StgValue><ssdm name="in_addr_170"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:261  %tmp_173 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -42)

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="15">
<![CDATA[
:262  %tmp_174 = zext i15 %tmp_173 to i64

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263  %in_addr_172 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_174

]]></node>
<StgValue><ssdm name="in_addr_172"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:264  %tmp_175 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -41)

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="15">
<![CDATA[
:265  %tmp_176 = zext i15 %tmp_175 to i64

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266  %in_addr_174 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_176

]]></node>
<StgValue><ssdm name="in_addr_174"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:267  %tmp_177 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -40)

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="64" op_0_bw="15">
<![CDATA[
:268  %tmp_178 = zext i15 %tmp_177 to i64

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269  %in_addr_176 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_178

]]></node>
<StgValue><ssdm name="in_addr_176"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:270  %tmp_179 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -39)

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="64" op_0_bw="15">
<![CDATA[
:271  %tmp_180 = zext i15 %tmp_179 to i64

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %in_addr_178 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_180

]]></node>
<StgValue><ssdm name="in_addr_178"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:273  %tmp_181 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -38)

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="64" op_0_bw="15">
<![CDATA[
:274  %tmp_182 = zext i15 %tmp_181 to i64

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275  %in_addr_180 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_182

]]></node>
<StgValue><ssdm name="in_addr_180"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:276  %tmp_183 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -37)

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="64" op_0_bw="15">
<![CDATA[
:277  %tmp_184 = zext i15 %tmp_183 to i64

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %in_addr_182 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_184

]]></node>
<StgValue><ssdm name="in_addr_182"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:279  %tmp_185 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -36)

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="64" op_0_bw="15">
<![CDATA[
:280  %tmp_186 = zext i15 %tmp_185 to i64

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281  %in_addr_184 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_186

]]></node>
<StgValue><ssdm name="in_addr_184"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:282  %tmp_187 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -35)

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="64" op_0_bw="15">
<![CDATA[
:283  %tmp_188 = zext i15 %tmp_187 to i64

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284  %in_addr_186 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_188

]]></node>
<StgValue><ssdm name="in_addr_186"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:285  %tmp_189 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -34)

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="15">
<![CDATA[
:286  %tmp_190 = zext i15 %tmp_189 to i64

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287  %in_addr_188 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_190

]]></node>
<StgValue><ssdm name="in_addr_188"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:288  %tmp_191 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -33)

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="64" op_0_bw="15">
<![CDATA[
:289  %tmp_192 = zext i15 %tmp_191 to i64

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %in_addr_190 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_192

]]></node>
<StgValue><ssdm name="in_addr_190"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:291  %tmp_193 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -32)

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="64" op_0_bw="15">
<![CDATA[
:292  %tmp_194 = zext i15 %tmp_193 to i64

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293  %in_addr_192 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_194

]]></node>
<StgValue><ssdm name="in_addr_192"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:294  %tmp_195 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -31)

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="64" op_0_bw="15">
<![CDATA[
:295  %tmp_196 = zext i15 %tmp_195 to i64

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296  %in_addr_194 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_196

]]></node>
<StgValue><ssdm name="in_addr_194"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:297  %tmp_197 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -30)

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="64" op_0_bw="15">
<![CDATA[
:298  %tmp_198 = zext i15 %tmp_197 to i64

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299  %in_addr_196 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_198

]]></node>
<StgValue><ssdm name="in_addr_196"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:300  %tmp_199 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -29)

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="64" op_0_bw="15">
<![CDATA[
:301  %tmp_200 = zext i15 %tmp_199 to i64

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %in_addr_198 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_200

]]></node>
<StgValue><ssdm name="in_addr_198"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:303  %tmp_201 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -28)

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="64" op_0_bw="15">
<![CDATA[
:304  %tmp_202 = zext i15 %tmp_201 to i64

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305  %in_addr_200 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_202

]]></node>
<StgValue><ssdm name="in_addr_200"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:306  %tmp_203 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -27)

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="64" op_0_bw="15">
<![CDATA[
:307  %tmp_204 = zext i15 %tmp_203 to i64

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308  %in_addr_202 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_204

]]></node>
<StgValue><ssdm name="in_addr_202"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:309  %tmp_205 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -26)

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="64" op_0_bw="15">
<![CDATA[
:310  %tmp_206 = zext i15 %tmp_205 to i64

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311  %in_addr_204 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_206

]]></node>
<StgValue><ssdm name="in_addr_204"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:312  %tmp_207 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -25)

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="64" op_0_bw="15">
<![CDATA[
:313  %tmp_208 = zext i15 %tmp_207 to i64

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314  %in_addr_206 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_208

]]></node>
<StgValue><ssdm name="in_addr_206"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:315  %tmp_209 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -24)

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="64" op_0_bw="15">
<![CDATA[
:316  %tmp_210 = zext i15 %tmp_209 to i64

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317  %in_addr_208 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_210

]]></node>
<StgValue><ssdm name="in_addr_208"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:318  %tmp_211 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -23)

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="64" op_0_bw="15">
<![CDATA[
:319  %tmp_212 = zext i15 %tmp_211 to i64

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320  %in_addr_210 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_212

]]></node>
<StgValue><ssdm name="in_addr_210"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:321  %tmp_213 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -22)

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="64" op_0_bw="15">
<![CDATA[
:322  %tmp_214 = zext i15 %tmp_213 to i64

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323  %in_addr_212 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_214

]]></node>
<StgValue><ssdm name="in_addr_212"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:324  %tmp_215 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -21)

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="64" op_0_bw="15">
<![CDATA[
:325  %tmp_216 = zext i15 %tmp_215 to i64

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326  %in_addr_214 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_216

]]></node>
<StgValue><ssdm name="in_addr_214"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:327  %tmp_217 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -20)

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="64" op_0_bw="15">
<![CDATA[
:328  %tmp_218 = zext i15 %tmp_217 to i64

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329  %in_addr_216 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_218

]]></node>
<StgValue><ssdm name="in_addr_216"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:330  %tmp_219 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -19)

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="64" op_0_bw="15">
<![CDATA[
:331  %tmp_220 = zext i15 %tmp_219 to i64

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332  %in_addr_218 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_220

]]></node>
<StgValue><ssdm name="in_addr_218"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:333  %tmp_221 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -18)

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="64" op_0_bw="15">
<![CDATA[
:334  %tmp_222 = zext i15 %tmp_221 to i64

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335  %in_addr_220 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_222

]]></node>
<StgValue><ssdm name="in_addr_220"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:336  %tmp_223 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -17)

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="64" op_0_bw="15">
<![CDATA[
:337  %tmp_224 = zext i15 %tmp_223 to i64

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338  %in_addr_222 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_224

]]></node>
<StgValue><ssdm name="in_addr_222"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:339  %tmp_225 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -16)

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="15">
<![CDATA[
:340  %tmp_226 = zext i15 %tmp_225 to i64

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341  %in_addr_224 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_226

]]></node>
<StgValue><ssdm name="in_addr_224"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:342  %tmp_227 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -15)

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="64" op_0_bw="15">
<![CDATA[
:343  %tmp_228 = zext i15 %tmp_227 to i64

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:344  %in_addr_226 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_228

]]></node>
<StgValue><ssdm name="in_addr_226"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:345  %tmp_229 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -14)

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="64" op_0_bw="15">
<![CDATA[
:346  %tmp_230 = zext i15 %tmp_229 to i64

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347  %in_addr_228 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_230

]]></node>
<StgValue><ssdm name="in_addr_228"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:348  %tmp_231 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -13)

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="64" op_0_bw="15">
<![CDATA[
:349  %tmp_232 = zext i15 %tmp_231 to i64

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:350  %in_addr_230 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_232

]]></node>
<StgValue><ssdm name="in_addr_230"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:351  %tmp_233 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -12)

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="15">
<![CDATA[
:352  %tmp_234 = zext i15 %tmp_233 to i64

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:353  %in_addr_232 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_234

]]></node>
<StgValue><ssdm name="in_addr_232"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:354  %tmp_235 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -11)

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="15">
<![CDATA[
:355  %tmp_236 = zext i15 %tmp_235 to i64

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:356  %in_addr_234 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_236

]]></node>
<StgValue><ssdm name="in_addr_234"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:357  %tmp_237 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -10)

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="64" op_0_bw="15">
<![CDATA[
:358  %tmp_238 = zext i15 %tmp_237 to i64

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359  %in_addr_236 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_238

]]></node>
<StgValue><ssdm name="in_addr_236"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:360  %tmp_239 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -9)

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="64" op_0_bw="15">
<![CDATA[
:361  %tmp_240 = zext i15 %tmp_239 to i64

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:362  %in_addr_238 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_240

]]></node>
<StgValue><ssdm name="in_addr_238"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:363  %tmp_241 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -8)

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="64" op_0_bw="15">
<![CDATA[
:364  %tmp_242 = zext i15 %tmp_241 to i64

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365  %in_addr_240 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_242

]]></node>
<StgValue><ssdm name="in_addr_240"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:366  %tmp_243 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -7)

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="64" op_0_bw="15">
<![CDATA[
:367  %tmp_244 = zext i15 %tmp_243 to i64

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:368  %in_addr_242 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_244

]]></node>
<StgValue><ssdm name="in_addr_242"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:369  %tmp_245 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -6)

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="64" op_0_bw="15">
<![CDATA[
:370  %tmp_246 = zext i15 %tmp_245 to i64

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:371  %in_addr_244 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_246

]]></node>
<StgValue><ssdm name="in_addr_244"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:372  %tmp_247 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -5)

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="64" op_0_bw="15">
<![CDATA[
:373  %tmp_248 = zext i15 %tmp_247 to i64

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:374  %in_addr_246 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_248

]]></node>
<StgValue><ssdm name="in_addr_246"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:375  %tmp_249 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -4)

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="15">
<![CDATA[
:376  %tmp_250 = zext i15 %tmp_249 to i64

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:377  %in_addr_248 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_250

]]></node>
<StgValue><ssdm name="in_addr_248"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:378  %tmp_251 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -3)

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="64" op_0_bw="15">
<![CDATA[
:379  %tmp_252 = zext i15 %tmp_251 to i64

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:380  %in_addr_250 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_252

]]></node>
<StgValue><ssdm name="in_addr_250"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:381  %tmp_253 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -2)

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="64" op_0_bw="15">
<![CDATA[
:382  %tmp_254 = zext i15 %tmp_253 to i64

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:383  %in_addr_252 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_254

]]></node>
<StgValue><ssdm name="in_addr_252"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:384  %tmp_255 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i, i7 -1)

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="64" op_0_bw="15">
<![CDATA[
:385  %tmp_256 = zext i15 %tmp_255 to i64

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:386  %in_addr_254 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_256

]]></node>
<StgValue><ssdm name="in_addr_254"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="0">
<![CDATA[
:387  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1325" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %j = phi i8 [ 0, %2 ], [ %j_1, %4 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond1 = icmp eq i8 %j, -128

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %j_1 = add i8 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %5, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="15">
<![CDATA[
:6  %in_load = load i32* %in_addr, align 4

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_1) nounwind

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="684" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="15">
<![CDATA[
:6  %in_load = load i32* %in_addr, align 4

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="14" op_0_bw="8">
<![CDATA[
:7  %tmp_258 = zext i8 %j to i14

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
:8  %p_addr3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 1, i14 %tmp_258)

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_259 = zext i32 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %in_addr_1 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_259

]]></node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="15">
<![CDATA[
:11  %in_load_1 = load i32* %in_addr_1, align 4

]]></node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="690" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="15">
<![CDATA[
:11  %in_load_1 = load i32* %in_addr_1, align 4

]]></node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="15">
<![CDATA[
:13  %in_load_18 = load i32* %in_addr_2, align 4

]]></node>
<StgValue><ssdm name="in_load_18"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="15" op_0_bw="8">
<![CDATA[
:1  %tmp_2_trn_cast1 = zext i8 %j to i15

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast1"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = mul nsw i32 %in_load_1, %in_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="15">
<![CDATA[
:13  %in_load_18 = load i32* %in_addr_2, align 4

]]></node>
<StgValue><ssdm name="in_load_18"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:14  %p_addr4 = add i15 %tmp_2_trn_cast1, -16256

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="64" op_0_bw="15">
<![CDATA[
:15  %tmp_260 = zext i15 %p_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %in_addr_3 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_260

]]></node>
<StgValue><ssdm name="in_addr_3"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="15">
<![CDATA[
:17  %in_load_128 = load i32* %in_addr_3, align 4

]]></node>
<StgValue><ssdm name="in_load_128"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="699" st_id="7" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = mul nsw i32 %in_load_1, %in_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="15">
<![CDATA[
:17  %in_load_128 = load i32* %in_addr_3, align 4

]]></node>
<StgValue><ssdm name="in_load_128"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="15">
<![CDATA[
:19  %in_load_2 = load i32* %in_addr_4, align 4

]]></node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="702" st_id="8" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = mul nsw i32 %in_load_1, %in_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_7_1 = mul nsw i32 %in_load_128, %in_load_18

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="15">
<![CDATA[
:19  %in_load_2 = load i32* %in_addr_4, align 4

]]></node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:20  %p_addr5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 65, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="64" op_0_bw="32">
<![CDATA[
:21  %tmp_261 = zext i32 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %in_addr_5 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_261

]]></node>
<StgValue><ssdm name="in_addr_5"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="15">
<![CDATA[
:23  %in_load_129 = load i32* %in_addr_5, align 4

]]></node>
<StgValue><ssdm name="in_load_129"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="709" st_id="9" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = mul nsw i32 %in_load_1, %in_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_7_1 = mul nsw i32 %in_load_128, %in_load_18

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="15">
<![CDATA[
:23  %in_load_129 = load i32* %in_addr_5, align 4

]]></node>
<StgValue><ssdm name="in_load_129"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="15">
<![CDATA[
:25  %in_load_3 = load i32* %in_addr_6, align 4

]]></node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="713" st_id="10" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = mul nsw i32 %in_load_1, %in_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_7_1 = mul nsw i32 %in_load_128, %in_load_18

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_7_2 = mul nsw i32 %in_load_129, %in_load_2

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="15">
<![CDATA[
:25  %in_load_3 = load i32* %in_addr_6, align 4

]]></node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:26  %p_addr6 = add i15 %tmp_2_trn_cast1, -16000

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="64" op_0_bw="15">
<![CDATA[
:27  %tmp_262 = zext i15 %p_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="719" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %in_addr_7 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_262

]]></node>
<StgValue><ssdm name="in_addr_7"/></StgValue>
</operation>

<operation id="720" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="15">
<![CDATA[
:29  %in_load_130 = load i32* %in_addr_7, align 4

]]></node>
<StgValue><ssdm name="in_load_130"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="721" st_id="11" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = mul nsw i32 %in_load_1, %in_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="722" st_id="11" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_7_1 = mul nsw i32 %in_load_128, %in_load_18

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_7_2 = mul nsw i32 %in_load_129, %in_load_2

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="15">
<![CDATA[
:29  %in_load_130 = load i32* %in_addr_7, align 4

]]></node>
<StgValue><ssdm name="in_load_130"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="15">
<![CDATA[
:31  %in_load_4 = load i32* %in_addr_8, align 4

]]></node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="726" st_id="12" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = mul nsw i32 %in_load_1, %in_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="727" st_id="12" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_7_1 = mul nsw i32 %in_load_128, %in_load_18

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="728" st_id="12" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_7_2 = mul nsw i32 %in_load_129, %in_load_2

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="729" st_id="12" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_7_3 = mul nsw i32 %in_load_130, %in_load_3

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="730" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="15">
<![CDATA[
:31  %in_load_4 = load i32* %in_addr_8, align 4

]]></node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="731" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="9" op_0_bw="8">
<![CDATA[
:32  %tmp_263 = zext i8 %j to i9

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="732" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:33  %p_addr7 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 33, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="733" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="64" op_0_bw="32">
<![CDATA[
:34  %tmp_264 = zext i32 %p_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="734" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %in_addr_9 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_264

]]></node>
<StgValue><ssdm name="in_addr_9"/></StgValue>
</operation>

<operation id="735" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="15">
<![CDATA[
:36  %in_load_131 = load i32* %in_addr_9, align 4

]]></node>
<StgValue><ssdm name="in_load_131"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="736" st_id="13" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_7_1 = mul nsw i32 %in_load_128, %in_load_18

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_7_2 = mul nsw i32 %in_load_129, %in_load_2

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_7_3 = mul nsw i32 %in_load_130, %in_load_3

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="15">
<![CDATA[
:36  %in_load_131 = load i32* %in_addr_9, align 4

]]></node>
<StgValue><ssdm name="in_load_131"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="15">
<![CDATA[
:38  %in_load_5 = load i32* %in_addr_10, align 4

]]></node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="741" st_id="14" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_7_1 = mul nsw i32 %in_load_128, %in_load_18

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_7_2 = mul nsw i32 %in_load_129, %in_load_2

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="743" st_id="14" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_7_3 = mul nsw i32 %in_load_130, %in_load_3

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="744" st_id="14" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_7_4 = mul nsw i32 %in_load_131, %in_load_4

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="745" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="15">
<![CDATA[
:38  %in_load_5 = load i32* %in_addr_10, align 4

]]></node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="746" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:39  %p_addr8 = add i15 %tmp_2_trn_cast1, -15744

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="747" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="64" op_0_bw="15">
<![CDATA[
:40  %tmp_265 = zext i15 %p_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="748" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %in_addr_11 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_265

]]></node>
<StgValue><ssdm name="in_addr_11"/></StgValue>
</operation>

<operation id="749" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="15">
<![CDATA[
:42  %in_load_132 = load i32* %in_addr_11, align 4

]]></node>
<StgValue><ssdm name="in_load_132"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="750" st_id="15" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_7_2 = mul nsw i32 %in_load_129, %in_load_2

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="751" st_id="15" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_7_3 = mul nsw i32 %in_load_130, %in_load_3

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="752" st_id="15" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_7_4 = mul nsw i32 %in_load_131, %in_load_4

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="753" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="15">
<![CDATA[
:42  %in_load_132 = load i32* %in_addr_11, align 4

]]></node>
<StgValue><ssdm name="in_load_132"/></StgValue>
</operation>

<operation id="754" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="15">
<![CDATA[
:44  %in_load_6 = load i32* %in_addr_12, align 4

]]></node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="755" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:780  %tmp6 = add i32 %tmp_7, %tmp_7_1

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="756" st_id="16" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_7_2 = mul nsw i32 %in_load_129, %in_load_2

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="757" st_id="16" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_7_3 = mul nsw i32 %in_load_130, %in_load_3

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="758" st_id="16" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_7_4 = mul nsw i32 %in_load_131, %in_load_4

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="759" st_id="16" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_7_5 = mul nsw i32 %in_load_132, %in_load_5

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="760" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="15">
<![CDATA[
:44  %in_load_6 = load i32* %in_addr_12, align 4

]]></node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="761" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:45  %p_addr9 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 67, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="762" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="64" op_0_bw="32">
<![CDATA[
:46  %tmp_266 = zext i32 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="763" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %in_addr_13 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_266

]]></node>
<StgValue><ssdm name="in_addr_13"/></StgValue>
</operation>

<operation id="764" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="15">
<![CDATA[
:48  %in_load_133 = load i32* %in_addr_13, align 4

]]></node>
<StgValue><ssdm name="in_load_133"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="765" st_id="17" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_7_3 = mul nsw i32 %in_load_130, %in_load_3

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="766" st_id="17" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_7_4 = mul nsw i32 %in_load_131, %in_load_4

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="767" st_id="17" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_7_5 = mul nsw i32 %in_load_132, %in_load_5

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="768" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="15">
<![CDATA[
:48  %in_load_133 = load i32* %in_addr_13, align 4

]]></node>
<StgValue><ssdm name="in_load_133"/></StgValue>
</operation>

<operation id="769" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="15">
<![CDATA[
:50  %in_load_7 = load i32* %in_addr_14, align 4

]]></node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="770" st_id="18" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_7_3 = mul nsw i32 %in_load_130, %in_load_3

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="771" st_id="18" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_7_4 = mul nsw i32 %in_load_131, %in_load_4

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="772" st_id="18" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_7_5 = mul nsw i32 %in_load_132, %in_load_5

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="773" st_id="18" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_7_6 = mul nsw i32 %in_load_133, %in_load_6

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="774" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="15">
<![CDATA[
:50  %in_load_7 = load i32* %in_addr_14, align 4

]]></node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="775" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:51  %p_addr = add i15 %tmp_2_trn_cast1, -15488

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="776" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="64" op_0_bw="15">
<![CDATA[
:52  %tmp_267 = zext i15 %p_addr to i64

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="777" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %in_addr_15 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_267

]]></node>
<StgValue><ssdm name="in_addr_15"/></StgValue>
</operation>

<operation id="778" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="15">
<![CDATA[
:54  %in_load_134 = load i32* %in_addr_15, align 4

]]></node>
<StgValue><ssdm name="in_load_134"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="779" st_id="19" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_7_4 = mul nsw i32 %in_load_131, %in_load_4

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_7_5 = mul nsw i32 %in_load_132, %in_load_5

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_7_6 = mul nsw i32 %in_load_133, %in_load_6

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="15">
<![CDATA[
:54  %in_load_134 = load i32* %in_addr_15, align 4

]]></node>
<StgValue><ssdm name="in_load_134"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="15">
<![CDATA[
:56  %in_load_8 = load i32* %in_addr_16, align 4

]]></node>
<StgValue><ssdm name="in_load_8"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:781  %tmp7 = add i32 %tmp_7_2, %tmp_7_3

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="785" st_id="20" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_7_4 = mul nsw i32 %in_load_131, %in_load_4

]]></node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="786" st_id="20" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_7_5 = mul nsw i32 %in_load_132, %in_load_5

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="787" st_id="20" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_7_6 = mul nsw i32 %in_load_133, %in_load_6

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="788" st_id="20" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_7_7 = mul nsw i32 %in_load_134, %in_load_7

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="789" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="15">
<![CDATA[
:56  %in_load_8 = load i32* %in_addr_16, align 4

]]></node>
<StgValue><ssdm name="in_load_8"/></StgValue>
</operation>

<operation id="790" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="10" op_0_bw="8">
<![CDATA[
:57  %tmp_268 = zext i8 %j to i10

]]></node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="791" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:58  %p_addr10 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 17, i10 %tmp_268)

]]></node>
<StgValue><ssdm name="p_addr10"/></StgValue>
</operation>

<operation id="792" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="64" op_0_bw="32">
<![CDATA[
:59  %tmp_269 = zext i32 %p_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="793" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %in_addr_17 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_269

]]></node>
<StgValue><ssdm name="in_addr_17"/></StgValue>
</operation>

<operation id="794" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="15">
<![CDATA[
:61  %in_load_135 = load i32* %in_addr_17, align 4

]]></node>
<StgValue><ssdm name="in_load_135"/></StgValue>
</operation>

<operation id="795" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:782  %tmp5 = add i32 %tmp7, %tmp6

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="796" st_id="21" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_7_5 = mul nsw i32 %in_load_132, %in_load_5

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="797" st_id="21" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_7_6 = mul nsw i32 %in_load_133, %in_load_6

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="798" st_id="21" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_7_7 = mul nsw i32 %in_load_134, %in_load_7

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="799" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="15">
<![CDATA[
:61  %in_load_135 = load i32* %in_addr_17, align 4

]]></node>
<StgValue><ssdm name="in_load_135"/></StgValue>
</operation>

<operation id="800" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="15">
<![CDATA[
:63  %in_load_9 = load i32* %in_addr_18, align 4

]]></node>
<StgValue><ssdm name="in_load_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="801" st_id="22" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_7_5 = mul nsw i32 %in_load_132, %in_load_5

]]></node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="802" st_id="22" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_7_6 = mul nsw i32 %in_load_133, %in_load_6

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="803" st_id="22" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_7_7 = mul nsw i32 %in_load_134, %in_load_7

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="804" st_id="22" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_7_8 = mul nsw i32 %in_load_135, %in_load_8

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="805" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="15">
<![CDATA[
:63  %in_load_9 = load i32* %in_addr_18, align 4

]]></node>
<StgValue><ssdm name="in_load_9"/></StgValue>
</operation>

<operation id="806" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:64  %p_addr11 = add i15 %tmp_2_trn_cast1, -15232

]]></node>
<StgValue><ssdm name="p_addr11"/></StgValue>
</operation>

<operation id="807" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="64" op_0_bw="15">
<![CDATA[
:65  %tmp_270 = zext i15 %p_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="808" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %in_addr_19 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_270

]]></node>
<StgValue><ssdm name="in_addr_19"/></StgValue>
</operation>

<operation id="809" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="15">
<![CDATA[
:67  %in_load_136 = load i32* %in_addr_19, align 4

]]></node>
<StgValue><ssdm name="in_load_136"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="810" st_id="23" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_7_6 = mul nsw i32 %in_load_133, %in_load_6

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="811" st_id="23" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_7_7 = mul nsw i32 %in_load_134, %in_load_7

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="812" st_id="23" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_7_8 = mul nsw i32 %in_load_135, %in_load_8

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="813" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="15">
<![CDATA[
:67  %in_load_136 = load i32* %in_addr_19, align 4

]]></node>
<StgValue><ssdm name="in_load_136"/></StgValue>
</operation>

<operation id="814" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="15">
<![CDATA[
:69  %in_load_10 = load i32* %in_addr_20, align 4

]]></node>
<StgValue><ssdm name="in_load_10"/></StgValue>
</operation>

<operation id="815" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:783  %tmp9 = add i32 %tmp_7_4, %tmp_7_5

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="816" st_id="24" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_7_6 = mul nsw i32 %in_load_133, %in_load_6

]]></node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="817" st_id="24" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_7_7 = mul nsw i32 %in_load_134, %in_load_7

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="818" st_id="24" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_7_8 = mul nsw i32 %in_load_135, %in_load_8

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="819" st_id="24" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_7_9 = mul nsw i32 %in_load_136, %in_load_9

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="820" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="15">
<![CDATA[
:69  %in_load_10 = load i32* %in_addr_20, align 4

]]></node>
<StgValue><ssdm name="in_load_10"/></StgValue>
</operation>

<operation id="821" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:70  %p_addr13 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 69, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr13"/></StgValue>
</operation>

<operation id="822" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="64" op_0_bw="32">
<![CDATA[
:71  %tmp_271 = zext i32 %p_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="823" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %in_addr_21 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_271

]]></node>
<StgValue><ssdm name="in_addr_21"/></StgValue>
</operation>

<operation id="824" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="15">
<![CDATA[
:73  %in_load_137 = load i32* %in_addr_21, align 4

]]></node>
<StgValue><ssdm name="in_load_137"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="825" st_id="25" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_7_7 = mul nsw i32 %in_load_134, %in_load_7

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="826" st_id="25" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_7_8 = mul nsw i32 %in_load_135, %in_load_8

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="827" st_id="25" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_7_9 = mul nsw i32 %in_load_136, %in_load_9

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="828" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="15">
<![CDATA[
:73  %in_load_137 = load i32* %in_addr_21, align 4

]]></node>
<StgValue><ssdm name="in_load_137"/></StgValue>
</operation>

<operation id="829" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="15">
<![CDATA[
:75  %in_load_11 = load i32* %in_addr_22, align 4

]]></node>
<StgValue><ssdm name="in_load_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="830" st_id="26" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  %tmp_7_7 = mul nsw i32 %in_load_134, %in_load_7

]]></node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="831" st_id="26" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_7_8 = mul nsw i32 %in_load_135, %in_load_8

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="832" st_id="26" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_7_9 = mul nsw i32 %in_load_136, %in_load_9

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="833" st_id="26" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_7_s = mul nsw i32 %in_load_137, %in_load_10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="834" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="15">
<![CDATA[
:75  %in_load_11 = load i32* %in_addr_22, align 4

]]></node>
<StgValue><ssdm name="in_load_11"/></StgValue>
</operation>

<operation id="835" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:76  %p_addr14 = add i15 %tmp_2_trn_cast1, -14976

]]></node>
<StgValue><ssdm name="p_addr14"/></StgValue>
</operation>

<operation id="836" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="64" op_0_bw="15">
<![CDATA[
:77  %tmp_272 = zext i15 %p_addr14 to i64

]]></node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="837" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %in_addr_23 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_272

]]></node>
<StgValue><ssdm name="in_addr_23"/></StgValue>
</operation>

<operation id="838" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="15">
<![CDATA[
:79  %in_load_138 = load i32* %in_addr_23, align 4

]]></node>
<StgValue><ssdm name="in_load_138"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="839" st_id="27" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_7_8 = mul nsw i32 %in_load_135, %in_load_8

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="840" st_id="27" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_7_9 = mul nsw i32 %in_load_136, %in_load_9

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="841" st_id="27" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_7_s = mul nsw i32 %in_load_137, %in_load_10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="15">
<![CDATA[
:79  %in_load_138 = load i32* %in_addr_23, align 4

]]></node>
<StgValue><ssdm name="in_load_138"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="15">
<![CDATA[
:81  %in_load_12 = load i32* %in_addr_24, align 4

]]></node>
<StgValue><ssdm name="in_load_12"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:784  %tmp10 = add i32 %tmp_7_6, %tmp_7_7

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="845" st_id="28" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_7_8 = mul nsw i32 %in_load_135, %in_load_8

]]></node>
<StgValue><ssdm name="tmp_7_8"/></StgValue>
</operation>

<operation id="846" st_id="28" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_7_9 = mul nsw i32 %in_load_136, %in_load_9

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="847" st_id="28" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_7_s = mul nsw i32 %in_load_137, %in_load_10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="848" st_id="28" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_7_10 = mul nsw i32 %in_load_138, %in_load_11

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="849" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="15">
<![CDATA[
:81  %in_load_12 = load i32* %in_addr_24, align 4

]]></node>
<StgValue><ssdm name="in_load_12"/></StgValue>
</operation>

<operation id="850" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:82  %p_addr15 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 35, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr15"/></StgValue>
</operation>

<operation id="851" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="64" op_0_bw="32">
<![CDATA[
:83  %tmp_273 = zext i32 %p_addr15 to i64

]]></node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="852" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %in_addr_25 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_273

]]></node>
<StgValue><ssdm name="in_addr_25"/></StgValue>
</operation>

<operation id="853" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="15">
<![CDATA[
:85  %in_load_139 = load i32* %in_addr_25, align 4

]]></node>
<StgValue><ssdm name="in_load_139"/></StgValue>
</operation>

<operation id="854" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:785  %tmp8 = add i32 %tmp10, %tmp9

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="855" st_id="29" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_7_9 = mul nsw i32 %in_load_136, %in_load_9

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="856" st_id="29" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_7_s = mul nsw i32 %in_load_137, %in_load_10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="857" st_id="29" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_7_10 = mul nsw i32 %in_load_138, %in_load_11

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="858" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="15">
<![CDATA[
:85  %in_load_139 = load i32* %in_addr_25, align 4

]]></node>
<StgValue><ssdm name="in_load_139"/></StgValue>
</operation>

<operation id="859" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="15">
<![CDATA[
:87  %in_load_13 = load i32* %in_addr_26, align 4

]]></node>
<StgValue><ssdm name="in_load_13"/></StgValue>
</operation>

<operation id="860" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:786  %tmp4 = add i32 %tmp8, %tmp5

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="861" st_id="30" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %tmp_7_9 = mul nsw i32 %in_load_136, %in_load_9

]]></node>
<StgValue><ssdm name="tmp_7_9"/></StgValue>
</operation>

<operation id="862" st_id="30" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_7_s = mul nsw i32 %in_load_137, %in_load_10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="863" st_id="30" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_7_10 = mul nsw i32 %in_load_138, %in_load_11

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="864" st_id="30" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_7_11 = mul nsw i32 %in_load_139, %in_load_12

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="865" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="15">
<![CDATA[
:87  %in_load_13 = load i32* %in_addr_26, align 4

]]></node>
<StgValue><ssdm name="in_load_13"/></StgValue>
</operation>

<operation id="866" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:88  %p_addr16 = add i15 %tmp_2_trn_cast1, -14720

]]></node>
<StgValue><ssdm name="p_addr16"/></StgValue>
</operation>

<operation id="867" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="64" op_0_bw="15">
<![CDATA[
:89  %tmp_274 = zext i15 %p_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="868" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %in_addr_27 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_274

]]></node>
<StgValue><ssdm name="in_addr_27"/></StgValue>
</operation>

<operation id="869" st_id="30" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="15">
<![CDATA[
:91  %in_load_140 = load i32* %in_addr_27, align 4

]]></node>
<StgValue><ssdm name="in_load_140"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="870" st_id="31" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_7_s = mul nsw i32 %in_load_137, %in_load_10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="871" st_id="31" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_7_10 = mul nsw i32 %in_load_138, %in_load_11

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="872" st_id="31" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_7_11 = mul nsw i32 %in_load_139, %in_load_12

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="873" st_id="31" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="15">
<![CDATA[
:91  %in_load_140 = load i32* %in_addr_27, align 4

]]></node>
<StgValue><ssdm name="in_load_140"/></StgValue>
</operation>

<operation id="874" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="15">
<![CDATA[
:93  %in_load_14 = load i32* %in_addr_28, align 4

]]></node>
<StgValue><ssdm name="in_load_14"/></StgValue>
</operation>

<operation id="875" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:787  %tmp13 = add i32 %tmp_7_8, %tmp_7_9

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="876" st_id="32" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %tmp_7_s = mul nsw i32 %in_load_137, %in_load_10

]]></node>
<StgValue><ssdm name="tmp_7_s"/></StgValue>
</operation>

<operation id="877" st_id="32" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_7_10 = mul nsw i32 %in_load_138, %in_load_11

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="878" st_id="32" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_7_11 = mul nsw i32 %in_load_139, %in_load_12

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="879" st_id="32" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_7_12 = mul nsw i32 %in_load_140, %in_load_13

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="880" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="15">
<![CDATA[
:93  %in_load_14 = load i32* %in_addr_28, align 4

]]></node>
<StgValue><ssdm name="in_load_14"/></StgValue>
</operation>

<operation id="881" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:94  %p_addr17 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 71, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr17"/></StgValue>
</operation>

<operation id="882" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="64" op_0_bw="32">
<![CDATA[
:95  %tmp_275 = zext i32 %p_addr17 to i64

]]></node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="883" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %in_addr_29 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_275

]]></node>
<StgValue><ssdm name="in_addr_29"/></StgValue>
</operation>

<operation id="884" st_id="32" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="15">
<![CDATA[
:97  %in_load_141 = load i32* %in_addr_29, align 4

]]></node>
<StgValue><ssdm name="in_load_141"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="885" st_id="33" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_7_10 = mul nsw i32 %in_load_138, %in_load_11

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="886" st_id="33" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_7_11 = mul nsw i32 %in_load_139, %in_load_12

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="887" st_id="33" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_7_12 = mul nsw i32 %in_load_140, %in_load_13

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="888" st_id="33" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="15">
<![CDATA[
:97  %in_load_141 = load i32* %in_addr_29, align 4

]]></node>
<StgValue><ssdm name="in_load_141"/></StgValue>
</operation>

<operation id="889" st_id="33" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="15">
<![CDATA[
:99  %in_load_15 = load i32* %in_addr_30, align 4

]]></node>
<StgValue><ssdm name="in_load_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="890" st_id="34" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %tmp_7_10 = mul nsw i32 %in_load_138, %in_load_11

]]></node>
<StgValue><ssdm name="tmp_7_10"/></StgValue>
</operation>

<operation id="891" st_id="34" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_7_11 = mul nsw i32 %in_load_139, %in_load_12

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="892" st_id="34" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_7_12 = mul nsw i32 %in_load_140, %in_load_13

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="893" st_id="34" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_7_13 = mul nsw i32 %in_load_141, %in_load_14

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="894" st_id="34" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="15">
<![CDATA[
:99  %in_load_15 = load i32* %in_addr_30, align 4

]]></node>
<StgValue><ssdm name="in_load_15"/></StgValue>
</operation>

<operation id="895" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:100  %p_addr18 = add i15 %tmp_2_trn_cast1, -14464

]]></node>
<StgValue><ssdm name="p_addr18"/></StgValue>
</operation>

<operation id="896" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="64" op_0_bw="15">
<![CDATA[
:101  %tmp_276 = zext i15 %p_addr18 to i64

]]></node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="897" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %in_addr_31 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_276

]]></node>
<StgValue><ssdm name="in_addr_31"/></StgValue>
</operation>

<operation id="898" st_id="34" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="15">
<![CDATA[
:103  %in_load_142 = load i32* %in_addr_31, align 4

]]></node>
<StgValue><ssdm name="in_load_142"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="899" st_id="35" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_7_11 = mul nsw i32 %in_load_139, %in_load_12

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="900" st_id="35" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_7_12 = mul nsw i32 %in_load_140, %in_load_13

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="901" st_id="35" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_7_13 = mul nsw i32 %in_load_141, %in_load_14

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="902" st_id="35" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="15">
<![CDATA[
:103  %in_load_142 = load i32* %in_addr_31, align 4

]]></node>
<StgValue><ssdm name="in_load_142"/></StgValue>
</operation>

<operation id="903" st_id="35" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="15">
<![CDATA[
:105  %in_load_16 = load i32* %in_addr_32, align 4

]]></node>
<StgValue><ssdm name="in_load_16"/></StgValue>
</operation>

<operation id="904" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:788  %tmp14 = add i32 %tmp_7_s, %tmp_7_10

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="905" st_id="36" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_7_11 = mul nsw i32 %in_load_139, %in_load_12

]]></node>
<StgValue><ssdm name="tmp_7_11"/></StgValue>
</operation>

<operation id="906" st_id="36" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_7_12 = mul nsw i32 %in_load_140, %in_load_13

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="907" st_id="36" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_7_13 = mul nsw i32 %in_load_141, %in_load_14

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="908" st_id="36" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_7_14 = mul nsw i32 %in_load_142, %in_load_15

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="909" st_id="36" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="15">
<![CDATA[
:105  %in_load_16 = load i32* %in_addr_32, align 4

]]></node>
<StgValue><ssdm name="in_load_16"/></StgValue>
</operation>

<operation id="910" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="11" op_0_bw="8">
<![CDATA[
:106  %tmp_277 = zext i8 %j to i11

]]></node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="911" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
:107  %p_addr19 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 9, i11 %tmp_277)

]]></node>
<StgValue><ssdm name="p_addr19"/></StgValue>
</operation>

<operation id="912" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="64" op_0_bw="32">
<![CDATA[
:108  %tmp_278 = zext i32 %p_addr19 to i64

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="913" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %in_addr_33 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_278

]]></node>
<StgValue><ssdm name="in_addr_33"/></StgValue>
</operation>

<operation id="914" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="15">
<![CDATA[
:110  %in_load_143 = load i32* %in_addr_33, align 4

]]></node>
<StgValue><ssdm name="in_load_143"/></StgValue>
</operation>

<operation id="915" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:789  %tmp12 = add i32 %tmp14, %tmp13

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="916" st_id="37" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_7_12 = mul nsw i32 %in_load_140, %in_load_13

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="917" st_id="37" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_7_13 = mul nsw i32 %in_load_141, %in_load_14

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="918" st_id="37" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_7_14 = mul nsw i32 %in_load_142, %in_load_15

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="919" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="15">
<![CDATA[
:110  %in_load_143 = load i32* %in_addr_33, align 4

]]></node>
<StgValue><ssdm name="in_load_143"/></StgValue>
</operation>

<operation id="920" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="15">
<![CDATA[
:112  %in_load_17 = load i32* %in_addr_34, align 4

]]></node>
<StgValue><ssdm name="in_load_17"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="921" st_id="38" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_7_12 = mul nsw i32 %in_load_140, %in_load_13

]]></node>
<StgValue><ssdm name="tmp_7_12"/></StgValue>
</operation>

<operation id="922" st_id="38" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_7_13 = mul nsw i32 %in_load_141, %in_load_14

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="923" st_id="38" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_7_14 = mul nsw i32 %in_load_142, %in_load_15

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="924" st_id="38" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_7_15 = mul nsw i32 %in_load_143, %in_load_16

]]></node>
<StgValue><ssdm name="tmp_7_15"/></StgValue>
</operation>

<operation id="925" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="15">
<![CDATA[
:112  %in_load_17 = load i32* %in_addr_34, align 4

]]></node>
<StgValue><ssdm name="in_load_17"/></StgValue>
</operation>

<operation id="926" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:113  %p_addr20 = add i15 %tmp_2_trn_cast1, -14208

]]></node>
<StgValue><ssdm name="p_addr20"/></StgValue>
</operation>

<operation id="927" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="64" op_0_bw="15">
<![CDATA[
:114  %tmp_279 = zext i15 %p_addr20 to i64

]]></node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="928" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %in_addr_35 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_279

]]></node>
<StgValue><ssdm name="in_addr_35"/></StgValue>
</operation>

<operation id="929" st_id="38" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="15">
<![CDATA[
:116  %in_load_144 = load i32* %in_addr_35, align 4

]]></node>
<StgValue><ssdm name="in_load_144"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="930" st_id="39" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_7_13 = mul nsw i32 %in_load_141, %in_load_14

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="931" st_id="39" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_7_14 = mul nsw i32 %in_load_142, %in_load_15

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="932" st_id="39" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_7_15 = mul nsw i32 %in_load_143, %in_load_16

]]></node>
<StgValue><ssdm name="tmp_7_15"/></StgValue>
</operation>

<operation id="933" st_id="39" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="15">
<![CDATA[
:116  %in_load_144 = load i32* %in_addr_35, align 4

]]></node>
<StgValue><ssdm name="in_load_144"/></StgValue>
</operation>

<operation id="934" st_id="39" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="15">
<![CDATA[
:118  %in_load_145 = load i32* %in_addr_36, align 4

]]></node>
<StgValue><ssdm name="in_load_145"/></StgValue>
</operation>

<operation id="935" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:790  %tmp16 = add i32 %tmp_7_11, %tmp_7_12

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="936" st_id="40" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_7_13 = mul nsw i32 %in_load_141, %in_load_14

]]></node>
<StgValue><ssdm name="tmp_7_13"/></StgValue>
</operation>

<operation id="937" st_id="40" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_7_14 = mul nsw i32 %in_load_142, %in_load_15

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="938" st_id="40" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_7_15 = mul nsw i32 %in_load_143, %in_load_16

]]></node>
<StgValue><ssdm name="tmp_7_15"/></StgValue>
</operation>

<operation id="939" st_id="40" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_7_16 = mul nsw i32 %in_load_144, %in_load_17

]]></node>
<StgValue><ssdm name="tmp_7_16"/></StgValue>
</operation>

<operation id="940" st_id="40" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="15">
<![CDATA[
:118  %in_load_145 = load i32* %in_addr_36, align 4

]]></node>
<StgValue><ssdm name="in_load_145"/></StgValue>
</operation>

<operation id="941" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:119  %p_addr21 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 73, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr21"/></StgValue>
</operation>

<operation id="942" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="64" op_0_bw="32">
<![CDATA[
:120  %tmp_280 = zext i32 %p_addr21 to i64

]]></node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="943" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %in_addr_37 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_280

]]></node>
<StgValue><ssdm name="in_addr_37"/></StgValue>
</operation>

<operation id="944" st_id="40" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="15">
<![CDATA[
:122  %in_load_146 = load i32* %in_addr_37, align 4

]]></node>
<StgValue><ssdm name="in_load_146"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="945" st_id="41" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_7_14 = mul nsw i32 %in_load_142, %in_load_15

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="946" st_id="41" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_7_15 = mul nsw i32 %in_load_143, %in_load_16

]]></node>
<StgValue><ssdm name="tmp_7_15"/></StgValue>
</operation>

<operation id="947" st_id="41" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_7_16 = mul nsw i32 %in_load_144, %in_load_17

]]></node>
<StgValue><ssdm name="tmp_7_16"/></StgValue>
</operation>

<operation id="948" st_id="41" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="15">
<![CDATA[
:122  %in_load_146 = load i32* %in_addr_37, align 4

]]></node>
<StgValue><ssdm name="in_load_146"/></StgValue>
</operation>

<operation id="949" st_id="41" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="15">
<![CDATA[
:124  %in_load_19 = load i32* %in_addr_38, align 4

]]></node>
<StgValue><ssdm name="in_load_19"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="950" st_id="42" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_7_14 = mul nsw i32 %in_load_142, %in_load_15

]]></node>
<StgValue><ssdm name="tmp_7_14"/></StgValue>
</operation>

<operation id="951" st_id="42" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_7_15 = mul nsw i32 %in_load_143, %in_load_16

]]></node>
<StgValue><ssdm name="tmp_7_15"/></StgValue>
</operation>

<operation id="952" st_id="42" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_7_16 = mul nsw i32 %in_load_144, %in_load_17

]]></node>
<StgValue><ssdm name="tmp_7_16"/></StgValue>
</operation>

<operation id="953" st_id="42" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_7_17 = mul nsw i32 %in_load_146, %in_load_145

]]></node>
<StgValue><ssdm name="tmp_7_17"/></StgValue>
</operation>

<operation id="954" st_id="42" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="15">
<![CDATA[
:124  %in_load_19 = load i32* %in_addr_38, align 4

]]></node>
<StgValue><ssdm name="in_load_19"/></StgValue>
</operation>

<operation id="955" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:125  %p_addr22 = add i15 %tmp_2_trn_cast1, -13952

]]></node>
<StgValue><ssdm name="p_addr22"/></StgValue>
</operation>

<operation id="956" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="64" op_0_bw="15">
<![CDATA[
:126  %tmp_281 = zext i15 %p_addr22 to i64

]]></node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="957" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %in_addr_39 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_281

]]></node>
<StgValue><ssdm name="in_addr_39"/></StgValue>
</operation>

<operation id="958" st_id="42" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="15">
<![CDATA[
:128  %in_load_147 = load i32* %in_addr_39, align 4

]]></node>
<StgValue><ssdm name="in_load_147"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="959" st_id="43" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_7_15 = mul nsw i32 %in_load_143, %in_load_16

]]></node>
<StgValue><ssdm name="tmp_7_15"/></StgValue>
</operation>

<operation id="960" st_id="43" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_7_16 = mul nsw i32 %in_load_144, %in_load_17

]]></node>
<StgValue><ssdm name="tmp_7_16"/></StgValue>
</operation>

<operation id="961" st_id="43" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_7_17 = mul nsw i32 %in_load_146, %in_load_145

]]></node>
<StgValue><ssdm name="tmp_7_17"/></StgValue>
</operation>

<operation id="962" st_id="43" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="15">
<![CDATA[
:128  %in_load_147 = load i32* %in_addr_39, align 4

]]></node>
<StgValue><ssdm name="in_load_147"/></StgValue>
</operation>

<operation id="963" st_id="43" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="15">
<![CDATA[
:130  %in_load_20 = load i32* %in_addr_40, align 4

]]></node>
<StgValue><ssdm name="in_load_20"/></StgValue>
</operation>

<operation id="964" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:791  %tmp17 = add i32 %tmp_7_13, %tmp_7_14

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="965" st_id="44" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %tmp_7_15 = mul nsw i32 %in_load_143, %in_load_16

]]></node>
<StgValue><ssdm name="tmp_7_15"/></StgValue>
</operation>

<operation id="966" st_id="44" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_7_16 = mul nsw i32 %in_load_144, %in_load_17

]]></node>
<StgValue><ssdm name="tmp_7_16"/></StgValue>
</operation>

<operation id="967" st_id="44" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_7_17 = mul nsw i32 %in_load_146, %in_load_145

]]></node>
<StgValue><ssdm name="tmp_7_17"/></StgValue>
</operation>

<operation id="968" st_id="44" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_7_18 = mul nsw i32 %in_load_147, %in_load_19

]]></node>
<StgValue><ssdm name="tmp_7_18"/></StgValue>
</operation>

<operation id="969" st_id="44" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="15">
<![CDATA[
:130  %in_load_20 = load i32* %in_addr_40, align 4

]]></node>
<StgValue><ssdm name="in_load_20"/></StgValue>
</operation>

<operation id="970" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:131  %p_addr23 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 37, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr23"/></StgValue>
</operation>

<operation id="971" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="64" op_0_bw="32">
<![CDATA[
:132  %tmp_282 = zext i32 %p_addr23 to i64

]]></node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="972" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %in_addr_41 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_282

]]></node>
<StgValue><ssdm name="in_addr_41"/></StgValue>
</operation>

<operation id="973" st_id="44" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="15">
<![CDATA[
:134  %in_load_148 = load i32* %in_addr_41, align 4

]]></node>
<StgValue><ssdm name="in_load_148"/></StgValue>
</operation>

<operation id="974" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:792  %tmp15 = add i32 %tmp17, %tmp16

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="975" st_id="45" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_7_16 = mul nsw i32 %in_load_144, %in_load_17

]]></node>
<StgValue><ssdm name="tmp_7_16"/></StgValue>
</operation>

<operation id="976" st_id="45" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_7_17 = mul nsw i32 %in_load_146, %in_load_145

]]></node>
<StgValue><ssdm name="tmp_7_17"/></StgValue>
</operation>

<operation id="977" st_id="45" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_7_18 = mul nsw i32 %in_load_147, %in_load_19

]]></node>
<StgValue><ssdm name="tmp_7_18"/></StgValue>
</operation>

<operation id="978" st_id="45" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="15">
<![CDATA[
:134  %in_load_148 = load i32* %in_addr_41, align 4

]]></node>
<StgValue><ssdm name="in_load_148"/></StgValue>
</operation>

<operation id="979" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="15">
<![CDATA[
:136  %in_load_21 = load i32* %in_addr_42, align 4

]]></node>
<StgValue><ssdm name="in_load_21"/></StgValue>
</operation>

<operation id="980" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:793  %tmp11 = add i32 %tmp15, %tmp12

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="981" st_id="46" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:117  %tmp_7_16 = mul nsw i32 %in_load_144, %in_load_17

]]></node>
<StgValue><ssdm name="tmp_7_16"/></StgValue>
</operation>

<operation id="982" st_id="46" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_7_17 = mul nsw i32 %in_load_146, %in_load_145

]]></node>
<StgValue><ssdm name="tmp_7_17"/></StgValue>
</operation>

<operation id="983" st_id="46" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_7_18 = mul nsw i32 %in_load_147, %in_load_19

]]></node>
<StgValue><ssdm name="tmp_7_18"/></StgValue>
</operation>

<operation id="984" st_id="46" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %tmp_7_19 = mul nsw i32 %in_load_148, %in_load_20

]]></node>
<StgValue><ssdm name="tmp_7_19"/></StgValue>
</operation>

<operation id="985" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="15">
<![CDATA[
:136  %in_load_21 = load i32* %in_addr_42, align 4

]]></node>
<StgValue><ssdm name="in_load_21"/></StgValue>
</operation>

<operation id="986" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:137  %p_addr25 = add i15 %tmp_2_trn_cast1, -13696

]]></node>
<StgValue><ssdm name="p_addr25"/></StgValue>
</operation>

<operation id="987" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="64" op_0_bw="15">
<![CDATA[
:138  %tmp_283 = zext i15 %p_addr25 to i64

]]></node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="988" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %in_addr_43 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_283

]]></node>
<StgValue><ssdm name="in_addr_43"/></StgValue>
</operation>

<operation id="989" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="15">
<![CDATA[
:140  %in_load_149 = load i32* %in_addr_43, align 4

]]></node>
<StgValue><ssdm name="in_load_149"/></StgValue>
</operation>

<operation id="990" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:794  %tmp3 = add i32 %tmp11, %tmp4

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="991" st_id="47" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_7_17 = mul nsw i32 %in_load_146, %in_load_145

]]></node>
<StgValue><ssdm name="tmp_7_17"/></StgValue>
</operation>

<operation id="992" st_id="47" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_7_18 = mul nsw i32 %in_load_147, %in_load_19

]]></node>
<StgValue><ssdm name="tmp_7_18"/></StgValue>
</operation>

<operation id="993" st_id="47" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %tmp_7_19 = mul nsw i32 %in_load_148, %in_load_20

]]></node>
<StgValue><ssdm name="tmp_7_19"/></StgValue>
</operation>

<operation id="994" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="15">
<![CDATA[
:140  %in_load_149 = load i32* %in_addr_43, align 4

]]></node>
<StgValue><ssdm name="in_load_149"/></StgValue>
</operation>

<operation id="995" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="15">
<![CDATA[
:142  %in_load_22 = load i32* %in_addr_44, align 4

]]></node>
<StgValue><ssdm name="in_load_22"/></StgValue>
</operation>

<operation id="996" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:795  %tmp21 = add i32 %tmp_7_15, %tmp_7_16

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="997" st_id="48" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %tmp_7_17 = mul nsw i32 %in_load_146, %in_load_145

]]></node>
<StgValue><ssdm name="tmp_7_17"/></StgValue>
</operation>

<operation id="998" st_id="48" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_7_18 = mul nsw i32 %in_load_147, %in_load_19

]]></node>
<StgValue><ssdm name="tmp_7_18"/></StgValue>
</operation>

<operation id="999" st_id="48" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %tmp_7_19 = mul nsw i32 %in_load_148, %in_load_20

]]></node>
<StgValue><ssdm name="tmp_7_19"/></StgValue>
</operation>

<operation id="1000" st_id="48" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %tmp_7_20 = mul nsw i32 %in_load_149, %in_load_21

]]></node>
<StgValue><ssdm name="tmp_7_20"/></StgValue>
</operation>

<operation id="1001" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="15">
<![CDATA[
:142  %in_load_22 = load i32* %in_addr_44, align 4

]]></node>
<StgValue><ssdm name="in_load_22"/></StgValue>
</operation>

<operation id="1002" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:143  %p_addr26 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 75, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr26"/></StgValue>
</operation>

<operation id="1003" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="64" op_0_bw="32">
<![CDATA[
:144  %tmp_284 = zext i32 %p_addr26 to i64

]]></node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1004" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %in_addr_45 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_284

]]></node>
<StgValue><ssdm name="in_addr_45"/></StgValue>
</operation>

<operation id="1005" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="15">
<![CDATA[
:146  %in_load_150 = load i32* %in_addr_45, align 4

]]></node>
<StgValue><ssdm name="in_load_150"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1006" st_id="49" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_7_18 = mul nsw i32 %in_load_147, %in_load_19

]]></node>
<StgValue><ssdm name="tmp_7_18"/></StgValue>
</operation>

<operation id="1007" st_id="49" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %tmp_7_19 = mul nsw i32 %in_load_148, %in_load_20

]]></node>
<StgValue><ssdm name="tmp_7_19"/></StgValue>
</operation>

<operation id="1008" st_id="49" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %tmp_7_20 = mul nsw i32 %in_load_149, %in_load_21

]]></node>
<StgValue><ssdm name="tmp_7_20"/></StgValue>
</operation>

<operation id="1009" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="15">
<![CDATA[
:146  %in_load_150 = load i32* %in_addr_45, align 4

]]></node>
<StgValue><ssdm name="in_load_150"/></StgValue>
</operation>

<operation id="1010" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="15">
<![CDATA[
:148  %in_load_23 = load i32* %in_addr_46, align 4

]]></node>
<StgValue><ssdm name="in_load_23"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1011" st_id="50" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_7_18 = mul nsw i32 %in_load_147, %in_load_19

]]></node>
<StgValue><ssdm name="tmp_7_18"/></StgValue>
</operation>

<operation id="1012" st_id="50" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %tmp_7_19 = mul nsw i32 %in_load_148, %in_load_20

]]></node>
<StgValue><ssdm name="tmp_7_19"/></StgValue>
</operation>

<operation id="1013" st_id="50" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %tmp_7_20 = mul nsw i32 %in_load_149, %in_load_21

]]></node>
<StgValue><ssdm name="tmp_7_20"/></StgValue>
</operation>

<operation id="1014" st_id="50" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %tmp_7_21 = mul nsw i32 %in_load_150, %in_load_22

]]></node>
<StgValue><ssdm name="tmp_7_21"/></StgValue>
</operation>

<operation id="1015" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="15">
<![CDATA[
:148  %in_load_23 = load i32* %in_addr_46, align 4

]]></node>
<StgValue><ssdm name="in_load_23"/></StgValue>
</operation>

<operation id="1016" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:149  %p_addr27 = add i15 %tmp_2_trn_cast1, -13440

]]></node>
<StgValue><ssdm name="p_addr27"/></StgValue>
</operation>

<operation id="1017" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="64" op_0_bw="15">
<![CDATA[
:150  %tmp_285 = zext i15 %p_addr27 to i64

]]></node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1018" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %in_addr_47 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_285

]]></node>
<StgValue><ssdm name="in_addr_47"/></StgValue>
</operation>

<operation id="1019" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="15">
<![CDATA[
:152  %in_load_151 = load i32* %in_addr_47, align 4

]]></node>
<StgValue><ssdm name="in_load_151"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1020" st_id="51" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %tmp_7_19 = mul nsw i32 %in_load_148, %in_load_20

]]></node>
<StgValue><ssdm name="tmp_7_19"/></StgValue>
</operation>

<operation id="1021" st_id="51" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %tmp_7_20 = mul nsw i32 %in_load_149, %in_load_21

]]></node>
<StgValue><ssdm name="tmp_7_20"/></StgValue>
</operation>

<operation id="1022" st_id="51" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %tmp_7_21 = mul nsw i32 %in_load_150, %in_load_22

]]></node>
<StgValue><ssdm name="tmp_7_21"/></StgValue>
</operation>

<operation id="1023" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="15">
<![CDATA[
:152  %in_load_151 = load i32* %in_addr_47, align 4

]]></node>
<StgValue><ssdm name="in_load_151"/></StgValue>
</operation>

<operation id="1024" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="15">
<![CDATA[
:154  %in_load_24 = load i32* %in_addr_48, align 4

]]></node>
<StgValue><ssdm name="in_load_24"/></StgValue>
</operation>

<operation id="1025" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:796  %tmp22 = add i32 %tmp_7_17, %tmp_7_18

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1026" st_id="52" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135  %tmp_7_19 = mul nsw i32 %in_load_148, %in_load_20

]]></node>
<StgValue><ssdm name="tmp_7_19"/></StgValue>
</operation>

<operation id="1027" st_id="52" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %tmp_7_20 = mul nsw i32 %in_load_149, %in_load_21

]]></node>
<StgValue><ssdm name="tmp_7_20"/></StgValue>
</operation>

<operation id="1028" st_id="52" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %tmp_7_21 = mul nsw i32 %in_load_150, %in_load_22

]]></node>
<StgValue><ssdm name="tmp_7_21"/></StgValue>
</operation>

<operation id="1029" st_id="52" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_7_22 = mul nsw i32 %in_load_151, %in_load_23

]]></node>
<StgValue><ssdm name="tmp_7_22"/></StgValue>
</operation>

<operation id="1030" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="15">
<![CDATA[
:154  %in_load_24 = load i32* %in_addr_48, align 4

]]></node>
<StgValue><ssdm name="in_load_24"/></StgValue>
</operation>

<operation id="1031" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:155  %p_addr28 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 19, i10 %tmp_268)

]]></node>
<StgValue><ssdm name="p_addr28"/></StgValue>
</operation>

<operation id="1032" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="64" op_0_bw="32">
<![CDATA[
:156  %tmp_286 = zext i32 %p_addr28 to i64

]]></node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1033" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %in_addr_49 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_286

]]></node>
<StgValue><ssdm name="in_addr_49"/></StgValue>
</operation>

<operation id="1034" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="15">
<![CDATA[
:158  %in_load_152 = load i32* %in_addr_49, align 4

]]></node>
<StgValue><ssdm name="in_load_152"/></StgValue>
</operation>

<operation id="1035" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:797  %tmp20 = add i32 %tmp22, %tmp21

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1036" st_id="53" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %tmp_7_20 = mul nsw i32 %in_load_149, %in_load_21

]]></node>
<StgValue><ssdm name="tmp_7_20"/></StgValue>
</operation>

<operation id="1037" st_id="53" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %tmp_7_21 = mul nsw i32 %in_load_150, %in_load_22

]]></node>
<StgValue><ssdm name="tmp_7_21"/></StgValue>
</operation>

<operation id="1038" st_id="53" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_7_22 = mul nsw i32 %in_load_151, %in_load_23

]]></node>
<StgValue><ssdm name="tmp_7_22"/></StgValue>
</operation>

<operation id="1039" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="15">
<![CDATA[
:158  %in_load_152 = load i32* %in_addr_49, align 4

]]></node>
<StgValue><ssdm name="in_load_152"/></StgValue>
</operation>

<operation id="1040" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="15">
<![CDATA[
:160  %in_load_25 = load i32* %in_addr_50, align 4

]]></node>
<StgValue><ssdm name="in_load_25"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1041" st_id="54" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:141  %tmp_7_20 = mul nsw i32 %in_load_149, %in_load_21

]]></node>
<StgValue><ssdm name="tmp_7_20"/></StgValue>
</operation>

<operation id="1042" st_id="54" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %tmp_7_21 = mul nsw i32 %in_load_150, %in_load_22

]]></node>
<StgValue><ssdm name="tmp_7_21"/></StgValue>
</operation>

<operation id="1043" st_id="54" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_7_22 = mul nsw i32 %in_load_151, %in_load_23

]]></node>
<StgValue><ssdm name="tmp_7_22"/></StgValue>
</operation>

<operation id="1044" st_id="54" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %tmp_7_23 = mul nsw i32 %in_load_152, %in_load_24

]]></node>
<StgValue><ssdm name="tmp_7_23"/></StgValue>
</operation>

<operation id="1045" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="15">
<![CDATA[
:160  %in_load_25 = load i32* %in_addr_50, align 4

]]></node>
<StgValue><ssdm name="in_load_25"/></StgValue>
</operation>

<operation id="1046" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:161  %p_addr29 = add i15 %tmp_2_trn_cast1, -13184

]]></node>
<StgValue><ssdm name="p_addr29"/></StgValue>
</operation>

<operation id="1047" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="64" op_0_bw="15">
<![CDATA[
:162  %tmp_287 = zext i15 %p_addr29 to i64

]]></node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1048" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %in_addr_51 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_287

]]></node>
<StgValue><ssdm name="in_addr_51"/></StgValue>
</operation>

<operation id="1049" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="15">
<![CDATA[
:164  %in_load_153 = load i32* %in_addr_51, align 4

]]></node>
<StgValue><ssdm name="in_load_153"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1050" st_id="55" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %tmp_7_21 = mul nsw i32 %in_load_150, %in_load_22

]]></node>
<StgValue><ssdm name="tmp_7_21"/></StgValue>
</operation>

<operation id="1051" st_id="55" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_7_22 = mul nsw i32 %in_load_151, %in_load_23

]]></node>
<StgValue><ssdm name="tmp_7_22"/></StgValue>
</operation>

<operation id="1052" st_id="55" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %tmp_7_23 = mul nsw i32 %in_load_152, %in_load_24

]]></node>
<StgValue><ssdm name="tmp_7_23"/></StgValue>
</operation>

<operation id="1053" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="15">
<![CDATA[
:164  %in_load_153 = load i32* %in_addr_51, align 4

]]></node>
<StgValue><ssdm name="in_load_153"/></StgValue>
</operation>

<operation id="1054" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="15">
<![CDATA[
:166  %in_load_26 = load i32* %in_addr_52, align 4

]]></node>
<StgValue><ssdm name="in_load_26"/></StgValue>
</operation>

<operation id="1055" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:798  %tmp24 = add i32 %tmp_7_19, %tmp_7_20

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1056" st_id="56" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:147  %tmp_7_21 = mul nsw i32 %in_load_150, %in_load_22

]]></node>
<StgValue><ssdm name="tmp_7_21"/></StgValue>
</operation>

<operation id="1057" st_id="56" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_7_22 = mul nsw i32 %in_load_151, %in_load_23

]]></node>
<StgValue><ssdm name="tmp_7_22"/></StgValue>
</operation>

<operation id="1058" st_id="56" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %tmp_7_23 = mul nsw i32 %in_load_152, %in_load_24

]]></node>
<StgValue><ssdm name="tmp_7_23"/></StgValue>
</operation>

<operation id="1059" st_id="56" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_7_24 = mul nsw i32 %in_load_153, %in_load_25

]]></node>
<StgValue><ssdm name="tmp_7_24"/></StgValue>
</operation>

<operation id="1060" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="15">
<![CDATA[
:166  %in_load_26 = load i32* %in_addr_52, align 4

]]></node>
<StgValue><ssdm name="in_load_26"/></StgValue>
</operation>

<operation id="1061" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:167  %p_addr30 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 77, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr30"/></StgValue>
</operation>

<operation id="1062" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="64" op_0_bw="32">
<![CDATA[
:168  %tmp_288 = zext i32 %p_addr30 to i64

]]></node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1063" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %in_addr_53 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_288

]]></node>
<StgValue><ssdm name="in_addr_53"/></StgValue>
</operation>

<operation id="1064" st_id="56" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="15">
<![CDATA[
:170  %in_load_154 = load i32* %in_addr_53, align 4

]]></node>
<StgValue><ssdm name="in_load_154"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1065" st_id="57" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_7_22 = mul nsw i32 %in_load_151, %in_load_23

]]></node>
<StgValue><ssdm name="tmp_7_22"/></StgValue>
</operation>

<operation id="1066" st_id="57" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %tmp_7_23 = mul nsw i32 %in_load_152, %in_load_24

]]></node>
<StgValue><ssdm name="tmp_7_23"/></StgValue>
</operation>

<operation id="1067" st_id="57" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_7_24 = mul nsw i32 %in_load_153, %in_load_25

]]></node>
<StgValue><ssdm name="tmp_7_24"/></StgValue>
</operation>

<operation id="1068" st_id="57" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="15">
<![CDATA[
:170  %in_load_154 = load i32* %in_addr_53, align 4

]]></node>
<StgValue><ssdm name="in_load_154"/></StgValue>
</operation>

<operation id="1069" st_id="57" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="15">
<![CDATA[
:172  %in_load_27 = load i32* %in_addr_54, align 4

]]></node>
<StgValue><ssdm name="in_load_27"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1070" st_id="58" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:153  %tmp_7_22 = mul nsw i32 %in_load_151, %in_load_23

]]></node>
<StgValue><ssdm name="tmp_7_22"/></StgValue>
</operation>

<operation id="1071" st_id="58" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %tmp_7_23 = mul nsw i32 %in_load_152, %in_load_24

]]></node>
<StgValue><ssdm name="tmp_7_23"/></StgValue>
</operation>

<operation id="1072" st_id="58" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_7_24 = mul nsw i32 %in_load_153, %in_load_25

]]></node>
<StgValue><ssdm name="tmp_7_24"/></StgValue>
</operation>

<operation id="1073" st_id="58" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %tmp_7_25 = mul nsw i32 %in_load_154, %in_load_26

]]></node>
<StgValue><ssdm name="tmp_7_25"/></StgValue>
</operation>

<operation id="1074" st_id="58" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="15">
<![CDATA[
:172  %in_load_27 = load i32* %in_addr_54, align 4

]]></node>
<StgValue><ssdm name="in_load_27"/></StgValue>
</operation>

<operation id="1075" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:173  %p_addr31 = add i15 %tmp_2_trn_cast1, -12928

]]></node>
<StgValue><ssdm name="p_addr31"/></StgValue>
</operation>

<operation id="1076" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="64" op_0_bw="15">
<![CDATA[
:174  %tmp_289 = zext i15 %p_addr31 to i64

]]></node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1077" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %in_addr_55 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_289

]]></node>
<StgValue><ssdm name="in_addr_55"/></StgValue>
</operation>

<operation id="1078" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="15">
<![CDATA[
:176  %in_load_155 = load i32* %in_addr_55, align 4

]]></node>
<StgValue><ssdm name="in_load_155"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1079" st_id="59" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %tmp_7_23 = mul nsw i32 %in_load_152, %in_load_24

]]></node>
<StgValue><ssdm name="tmp_7_23"/></StgValue>
</operation>

<operation id="1080" st_id="59" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_7_24 = mul nsw i32 %in_load_153, %in_load_25

]]></node>
<StgValue><ssdm name="tmp_7_24"/></StgValue>
</operation>

<operation id="1081" st_id="59" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %tmp_7_25 = mul nsw i32 %in_load_154, %in_load_26

]]></node>
<StgValue><ssdm name="tmp_7_25"/></StgValue>
</operation>

<operation id="1082" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="15">
<![CDATA[
:176  %in_load_155 = load i32* %in_addr_55, align 4

]]></node>
<StgValue><ssdm name="in_load_155"/></StgValue>
</operation>

<operation id="1083" st_id="59" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="15">
<![CDATA[
:178  %in_load_28 = load i32* %in_addr_56, align 4

]]></node>
<StgValue><ssdm name="in_load_28"/></StgValue>
</operation>

<operation id="1084" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:799  %tmp25 = add i32 %tmp_7_21, %tmp_7_22

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1085" st_id="60" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159  %tmp_7_23 = mul nsw i32 %in_load_152, %in_load_24

]]></node>
<StgValue><ssdm name="tmp_7_23"/></StgValue>
</operation>

<operation id="1086" st_id="60" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_7_24 = mul nsw i32 %in_load_153, %in_load_25

]]></node>
<StgValue><ssdm name="tmp_7_24"/></StgValue>
</operation>

<operation id="1087" st_id="60" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %tmp_7_25 = mul nsw i32 %in_load_154, %in_load_26

]]></node>
<StgValue><ssdm name="tmp_7_25"/></StgValue>
</operation>

<operation id="1088" st_id="60" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_7_26 = mul nsw i32 %in_load_155, %in_load_27

]]></node>
<StgValue><ssdm name="tmp_7_26"/></StgValue>
</operation>

<operation id="1089" st_id="60" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="15">
<![CDATA[
:178  %in_load_28 = load i32* %in_addr_56, align 4

]]></node>
<StgValue><ssdm name="in_load_28"/></StgValue>
</operation>

<operation id="1090" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:179  %p_addr32 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 39, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr32"/></StgValue>
</operation>

<operation id="1091" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="64" op_0_bw="32">
<![CDATA[
:180  %tmp_290 = zext i32 %p_addr32 to i64

]]></node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1092" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %in_addr_57 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_290

]]></node>
<StgValue><ssdm name="in_addr_57"/></StgValue>
</operation>

<operation id="1093" st_id="60" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="15">
<![CDATA[
:182  %in_load_156 = load i32* %in_addr_57, align 4

]]></node>
<StgValue><ssdm name="in_load_156"/></StgValue>
</operation>

<operation id="1094" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:800  %tmp23 = add i32 %tmp25, %tmp24

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1095" st_id="61" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_7_24 = mul nsw i32 %in_load_153, %in_load_25

]]></node>
<StgValue><ssdm name="tmp_7_24"/></StgValue>
</operation>

<operation id="1096" st_id="61" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %tmp_7_25 = mul nsw i32 %in_load_154, %in_load_26

]]></node>
<StgValue><ssdm name="tmp_7_25"/></StgValue>
</operation>

<operation id="1097" st_id="61" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_7_26 = mul nsw i32 %in_load_155, %in_load_27

]]></node>
<StgValue><ssdm name="tmp_7_26"/></StgValue>
</operation>

<operation id="1098" st_id="61" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="32" op_0_bw="15">
<![CDATA[
:182  %in_load_156 = load i32* %in_addr_57, align 4

]]></node>
<StgValue><ssdm name="in_load_156"/></StgValue>
</operation>

<operation id="1099" st_id="61" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="15">
<![CDATA[
:184  %in_load_29 = load i32* %in_addr_58, align 4

]]></node>
<StgValue><ssdm name="in_load_29"/></StgValue>
</operation>

<operation id="1100" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:801  %tmp19 = add i32 %tmp23, %tmp20

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1101" st_id="62" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:165  %tmp_7_24 = mul nsw i32 %in_load_153, %in_load_25

]]></node>
<StgValue><ssdm name="tmp_7_24"/></StgValue>
</operation>

<operation id="1102" st_id="62" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %tmp_7_25 = mul nsw i32 %in_load_154, %in_load_26

]]></node>
<StgValue><ssdm name="tmp_7_25"/></StgValue>
</operation>

<operation id="1103" st_id="62" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_7_26 = mul nsw i32 %in_load_155, %in_load_27

]]></node>
<StgValue><ssdm name="tmp_7_26"/></StgValue>
</operation>

<operation id="1104" st_id="62" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %tmp_7_27 = mul nsw i32 %in_load_156, %in_load_28

]]></node>
<StgValue><ssdm name="tmp_7_27"/></StgValue>
</operation>

<operation id="1105" st_id="62" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="15">
<![CDATA[
:184  %in_load_29 = load i32* %in_addr_58, align 4

]]></node>
<StgValue><ssdm name="in_load_29"/></StgValue>
</operation>

<operation id="1106" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:185  %p_addr33 = add i15 %tmp_2_trn_cast1, -12672

]]></node>
<StgValue><ssdm name="p_addr33"/></StgValue>
</operation>

<operation id="1107" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="64" op_0_bw="15">
<![CDATA[
:186  %tmp_291 = zext i15 %p_addr33 to i64

]]></node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1108" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %in_addr_59 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_291

]]></node>
<StgValue><ssdm name="in_addr_59"/></StgValue>
</operation>

<operation id="1109" st_id="62" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="15">
<![CDATA[
:188  %in_load_157 = load i32* %in_addr_59, align 4

]]></node>
<StgValue><ssdm name="in_load_157"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1110" st_id="63" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %tmp_7_25 = mul nsw i32 %in_load_154, %in_load_26

]]></node>
<StgValue><ssdm name="tmp_7_25"/></StgValue>
</operation>

<operation id="1111" st_id="63" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_7_26 = mul nsw i32 %in_load_155, %in_load_27

]]></node>
<StgValue><ssdm name="tmp_7_26"/></StgValue>
</operation>

<operation id="1112" st_id="63" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %tmp_7_27 = mul nsw i32 %in_load_156, %in_load_28

]]></node>
<StgValue><ssdm name="tmp_7_27"/></StgValue>
</operation>

<operation id="1113" st_id="63" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="15">
<![CDATA[
:188  %in_load_157 = load i32* %in_addr_59, align 4

]]></node>
<StgValue><ssdm name="in_load_157"/></StgValue>
</operation>

<operation id="1114" st_id="63" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="15">
<![CDATA[
:190  %in_load_30 = load i32* %in_addr_60, align 4

]]></node>
<StgValue><ssdm name="in_load_30"/></StgValue>
</operation>

<operation id="1115" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:802  %tmp28 = add i32 %tmp_7_23, %tmp_7_24

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1116" st_id="64" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:171  %tmp_7_25 = mul nsw i32 %in_load_154, %in_load_26

]]></node>
<StgValue><ssdm name="tmp_7_25"/></StgValue>
</operation>

<operation id="1117" st_id="64" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_7_26 = mul nsw i32 %in_load_155, %in_load_27

]]></node>
<StgValue><ssdm name="tmp_7_26"/></StgValue>
</operation>

<operation id="1118" st_id="64" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %tmp_7_27 = mul nsw i32 %in_load_156, %in_load_28

]]></node>
<StgValue><ssdm name="tmp_7_27"/></StgValue>
</operation>

<operation id="1119" st_id="64" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %tmp_7_28 = mul nsw i32 %in_load_157, %in_load_29

]]></node>
<StgValue><ssdm name="tmp_7_28"/></StgValue>
</operation>

<operation id="1120" st_id="64" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="15">
<![CDATA[
:190  %in_load_30 = load i32* %in_addr_60, align 4

]]></node>
<StgValue><ssdm name="in_load_30"/></StgValue>
</operation>

<operation id="1121" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:191  %p_addr34 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 79, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr34"/></StgValue>
</operation>

<operation id="1122" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="64" op_0_bw="32">
<![CDATA[
:192  %tmp_292 = zext i32 %p_addr34 to i64

]]></node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1123" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %in_addr_61 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_292

]]></node>
<StgValue><ssdm name="in_addr_61"/></StgValue>
</operation>

<operation id="1124" st_id="64" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="15">
<![CDATA[
:194  %in_load_158 = load i32* %in_addr_61, align 4

]]></node>
<StgValue><ssdm name="in_load_158"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1125" st_id="65" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_7_26 = mul nsw i32 %in_load_155, %in_load_27

]]></node>
<StgValue><ssdm name="tmp_7_26"/></StgValue>
</operation>

<operation id="1126" st_id="65" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %tmp_7_27 = mul nsw i32 %in_load_156, %in_load_28

]]></node>
<StgValue><ssdm name="tmp_7_27"/></StgValue>
</operation>

<operation id="1127" st_id="65" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %tmp_7_28 = mul nsw i32 %in_load_157, %in_load_29

]]></node>
<StgValue><ssdm name="tmp_7_28"/></StgValue>
</operation>

<operation id="1128" st_id="65" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="15">
<![CDATA[
:194  %in_load_158 = load i32* %in_addr_61, align 4

]]></node>
<StgValue><ssdm name="in_load_158"/></StgValue>
</operation>

<operation id="1129" st_id="65" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="32" op_0_bw="15">
<![CDATA[
:196  %in_load_31 = load i32* %in_addr_62, align 4

]]></node>
<StgValue><ssdm name="in_load_31"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1130" st_id="66" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:177  %tmp_7_26 = mul nsw i32 %in_load_155, %in_load_27

]]></node>
<StgValue><ssdm name="tmp_7_26"/></StgValue>
</operation>

<operation id="1131" st_id="66" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %tmp_7_27 = mul nsw i32 %in_load_156, %in_load_28

]]></node>
<StgValue><ssdm name="tmp_7_27"/></StgValue>
</operation>

<operation id="1132" st_id="66" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %tmp_7_28 = mul nsw i32 %in_load_157, %in_load_29

]]></node>
<StgValue><ssdm name="tmp_7_28"/></StgValue>
</operation>

<operation id="1133" st_id="66" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:195  %tmp_7_29 = mul nsw i32 %in_load_158, %in_load_30

]]></node>
<StgValue><ssdm name="tmp_7_29"/></StgValue>
</operation>

<operation id="1134" st_id="66" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="32" op_0_bw="15">
<![CDATA[
:196  %in_load_31 = load i32* %in_addr_62, align 4

]]></node>
<StgValue><ssdm name="in_load_31"/></StgValue>
</operation>

<operation id="1135" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:197  %p_addr35 = add i15 %tmp_2_trn_cast1, -12416

]]></node>
<StgValue><ssdm name="p_addr35"/></StgValue>
</operation>

<operation id="1136" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="64" op_0_bw="15">
<![CDATA[
:198  %tmp_293 = zext i15 %p_addr35 to i64

]]></node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1137" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %in_addr_63 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_293

]]></node>
<StgValue><ssdm name="in_addr_63"/></StgValue>
</operation>

<operation id="1138" st_id="66" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="15">
<![CDATA[
:200  %in_load_159 = load i32* %in_addr_63, align 4

]]></node>
<StgValue><ssdm name="in_load_159"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1139" st_id="67" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %tmp_7_27 = mul nsw i32 %in_load_156, %in_load_28

]]></node>
<StgValue><ssdm name="tmp_7_27"/></StgValue>
</operation>

<operation id="1140" st_id="67" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %tmp_7_28 = mul nsw i32 %in_load_157, %in_load_29

]]></node>
<StgValue><ssdm name="tmp_7_28"/></StgValue>
</operation>

<operation id="1141" st_id="67" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:195  %tmp_7_29 = mul nsw i32 %in_load_158, %in_load_30

]]></node>
<StgValue><ssdm name="tmp_7_29"/></StgValue>
</operation>

<operation id="1142" st_id="67" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="15">
<![CDATA[
:200  %in_load_159 = load i32* %in_addr_63, align 4

]]></node>
<StgValue><ssdm name="in_load_159"/></StgValue>
</operation>

<operation id="1143" st_id="67" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="15">
<![CDATA[
:202  %in_load_32 = load i32* %in_addr_64, align 4

]]></node>
<StgValue><ssdm name="in_load_32"/></StgValue>
</operation>

<operation id="1144" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:803  %tmp29 = add i32 %tmp_7_25, %tmp_7_26

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1145" st_id="68" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:183  %tmp_7_27 = mul nsw i32 %in_load_156, %in_load_28

]]></node>
<StgValue><ssdm name="tmp_7_27"/></StgValue>
</operation>

<operation id="1146" st_id="68" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %tmp_7_28 = mul nsw i32 %in_load_157, %in_load_29

]]></node>
<StgValue><ssdm name="tmp_7_28"/></StgValue>
</operation>

<operation id="1147" st_id="68" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:195  %tmp_7_29 = mul nsw i32 %in_load_158, %in_load_30

]]></node>
<StgValue><ssdm name="tmp_7_29"/></StgValue>
</operation>

<operation id="1148" st_id="68" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_7_30 = mul nsw i32 %in_load_159, %in_load_31

]]></node>
<StgValue><ssdm name="tmp_7_30"/></StgValue>
</operation>

<operation id="1149" st_id="68" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="15">
<![CDATA[
:202  %in_load_32 = load i32* %in_addr_64, align 4

]]></node>
<StgValue><ssdm name="in_load_32"/></StgValue>
</operation>

<operation id="1150" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="12" op_0_bw="8">
<![CDATA[
:203  %tmp_294 = zext i8 %j to i12

]]></node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1151" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
:204  %p_addr37 = call i32 @_ssdm_op_BitConcatenate.i32.i20.i12(i20 5, i12 %tmp_294)

]]></node>
<StgValue><ssdm name="p_addr37"/></StgValue>
</operation>

<operation id="1152" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="64" op_0_bw="32">
<![CDATA[
:205  %tmp_295 = zext i32 %p_addr37 to i64

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1153" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %in_addr_65 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_295

]]></node>
<StgValue><ssdm name="in_addr_65"/></StgValue>
</operation>

<operation id="1154" st_id="68" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="15">
<![CDATA[
:207  %in_load_160 = load i32* %in_addr_65, align 4

]]></node>
<StgValue><ssdm name="in_load_160"/></StgValue>
</operation>

<operation id="1155" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:804  %tmp27 = add i32 %tmp29, %tmp28

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1156" st_id="69" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %tmp_7_28 = mul nsw i32 %in_load_157, %in_load_29

]]></node>
<StgValue><ssdm name="tmp_7_28"/></StgValue>
</operation>

<operation id="1157" st_id="69" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:195  %tmp_7_29 = mul nsw i32 %in_load_158, %in_load_30

]]></node>
<StgValue><ssdm name="tmp_7_29"/></StgValue>
</operation>

<operation id="1158" st_id="69" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_7_30 = mul nsw i32 %in_load_159, %in_load_31

]]></node>
<StgValue><ssdm name="tmp_7_30"/></StgValue>
</operation>

<operation id="1159" st_id="69" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="15">
<![CDATA[
:207  %in_load_160 = load i32* %in_addr_65, align 4

]]></node>
<StgValue><ssdm name="in_load_160"/></StgValue>
</operation>

<operation id="1160" st_id="69" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="15">
<![CDATA[
:209  %in_load_33 = load i32* %in_addr_66, align 4

]]></node>
<StgValue><ssdm name="in_load_33"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1161" st_id="70" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189  %tmp_7_28 = mul nsw i32 %in_load_157, %in_load_29

]]></node>
<StgValue><ssdm name="tmp_7_28"/></StgValue>
</operation>

<operation id="1162" st_id="70" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:195  %tmp_7_29 = mul nsw i32 %in_load_158, %in_load_30

]]></node>
<StgValue><ssdm name="tmp_7_29"/></StgValue>
</operation>

<operation id="1163" st_id="70" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_7_30 = mul nsw i32 %in_load_159, %in_load_31

]]></node>
<StgValue><ssdm name="tmp_7_30"/></StgValue>
</operation>

<operation id="1164" st_id="70" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_7_31 = mul nsw i32 %in_load_160, %in_load_32

]]></node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="1165" st_id="70" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="15">
<![CDATA[
:209  %in_load_33 = load i32* %in_addr_66, align 4

]]></node>
<StgValue><ssdm name="in_load_33"/></StgValue>
</operation>

<operation id="1166" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:210  %p_addr38 = add i15 %tmp_2_trn_cast1, -12160

]]></node>
<StgValue><ssdm name="p_addr38"/></StgValue>
</operation>

<operation id="1167" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="64" op_0_bw="15">
<![CDATA[
:211  %tmp_296 = zext i15 %p_addr38 to i64

]]></node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1168" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %in_addr_67 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_296

]]></node>
<StgValue><ssdm name="in_addr_67"/></StgValue>
</operation>

<operation id="1169" st_id="70" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="15">
<![CDATA[
:213  %in_load_161 = load i32* %in_addr_67, align 4

]]></node>
<StgValue><ssdm name="in_load_161"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1170" st_id="71" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:195  %tmp_7_29 = mul nsw i32 %in_load_158, %in_load_30

]]></node>
<StgValue><ssdm name="tmp_7_29"/></StgValue>
</operation>

<operation id="1171" st_id="71" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_7_30 = mul nsw i32 %in_load_159, %in_load_31

]]></node>
<StgValue><ssdm name="tmp_7_30"/></StgValue>
</operation>

<operation id="1172" st_id="71" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_7_31 = mul nsw i32 %in_load_160, %in_load_32

]]></node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="1173" st_id="71" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="15">
<![CDATA[
:213  %in_load_161 = load i32* %in_addr_67, align 4

]]></node>
<StgValue><ssdm name="in_load_161"/></StgValue>
</operation>

<operation id="1174" st_id="71" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="15">
<![CDATA[
:215  %in_load_34 = load i32* %in_addr_68, align 4

]]></node>
<StgValue><ssdm name="in_load_34"/></StgValue>
</operation>

<operation id="1175" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:805  %tmp31 = add i32 %tmp_7_27, %tmp_7_28

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1176" st_id="72" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:195  %tmp_7_29 = mul nsw i32 %in_load_158, %in_load_30

]]></node>
<StgValue><ssdm name="tmp_7_29"/></StgValue>
</operation>

<operation id="1177" st_id="72" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_7_30 = mul nsw i32 %in_load_159, %in_load_31

]]></node>
<StgValue><ssdm name="tmp_7_30"/></StgValue>
</operation>

<operation id="1178" st_id="72" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_7_31 = mul nsw i32 %in_load_160, %in_load_32

]]></node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="1179" st_id="72" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_7_32 = mul nsw i32 %in_load_161, %in_load_33

]]></node>
<StgValue><ssdm name="tmp_7_32"/></StgValue>
</operation>

<operation id="1180" st_id="72" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="15">
<![CDATA[
:215  %in_load_34 = load i32* %in_addr_68, align 4

]]></node>
<StgValue><ssdm name="in_load_34"/></StgValue>
</operation>

<operation id="1181" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:216  %p_addr39 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 81, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr39"/></StgValue>
</operation>

<operation id="1182" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="64" op_0_bw="32">
<![CDATA[
:217  %tmp_297 = zext i32 %p_addr39 to i64

]]></node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1183" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %in_addr_69 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_297

]]></node>
<StgValue><ssdm name="in_addr_69"/></StgValue>
</operation>

<operation id="1184" st_id="72" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="15">
<![CDATA[
:219  %in_load_162 = load i32* %in_addr_69, align 4

]]></node>
<StgValue><ssdm name="in_load_162"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1185" st_id="73" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_7_30 = mul nsw i32 %in_load_159, %in_load_31

]]></node>
<StgValue><ssdm name="tmp_7_30"/></StgValue>
</operation>

<operation id="1186" st_id="73" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_7_31 = mul nsw i32 %in_load_160, %in_load_32

]]></node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="1187" st_id="73" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_7_32 = mul nsw i32 %in_load_161, %in_load_33

]]></node>
<StgValue><ssdm name="tmp_7_32"/></StgValue>
</operation>

<operation id="1188" st_id="73" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="15">
<![CDATA[
:219  %in_load_162 = load i32* %in_addr_69, align 4

]]></node>
<StgValue><ssdm name="in_load_162"/></StgValue>
</operation>

<operation id="1189" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="15">
<![CDATA[
:221  %in_load_35 = load i32* %in_addr_70, align 4

]]></node>
<StgValue><ssdm name="in_load_35"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1190" st_id="74" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:201  %tmp_7_30 = mul nsw i32 %in_load_159, %in_load_31

]]></node>
<StgValue><ssdm name="tmp_7_30"/></StgValue>
</operation>

<operation id="1191" st_id="74" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_7_31 = mul nsw i32 %in_load_160, %in_load_32

]]></node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="1192" st_id="74" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_7_32 = mul nsw i32 %in_load_161, %in_load_33

]]></node>
<StgValue><ssdm name="tmp_7_32"/></StgValue>
</operation>

<operation id="1193" st_id="74" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_7_33 = mul nsw i32 %in_load_162, %in_load_34

]]></node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>

<operation id="1194" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="15">
<![CDATA[
:221  %in_load_35 = load i32* %in_addr_70, align 4

]]></node>
<StgValue><ssdm name="in_load_35"/></StgValue>
</operation>

<operation id="1195" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:222  %p_addr40 = add i15 %tmp_2_trn_cast1, -11904

]]></node>
<StgValue><ssdm name="p_addr40"/></StgValue>
</operation>

<operation id="1196" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="15">
<![CDATA[
:223  %tmp_298 = zext i15 %p_addr40 to i64

]]></node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1197" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %in_addr_71 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_298

]]></node>
<StgValue><ssdm name="in_addr_71"/></StgValue>
</operation>

<operation id="1198" st_id="74" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="15">
<![CDATA[
:225  %in_load_163 = load i32* %in_addr_71, align 4

]]></node>
<StgValue><ssdm name="in_load_163"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1199" st_id="75" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_7_31 = mul nsw i32 %in_load_160, %in_load_32

]]></node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="1200" st_id="75" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_7_32 = mul nsw i32 %in_load_161, %in_load_33

]]></node>
<StgValue><ssdm name="tmp_7_32"/></StgValue>
</operation>

<operation id="1201" st_id="75" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_7_33 = mul nsw i32 %in_load_162, %in_load_34

]]></node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>

<operation id="1202" st_id="75" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="15">
<![CDATA[
:225  %in_load_163 = load i32* %in_addr_71, align 4

]]></node>
<StgValue><ssdm name="in_load_163"/></StgValue>
</operation>

<operation id="1203" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="15">
<![CDATA[
:227  %in_load_36 = load i32* %in_addr_72, align 4

]]></node>
<StgValue><ssdm name="in_load_36"/></StgValue>
</operation>

<operation id="1204" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:806  %tmp32 = add i32 %tmp_7_29, %tmp_7_30

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1205" st_id="76" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:208  %tmp_7_31 = mul nsw i32 %in_load_160, %in_load_32

]]></node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="1206" st_id="76" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_7_32 = mul nsw i32 %in_load_161, %in_load_33

]]></node>
<StgValue><ssdm name="tmp_7_32"/></StgValue>
</operation>

<operation id="1207" st_id="76" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_7_33 = mul nsw i32 %in_load_162, %in_load_34

]]></node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>

<operation id="1208" st_id="76" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_7_34 = mul nsw i32 %in_load_163, %in_load_35

]]></node>
<StgValue><ssdm name="tmp_7_34"/></StgValue>
</operation>

<operation id="1209" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="15">
<![CDATA[
:227  %in_load_36 = load i32* %in_addr_72, align 4

]]></node>
<StgValue><ssdm name="in_load_36"/></StgValue>
</operation>

<operation id="1210" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:228  %p_addr41 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 41, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr41"/></StgValue>
</operation>

<operation id="1211" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="64" op_0_bw="32">
<![CDATA[
:229  %tmp_299 = zext i32 %p_addr41 to i64

]]></node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1212" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230  %in_addr_73 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_299

]]></node>
<StgValue><ssdm name="in_addr_73"/></StgValue>
</operation>

<operation id="1213" st_id="76" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="15">
<![CDATA[
:231  %in_load_164 = load i32* %in_addr_73, align 4

]]></node>
<StgValue><ssdm name="in_load_164"/></StgValue>
</operation>

<operation id="1214" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:807  %tmp30 = add i32 %tmp32, %tmp31

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1215" st_id="77" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_7_32 = mul nsw i32 %in_load_161, %in_load_33

]]></node>
<StgValue><ssdm name="tmp_7_32"/></StgValue>
</operation>

<operation id="1216" st_id="77" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_7_33 = mul nsw i32 %in_load_162, %in_load_34

]]></node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>

<operation id="1217" st_id="77" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_7_34 = mul nsw i32 %in_load_163, %in_load_35

]]></node>
<StgValue><ssdm name="tmp_7_34"/></StgValue>
</operation>

<operation id="1218" st_id="77" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="15">
<![CDATA[
:231  %in_load_164 = load i32* %in_addr_73, align 4

]]></node>
<StgValue><ssdm name="in_load_164"/></StgValue>
</operation>

<operation id="1219" st_id="77" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="15">
<![CDATA[
:233  %in_load_37 = load i32* %in_addr_74, align 4

]]></node>
<StgValue><ssdm name="in_load_37"/></StgValue>
</operation>

<operation id="1220" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:808  %tmp26 = add i32 %tmp30, %tmp27

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1221" st_id="78" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:214  %tmp_7_32 = mul nsw i32 %in_load_161, %in_load_33

]]></node>
<StgValue><ssdm name="tmp_7_32"/></StgValue>
</operation>

<operation id="1222" st_id="78" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_7_33 = mul nsw i32 %in_load_162, %in_load_34

]]></node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>

<operation id="1223" st_id="78" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_7_34 = mul nsw i32 %in_load_163, %in_load_35

]]></node>
<StgValue><ssdm name="tmp_7_34"/></StgValue>
</operation>

<operation id="1224" st_id="78" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_7_35 = mul nsw i32 %in_load_164, %in_load_36

]]></node>
<StgValue><ssdm name="tmp_7_35"/></StgValue>
</operation>

<operation id="1225" st_id="78" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="15">
<![CDATA[
:233  %in_load_37 = load i32* %in_addr_74, align 4

]]></node>
<StgValue><ssdm name="in_load_37"/></StgValue>
</operation>

<operation id="1226" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:234  %p_addr42 = add i15 %tmp_2_trn_cast1, -11648

]]></node>
<StgValue><ssdm name="p_addr42"/></StgValue>
</operation>

<operation id="1227" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="64" op_0_bw="15">
<![CDATA[
:235  %tmp_300 = zext i15 %p_addr42 to i64

]]></node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1228" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %in_addr_75 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_300

]]></node>
<StgValue><ssdm name="in_addr_75"/></StgValue>
</operation>

<operation id="1229" st_id="78" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="15">
<![CDATA[
:237  %in_load_165 = load i32* %in_addr_75, align 4

]]></node>
<StgValue><ssdm name="in_load_165"/></StgValue>
</operation>

<operation id="1230" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:809  %tmp18 = add i32 %tmp26, %tmp19

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1231" st_id="79" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_7_33 = mul nsw i32 %in_load_162, %in_load_34

]]></node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>

<operation id="1232" st_id="79" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_7_34 = mul nsw i32 %in_load_163, %in_load_35

]]></node>
<StgValue><ssdm name="tmp_7_34"/></StgValue>
</operation>

<operation id="1233" st_id="79" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_7_35 = mul nsw i32 %in_load_164, %in_load_36

]]></node>
<StgValue><ssdm name="tmp_7_35"/></StgValue>
</operation>

<operation id="1234" st_id="79" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="15">
<![CDATA[
:237  %in_load_165 = load i32* %in_addr_75, align 4

]]></node>
<StgValue><ssdm name="in_load_165"/></StgValue>
</operation>

<operation id="1235" st_id="79" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="15">
<![CDATA[
:239  %in_load_38 = load i32* %in_addr_76, align 4

]]></node>
<StgValue><ssdm name="in_load_38"/></StgValue>
</operation>

<operation id="1236" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:810  %tmp2 = add i32 %tmp18, %tmp3

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1237" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:811  %tmp37 = add i32 %tmp_7_31, %tmp_7_32

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1238" st_id="80" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:220  %tmp_7_33 = mul nsw i32 %in_load_162, %in_load_34

]]></node>
<StgValue><ssdm name="tmp_7_33"/></StgValue>
</operation>

<operation id="1239" st_id="80" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_7_34 = mul nsw i32 %in_load_163, %in_load_35

]]></node>
<StgValue><ssdm name="tmp_7_34"/></StgValue>
</operation>

<operation id="1240" st_id="80" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_7_35 = mul nsw i32 %in_load_164, %in_load_36

]]></node>
<StgValue><ssdm name="tmp_7_35"/></StgValue>
</operation>

<operation id="1241" st_id="80" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_7_36 = mul nsw i32 %in_load_165, %in_load_37

]]></node>
<StgValue><ssdm name="tmp_7_36"/></StgValue>
</operation>

<operation id="1242" st_id="80" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="15">
<![CDATA[
:239  %in_load_38 = load i32* %in_addr_76, align 4

]]></node>
<StgValue><ssdm name="in_load_38"/></StgValue>
</operation>

<operation id="1243" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:240  %p_addr43 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 83, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr43"/></StgValue>
</operation>

<operation id="1244" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="64" op_0_bw="32">
<![CDATA[
:241  %tmp_301 = zext i32 %p_addr43 to i64

]]></node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1245" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242  %in_addr_77 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_301

]]></node>
<StgValue><ssdm name="in_addr_77"/></StgValue>
</operation>

<operation id="1246" st_id="80" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="15">
<![CDATA[
:243  %in_load_166 = load i32* %in_addr_77, align 4

]]></node>
<StgValue><ssdm name="in_load_166"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1247" st_id="81" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_7_34 = mul nsw i32 %in_load_163, %in_load_35

]]></node>
<StgValue><ssdm name="tmp_7_34"/></StgValue>
</operation>

<operation id="1248" st_id="81" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_7_35 = mul nsw i32 %in_load_164, %in_load_36

]]></node>
<StgValue><ssdm name="tmp_7_35"/></StgValue>
</operation>

<operation id="1249" st_id="81" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_7_36 = mul nsw i32 %in_load_165, %in_load_37

]]></node>
<StgValue><ssdm name="tmp_7_36"/></StgValue>
</operation>

<operation id="1250" st_id="81" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="15">
<![CDATA[
:243  %in_load_166 = load i32* %in_addr_77, align 4

]]></node>
<StgValue><ssdm name="in_load_166"/></StgValue>
</operation>

<operation id="1251" st_id="81" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="15">
<![CDATA[
:245  %in_load_39 = load i32* %in_addr_78, align 4

]]></node>
<StgValue><ssdm name="in_load_39"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1252" st_id="82" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226  %tmp_7_34 = mul nsw i32 %in_load_163, %in_load_35

]]></node>
<StgValue><ssdm name="tmp_7_34"/></StgValue>
</operation>

<operation id="1253" st_id="82" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_7_35 = mul nsw i32 %in_load_164, %in_load_36

]]></node>
<StgValue><ssdm name="tmp_7_35"/></StgValue>
</operation>

<operation id="1254" st_id="82" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_7_36 = mul nsw i32 %in_load_165, %in_load_37

]]></node>
<StgValue><ssdm name="tmp_7_36"/></StgValue>
</operation>

<operation id="1255" st_id="82" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_7_37 = mul nsw i32 %in_load_166, %in_load_38

]]></node>
<StgValue><ssdm name="tmp_7_37"/></StgValue>
</operation>

<operation id="1256" st_id="82" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="15">
<![CDATA[
:245  %in_load_39 = load i32* %in_addr_78, align 4

]]></node>
<StgValue><ssdm name="in_load_39"/></StgValue>
</operation>

<operation id="1257" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:246  %p_addr44 = add i15 %tmp_2_trn_cast1, -11392

]]></node>
<StgValue><ssdm name="p_addr44"/></StgValue>
</operation>

<operation id="1258" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="64" op_0_bw="15">
<![CDATA[
:247  %tmp_302 = zext i15 %p_addr44 to i64

]]></node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1259" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248  %in_addr_79 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_302

]]></node>
<StgValue><ssdm name="in_addr_79"/></StgValue>
</operation>

<operation id="1260" st_id="82" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="15">
<![CDATA[
:249  %in_load_167 = load i32* %in_addr_79, align 4

]]></node>
<StgValue><ssdm name="in_load_167"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1261" st_id="83" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_7_35 = mul nsw i32 %in_load_164, %in_load_36

]]></node>
<StgValue><ssdm name="tmp_7_35"/></StgValue>
</operation>

<operation id="1262" st_id="83" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_7_36 = mul nsw i32 %in_load_165, %in_load_37

]]></node>
<StgValue><ssdm name="tmp_7_36"/></StgValue>
</operation>

<operation id="1263" st_id="83" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_7_37 = mul nsw i32 %in_load_166, %in_load_38

]]></node>
<StgValue><ssdm name="tmp_7_37"/></StgValue>
</operation>

<operation id="1264" st_id="83" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="15">
<![CDATA[
:249  %in_load_167 = load i32* %in_addr_79, align 4

]]></node>
<StgValue><ssdm name="in_load_167"/></StgValue>
</operation>

<operation id="1265" st_id="83" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="15">
<![CDATA[
:251  %in_load_40 = load i32* %in_addr_80, align 4

]]></node>
<StgValue><ssdm name="in_load_40"/></StgValue>
</operation>

<operation id="1266" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:812  %tmp38 = add i32 %tmp_7_33, %tmp_7_34

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1267" st_id="84" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:232  %tmp_7_35 = mul nsw i32 %in_load_164, %in_load_36

]]></node>
<StgValue><ssdm name="tmp_7_35"/></StgValue>
</operation>

<operation id="1268" st_id="84" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_7_36 = mul nsw i32 %in_load_165, %in_load_37

]]></node>
<StgValue><ssdm name="tmp_7_36"/></StgValue>
</operation>

<operation id="1269" st_id="84" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_7_37 = mul nsw i32 %in_load_166, %in_load_38

]]></node>
<StgValue><ssdm name="tmp_7_37"/></StgValue>
</operation>

<operation id="1270" st_id="84" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_7_38 = mul nsw i32 %in_load_167, %in_load_39

]]></node>
<StgValue><ssdm name="tmp_7_38"/></StgValue>
</operation>

<operation id="1271" st_id="84" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="15">
<![CDATA[
:251  %in_load_40 = load i32* %in_addr_80, align 4

]]></node>
<StgValue><ssdm name="in_load_40"/></StgValue>
</operation>

<operation id="1272" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:252  %p_addr45 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 21, i10 %tmp_268)

]]></node>
<StgValue><ssdm name="p_addr45"/></StgValue>
</operation>

<operation id="1273" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="64" op_0_bw="32">
<![CDATA[
:253  %tmp_303 = zext i32 %p_addr45 to i64

]]></node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1274" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %in_addr_81 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_303

]]></node>
<StgValue><ssdm name="in_addr_81"/></StgValue>
</operation>

<operation id="1275" st_id="84" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="15">
<![CDATA[
:255  %in_load_168 = load i32* %in_addr_81, align 4

]]></node>
<StgValue><ssdm name="in_load_168"/></StgValue>
</operation>

<operation id="1276" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:813  %tmp36 = add i32 %tmp38, %tmp37

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1277" st_id="85" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_7_36 = mul nsw i32 %in_load_165, %in_load_37

]]></node>
<StgValue><ssdm name="tmp_7_36"/></StgValue>
</operation>

<operation id="1278" st_id="85" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_7_37 = mul nsw i32 %in_load_166, %in_load_38

]]></node>
<StgValue><ssdm name="tmp_7_37"/></StgValue>
</operation>

<operation id="1279" st_id="85" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_7_38 = mul nsw i32 %in_load_167, %in_load_39

]]></node>
<StgValue><ssdm name="tmp_7_38"/></StgValue>
</operation>

<operation id="1280" st_id="85" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="15">
<![CDATA[
:255  %in_load_168 = load i32* %in_addr_81, align 4

]]></node>
<StgValue><ssdm name="in_load_168"/></StgValue>
</operation>

<operation id="1281" st_id="85" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="15">
<![CDATA[
:257  %in_load_41 = load i32* %in_addr_82, align 4

]]></node>
<StgValue><ssdm name="in_load_41"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1282" st_id="86" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:238  %tmp_7_36 = mul nsw i32 %in_load_165, %in_load_37

]]></node>
<StgValue><ssdm name="tmp_7_36"/></StgValue>
</operation>

<operation id="1283" st_id="86" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_7_37 = mul nsw i32 %in_load_166, %in_load_38

]]></node>
<StgValue><ssdm name="tmp_7_37"/></StgValue>
</operation>

<operation id="1284" st_id="86" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_7_38 = mul nsw i32 %in_load_167, %in_load_39

]]></node>
<StgValue><ssdm name="tmp_7_38"/></StgValue>
</operation>

<operation id="1285" st_id="86" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_7_39 = mul nsw i32 %in_load_168, %in_load_40

]]></node>
<StgValue><ssdm name="tmp_7_39"/></StgValue>
</operation>

<operation id="1286" st_id="86" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="15">
<![CDATA[
:257  %in_load_41 = load i32* %in_addr_82, align 4

]]></node>
<StgValue><ssdm name="in_load_41"/></StgValue>
</operation>

<operation id="1287" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:258  %p_addr46 = add i15 %tmp_2_trn_cast1, -11136

]]></node>
<StgValue><ssdm name="p_addr46"/></StgValue>
</operation>

<operation id="1288" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="64" op_0_bw="15">
<![CDATA[
:259  %tmp_304 = zext i15 %p_addr46 to i64

]]></node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1289" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %in_addr_83 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_304

]]></node>
<StgValue><ssdm name="in_addr_83"/></StgValue>
</operation>

<operation id="1290" st_id="86" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="15">
<![CDATA[
:261  %in_load_169 = load i32* %in_addr_83, align 4

]]></node>
<StgValue><ssdm name="in_load_169"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1291" st_id="87" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_7_37 = mul nsw i32 %in_load_166, %in_load_38

]]></node>
<StgValue><ssdm name="tmp_7_37"/></StgValue>
</operation>

<operation id="1292" st_id="87" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_7_38 = mul nsw i32 %in_load_167, %in_load_39

]]></node>
<StgValue><ssdm name="tmp_7_38"/></StgValue>
</operation>

<operation id="1293" st_id="87" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_7_39 = mul nsw i32 %in_load_168, %in_load_40

]]></node>
<StgValue><ssdm name="tmp_7_39"/></StgValue>
</operation>

<operation id="1294" st_id="87" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="15">
<![CDATA[
:261  %in_load_169 = load i32* %in_addr_83, align 4

]]></node>
<StgValue><ssdm name="in_load_169"/></StgValue>
</operation>

<operation id="1295" st_id="87" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="15">
<![CDATA[
:263  %in_load_42 = load i32* %in_addr_84, align 4

]]></node>
<StgValue><ssdm name="in_load_42"/></StgValue>
</operation>

<operation id="1296" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:814  %tmp40 = add i32 %tmp_7_35, %tmp_7_36

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1297" st_id="88" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %tmp_7_37 = mul nsw i32 %in_load_166, %in_load_38

]]></node>
<StgValue><ssdm name="tmp_7_37"/></StgValue>
</operation>

<operation id="1298" st_id="88" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_7_38 = mul nsw i32 %in_load_167, %in_load_39

]]></node>
<StgValue><ssdm name="tmp_7_38"/></StgValue>
</operation>

<operation id="1299" st_id="88" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_7_39 = mul nsw i32 %in_load_168, %in_load_40

]]></node>
<StgValue><ssdm name="tmp_7_39"/></StgValue>
</operation>

<operation id="1300" st_id="88" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_7_40 = mul nsw i32 %in_load_169, %in_load_41

]]></node>
<StgValue><ssdm name="tmp_7_40"/></StgValue>
</operation>

<operation id="1301" st_id="88" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="15">
<![CDATA[
:263  %in_load_42 = load i32* %in_addr_84, align 4

]]></node>
<StgValue><ssdm name="in_load_42"/></StgValue>
</operation>

<operation id="1302" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:264  %p_addr47 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 85, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr47"/></StgValue>
</operation>

<operation id="1303" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="64" op_0_bw="32">
<![CDATA[
:265  %tmp_305 = zext i32 %p_addr47 to i64

]]></node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1304" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266  %in_addr_85 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_305

]]></node>
<StgValue><ssdm name="in_addr_85"/></StgValue>
</operation>

<operation id="1305" st_id="88" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="15">
<![CDATA[
:267  %in_load_170 = load i32* %in_addr_85, align 4

]]></node>
<StgValue><ssdm name="in_load_170"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1306" st_id="89" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_7_38 = mul nsw i32 %in_load_167, %in_load_39

]]></node>
<StgValue><ssdm name="tmp_7_38"/></StgValue>
</operation>

<operation id="1307" st_id="89" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_7_39 = mul nsw i32 %in_load_168, %in_load_40

]]></node>
<StgValue><ssdm name="tmp_7_39"/></StgValue>
</operation>

<operation id="1308" st_id="89" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_7_40 = mul nsw i32 %in_load_169, %in_load_41

]]></node>
<StgValue><ssdm name="tmp_7_40"/></StgValue>
</operation>

<operation id="1309" st_id="89" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="15">
<![CDATA[
:267  %in_load_170 = load i32* %in_addr_85, align 4

]]></node>
<StgValue><ssdm name="in_load_170"/></StgValue>
</operation>

<operation id="1310" st_id="89" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="15">
<![CDATA[
:269  %in_load_43 = load i32* %in_addr_86, align 4

]]></node>
<StgValue><ssdm name="in_load_43"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1311" st_id="90" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %tmp_7_38 = mul nsw i32 %in_load_167, %in_load_39

]]></node>
<StgValue><ssdm name="tmp_7_38"/></StgValue>
</operation>

<operation id="1312" st_id="90" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_7_39 = mul nsw i32 %in_load_168, %in_load_40

]]></node>
<StgValue><ssdm name="tmp_7_39"/></StgValue>
</operation>

<operation id="1313" st_id="90" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_7_40 = mul nsw i32 %in_load_169, %in_load_41

]]></node>
<StgValue><ssdm name="tmp_7_40"/></StgValue>
</operation>

<operation id="1314" st_id="90" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_7_41 = mul nsw i32 %in_load_170, %in_load_42

]]></node>
<StgValue><ssdm name="tmp_7_41"/></StgValue>
</operation>

<operation id="1315" st_id="90" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="15">
<![CDATA[
:269  %in_load_43 = load i32* %in_addr_86, align 4

]]></node>
<StgValue><ssdm name="in_load_43"/></StgValue>
</operation>

<operation id="1316" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:270  %p_addr49 = add i15 %tmp_2_trn_cast1, -10880

]]></node>
<StgValue><ssdm name="p_addr49"/></StgValue>
</operation>

<operation id="1317" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="64" op_0_bw="15">
<![CDATA[
:271  %tmp_306 = zext i15 %p_addr49 to i64

]]></node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1318" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %in_addr_87 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_306

]]></node>
<StgValue><ssdm name="in_addr_87"/></StgValue>
</operation>

<operation id="1319" st_id="90" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="15">
<![CDATA[
:273  %in_load_171 = load i32* %in_addr_87, align 4

]]></node>
<StgValue><ssdm name="in_load_171"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1320" st_id="91" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_7_39 = mul nsw i32 %in_load_168, %in_load_40

]]></node>
<StgValue><ssdm name="tmp_7_39"/></StgValue>
</operation>

<operation id="1321" st_id="91" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_7_40 = mul nsw i32 %in_load_169, %in_load_41

]]></node>
<StgValue><ssdm name="tmp_7_40"/></StgValue>
</operation>

<operation id="1322" st_id="91" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_7_41 = mul nsw i32 %in_load_170, %in_load_42

]]></node>
<StgValue><ssdm name="tmp_7_41"/></StgValue>
</operation>

<operation id="1323" st_id="91" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="15">
<![CDATA[
:273  %in_load_171 = load i32* %in_addr_87, align 4

]]></node>
<StgValue><ssdm name="in_load_171"/></StgValue>
</operation>

<operation id="1324" st_id="91" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="15">
<![CDATA[
:275  %in_load_44 = load i32* %in_addr_88, align 4

]]></node>
<StgValue><ssdm name="in_load_44"/></StgValue>
</operation>

<operation id="1325" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:815  %tmp41 = add i32 %tmp_7_37, %tmp_7_38

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1326" st_id="92" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %tmp_7_39 = mul nsw i32 %in_load_168, %in_load_40

]]></node>
<StgValue><ssdm name="tmp_7_39"/></StgValue>
</operation>

<operation id="1327" st_id="92" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_7_40 = mul nsw i32 %in_load_169, %in_load_41

]]></node>
<StgValue><ssdm name="tmp_7_40"/></StgValue>
</operation>

<operation id="1328" st_id="92" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_7_41 = mul nsw i32 %in_load_170, %in_load_42

]]></node>
<StgValue><ssdm name="tmp_7_41"/></StgValue>
</operation>

<operation id="1329" st_id="92" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_7_42 = mul nsw i32 %in_load_171, %in_load_43

]]></node>
<StgValue><ssdm name="tmp_7_42"/></StgValue>
</operation>

<operation id="1330" st_id="92" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="15">
<![CDATA[
:275  %in_load_44 = load i32* %in_addr_88, align 4

]]></node>
<StgValue><ssdm name="in_load_44"/></StgValue>
</operation>

<operation id="1331" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:276  %p_addr50 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 43, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr50"/></StgValue>
</operation>

<operation id="1332" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="64" op_0_bw="32">
<![CDATA[
:277  %tmp_307 = zext i32 %p_addr50 to i64

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1333" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %in_addr_89 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_307

]]></node>
<StgValue><ssdm name="in_addr_89"/></StgValue>
</operation>

<operation id="1334" st_id="92" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="15">
<![CDATA[
:279  %in_load_172 = load i32* %in_addr_89, align 4

]]></node>
<StgValue><ssdm name="in_load_172"/></StgValue>
</operation>

<operation id="1335" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:816  %tmp39 = add i32 %tmp41, %tmp40

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1336" st_id="93" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_7_40 = mul nsw i32 %in_load_169, %in_load_41

]]></node>
<StgValue><ssdm name="tmp_7_40"/></StgValue>
</operation>

<operation id="1337" st_id="93" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_7_41 = mul nsw i32 %in_load_170, %in_load_42

]]></node>
<StgValue><ssdm name="tmp_7_41"/></StgValue>
</operation>

<operation id="1338" st_id="93" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_7_42 = mul nsw i32 %in_load_171, %in_load_43

]]></node>
<StgValue><ssdm name="tmp_7_42"/></StgValue>
</operation>

<operation id="1339" st_id="93" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="15">
<![CDATA[
:279  %in_load_172 = load i32* %in_addr_89, align 4

]]></node>
<StgValue><ssdm name="in_load_172"/></StgValue>
</operation>

<operation id="1340" st_id="93" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="15">
<![CDATA[
:281  %in_load_45 = load i32* %in_addr_90, align 4

]]></node>
<StgValue><ssdm name="in_load_45"/></StgValue>
</operation>

<operation id="1341" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:817  %tmp35 = add i32 %tmp39, %tmp36

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1342" st_id="94" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %tmp_7_40 = mul nsw i32 %in_load_169, %in_load_41

]]></node>
<StgValue><ssdm name="tmp_7_40"/></StgValue>
</operation>

<operation id="1343" st_id="94" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_7_41 = mul nsw i32 %in_load_170, %in_load_42

]]></node>
<StgValue><ssdm name="tmp_7_41"/></StgValue>
</operation>

<operation id="1344" st_id="94" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_7_42 = mul nsw i32 %in_load_171, %in_load_43

]]></node>
<StgValue><ssdm name="tmp_7_42"/></StgValue>
</operation>

<operation id="1345" st_id="94" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_7_43 = mul nsw i32 %in_load_172, %in_load_44

]]></node>
<StgValue><ssdm name="tmp_7_43"/></StgValue>
</operation>

<operation id="1346" st_id="94" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="15">
<![CDATA[
:281  %in_load_45 = load i32* %in_addr_90, align 4

]]></node>
<StgValue><ssdm name="in_load_45"/></StgValue>
</operation>

<operation id="1347" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:282  %p_addr51 = add i15 %tmp_2_trn_cast1, -10624

]]></node>
<StgValue><ssdm name="p_addr51"/></StgValue>
</operation>

<operation id="1348" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="64" op_0_bw="15">
<![CDATA[
:283  %tmp_308 = zext i15 %p_addr51 to i64

]]></node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1349" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284  %in_addr_91 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_308

]]></node>
<StgValue><ssdm name="in_addr_91"/></StgValue>
</operation>

<operation id="1350" st_id="94" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="15">
<![CDATA[
:285  %in_load_173 = load i32* %in_addr_91, align 4

]]></node>
<StgValue><ssdm name="in_load_173"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1351" st_id="95" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_7_41 = mul nsw i32 %in_load_170, %in_load_42

]]></node>
<StgValue><ssdm name="tmp_7_41"/></StgValue>
</operation>

<operation id="1352" st_id="95" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_7_42 = mul nsw i32 %in_load_171, %in_load_43

]]></node>
<StgValue><ssdm name="tmp_7_42"/></StgValue>
</operation>

<operation id="1353" st_id="95" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_7_43 = mul nsw i32 %in_load_172, %in_load_44

]]></node>
<StgValue><ssdm name="tmp_7_43"/></StgValue>
</operation>

<operation id="1354" st_id="95" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="15">
<![CDATA[
:285  %in_load_173 = load i32* %in_addr_91, align 4

]]></node>
<StgValue><ssdm name="in_load_173"/></StgValue>
</operation>

<operation id="1355" st_id="95" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="15">
<![CDATA[
:287  %in_load_46 = load i32* %in_addr_92, align 4

]]></node>
<StgValue><ssdm name="in_load_46"/></StgValue>
</operation>

<operation id="1356" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:818  %tmp44 = add i32 %tmp_7_39, %tmp_7_40

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1357" st_id="96" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %tmp_7_41 = mul nsw i32 %in_load_170, %in_load_42

]]></node>
<StgValue><ssdm name="tmp_7_41"/></StgValue>
</operation>

<operation id="1358" st_id="96" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_7_42 = mul nsw i32 %in_load_171, %in_load_43

]]></node>
<StgValue><ssdm name="tmp_7_42"/></StgValue>
</operation>

<operation id="1359" st_id="96" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_7_43 = mul nsw i32 %in_load_172, %in_load_44

]]></node>
<StgValue><ssdm name="tmp_7_43"/></StgValue>
</operation>

<operation id="1360" st_id="96" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_7_44 = mul nsw i32 %in_load_173, %in_load_45

]]></node>
<StgValue><ssdm name="tmp_7_44"/></StgValue>
</operation>

<operation id="1361" st_id="96" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="15">
<![CDATA[
:287  %in_load_46 = load i32* %in_addr_92, align 4

]]></node>
<StgValue><ssdm name="in_load_46"/></StgValue>
</operation>

<operation id="1362" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:288  %p_addr52 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 87, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr52"/></StgValue>
</operation>

<operation id="1363" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="32">
<![CDATA[
:289  %tmp_309 = zext i32 %p_addr52 to i64

]]></node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1364" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %in_addr_93 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_309

]]></node>
<StgValue><ssdm name="in_addr_93"/></StgValue>
</operation>

<operation id="1365" st_id="96" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="15">
<![CDATA[
:291  %in_load_174 = load i32* %in_addr_93, align 4

]]></node>
<StgValue><ssdm name="in_load_174"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1366" st_id="97" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_7_42 = mul nsw i32 %in_load_171, %in_load_43

]]></node>
<StgValue><ssdm name="tmp_7_42"/></StgValue>
</operation>

<operation id="1367" st_id="97" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_7_43 = mul nsw i32 %in_load_172, %in_load_44

]]></node>
<StgValue><ssdm name="tmp_7_43"/></StgValue>
</operation>

<operation id="1368" st_id="97" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_7_44 = mul nsw i32 %in_load_173, %in_load_45

]]></node>
<StgValue><ssdm name="tmp_7_44"/></StgValue>
</operation>

<operation id="1369" st_id="97" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="15">
<![CDATA[
:291  %in_load_174 = load i32* %in_addr_93, align 4

]]></node>
<StgValue><ssdm name="in_load_174"/></StgValue>
</operation>

<operation id="1370" st_id="97" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="15">
<![CDATA[
:293  %in_load_47 = load i32* %in_addr_94, align 4

]]></node>
<StgValue><ssdm name="in_load_47"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1371" st_id="98" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:274  %tmp_7_42 = mul nsw i32 %in_load_171, %in_load_43

]]></node>
<StgValue><ssdm name="tmp_7_42"/></StgValue>
</operation>

<operation id="1372" st_id="98" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_7_43 = mul nsw i32 %in_load_172, %in_load_44

]]></node>
<StgValue><ssdm name="tmp_7_43"/></StgValue>
</operation>

<operation id="1373" st_id="98" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_7_44 = mul nsw i32 %in_load_173, %in_load_45

]]></node>
<StgValue><ssdm name="tmp_7_44"/></StgValue>
</operation>

<operation id="1374" st_id="98" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_7_45 = mul nsw i32 %in_load_174, %in_load_46

]]></node>
<StgValue><ssdm name="tmp_7_45"/></StgValue>
</operation>

<operation id="1375" st_id="98" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="15">
<![CDATA[
:293  %in_load_47 = load i32* %in_addr_94, align 4

]]></node>
<StgValue><ssdm name="in_load_47"/></StgValue>
</operation>

<operation id="1376" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:294  %p_addr53 = add i15 %tmp_2_trn_cast1, -10368

]]></node>
<StgValue><ssdm name="p_addr53"/></StgValue>
</operation>

<operation id="1377" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="64" op_0_bw="15">
<![CDATA[
:295  %tmp_310 = zext i15 %p_addr53 to i64

]]></node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1378" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296  %in_addr_95 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_310

]]></node>
<StgValue><ssdm name="in_addr_95"/></StgValue>
</operation>

<operation id="1379" st_id="98" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="15">
<![CDATA[
:297  %in_load_175 = load i32* %in_addr_95, align 4

]]></node>
<StgValue><ssdm name="in_load_175"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1380" st_id="99" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_7_43 = mul nsw i32 %in_load_172, %in_load_44

]]></node>
<StgValue><ssdm name="tmp_7_43"/></StgValue>
</operation>

<operation id="1381" st_id="99" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_7_44 = mul nsw i32 %in_load_173, %in_load_45

]]></node>
<StgValue><ssdm name="tmp_7_44"/></StgValue>
</operation>

<operation id="1382" st_id="99" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_7_45 = mul nsw i32 %in_load_174, %in_load_46

]]></node>
<StgValue><ssdm name="tmp_7_45"/></StgValue>
</operation>

<operation id="1383" st_id="99" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="15">
<![CDATA[
:297  %in_load_175 = load i32* %in_addr_95, align 4

]]></node>
<StgValue><ssdm name="in_load_175"/></StgValue>
</operation>

<operation id="1384" st_id="99" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="15">
<![CDATA[
:299  %in_load_48 = load i32* %in_addr_96, align 4

]]></node>
<StgValue><ssdm name="in_load_48"/></StgValue>
</operation>

<operation id="1385" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:819  %tmp45 = add i32 %tmp_7_41, %tmp_7_42

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1386" st_id="100" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %tmp_7_43 = mul nsw i32 %in_load_172, %in_load_44

]]></node>
<StgValue><ssdm name="tmp_7_43"/></StgValue>
</operation>

<operation id="1387" st_id="100" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_7_44 = mul nsw i32 %in_load_173, %in_load_45

]]></node>
<StgValue><ssdm name="tmp_7_44"/></StgValue>
</operation>

<operation id="1388" st_id="100" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_7_45 = mul nsw i32 %in_load_174, %in_load_46

]]></node>
<StgValue><ssdm name="tmp_7_45"/></StgValue>
</operation>

<operation id="1389" st_id="100" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_7_46 = mul nsw i32 %in_load_175, %in_load_47

]]></node>
<StgValue><ssdm name="tmp_7_46"/></StgValue>
</operation>

<operation id="1390" st_id="100" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="15">
<![CDATA[
:299  %in_load_48 = load i32* %in_addr_96, align 4

]]></node>
<StgValue><ssdm name="in_load_48"/></StgValue>
</operation>

<operation id="1391" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
:300  %p_addr54 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 11, i11 %tmp_277)

]]></node>
<StgValue><ssdm name="p_addr54"/></StgValue>
</operation>

<operation id="1392" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="64" op_0_bw="32">
<![CDATA[
:301  %tmp_311 = zext i32 %p_addr54 to i64

]]></node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1393" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %in_addr_97 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_311

]]></node>
<StgValue><ssdm name="in_addr_97"/></StgValue>
</operation>

<operation id="1394" st_id="100" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="15">
<![CDATA[
:303  %in_load_176 = load i32* %in_addr_97, align 4

]]></node>
<StgValue><ssdm name="in_load_176"/></StgValue>
</operation>

<operation id="1395" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:820  %tmp43 = add i32 %tmp45, %tmp44

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1396" st_id="101" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_7_44 = mul nsw i32 %in_load_173, %in_load_45

]]></node>
<StgValue><ssdm name="tmp_7_44"/></StgValue>
</operation>

<operation id="1397" st_id="101" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_7_45 = mul nsw i32 %in_load_174, %in_load_46

]]></node>
<StgValue><ssdm name="tmp_7_45"/></StgValue>
</operation>

<operation id="1398" st_id="101" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_7_46 = mul nsw i32 %in_load_175, %in_load_47

]]></node>
<StgValue><ssdm name="tmp_7_46"/></StgValue>
</operation>

<operation id="1399" st_id="101" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="15">
<![CDATA[
:303  %in_load_176 = load i32* %in_addr_97, align 4

]]></node>
<StgValue><ssdm name="in_load_176"/></StgValue>
</operation>

<operation id="1400" st_id="101" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="15">
<![CDATA[
:305  %in_load_49 = load i32* %in_addr_98, align 4

]]></node>
<StgValue><ssdm name="in_load_49"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1401" st_id="102" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:286  %tmp_7_44 = mul nsw i32 %in_load_173, %in_load_45

]]></node>
<StgValue><ssdm name="tmp_7_44"/></StgValue>
</operation>

<operation id="1402" st_id="102" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_7_45 = mul nsw i32 %in_load_174, %in_load_46

]]></node>
<StgValue><ssdm name="tmp_7_45"/></StgValue>
</operation>

<operation id="1403" st_id="102" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_7_46 = mul nsw i32 %in_load_175, %in_load_47

]]></node>
<StgValue><ssdm name="tmp_7_46"/></StgValue>
</operation>

<operation id="1404" st_id="102" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_7_47 = mul nsw i32 %in_load_176, %in_load_48

]]></node>
<StgValue><ssdm name="tmp_7_47"/></StgValue>
</operation>

<operation id="1405" st_id="102" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="15">
<![CDATA[
:305  %in_load_49 = load i32* %in_addr_98, align 4

]]></node>
<StgValue><ssdm name="in_load_49"/></StgValue>
</operation>

<operation id="1406" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:306  %p_addr55 = add i15 %tmp_2_trn_cast1, -10112

]]></node>
<StgValue><ssdm name="p_addr55"/></StgValue>
</operation>

<operation id="1407" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="64" op_0_bw="15">
<![CDATA[
:307  %tmp_312 = zext i15 %p_addr55 to i64

]]></node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1408" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308  %in_addr_99 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_312

]]></node>
<StgValue><ssdm name="in_addr_99"/></StgValue>
</operation>

<operation id="1409" st_id="102" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="15">
<![CDATA[
:309  %in_load_177 = load i32* %in_addr_99, align 4

]]></node>
<StgValue><ssdm name="in_load_177"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1410" st_id="103" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_7_45 = mul nsw i32 %in_load_174, %in_load_46

]]></node>
<StgValue><ssdm name="tmp_7_45"/></StgValue>
</operation>

<operation id="1411" st_id="103" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_7_46 = mul nsw i32 %in_load_175, %in_load_47

]]></node>
<StgValue><ssdm name="tmp_7_46"/></StgValue>
</operation>

<operation id="1412" st_id="103" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_7_47 = mul nsw i32 %in_load_176, %in_load_48

]]></node>
<StgValue><ssdm name="tmp_7_47"/></StgValue>
</operation>

<operation id="1413" st_id="103" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="15">
<![CDATA[
:309  %in_load_177 = load i32* %in_addr_99, align 4

]]></node>
<StgValue><ssdm name="in_load_177"/></StgValue>
</operation>

<operation id="1414" st_id="103" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="15">
<![CDATA[
:311  %in_load_50 = load i32* %in_addr_100, align 4

]]></node>
<StgValue><ssdm name="in_load_50"/></StgValue>
</operation>

<operation id="1415" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:821  %tmp47 = add i32 %tmp_7_43, %tmp_7_44

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1416" st_id="104" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:292  %tmp_7_45 = mul nsw i32 %in_load_174, %in_load_46

]]></node>
<StgValue><ssdm name="tmp_7_45"/></StgValue>
</operation>

<operation id="1417" st_id="104" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_7_46 = mul nsw i32 %in_load_175, %in_load_47

]]></node>
<StgValue><ssdm name="tmp_7_46"/></StgValue>
</operation>

<operation id="1418" st_id="104" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_7_47 = mul nsw i32 %in_load_176, %in_load_48

]]></node>
<StgValue><ssdm name="tmp_7_47"/></StgValue>
</operation>

<operation id="1419" st_id="104" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_7_48 = mul nsw i32 %in_load_177, %in_load_49

]]></node>
<StgValue><ssdm name="tmp_7_48"/></StgValue>
</operation>

<operation id="1420" st_id="104" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="15">
<![CDATA[
:311  %in_load_50 = load i32* %in_addr_100, align 4

]]></node>
<StgValue><ssdm name="in_load_50"/></StgValue>
</operation>

<operation id="1421" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:312  %p_addr56 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 89, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr56"/></StgValue>
</operation>

<operation id="1422" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="64" op_0_bw="32">
<![CDATA[
:313  %tmp_313 = zext i32 %p_addr56 to i64

]]></node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1423" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314  %in_addr_101 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_313

]]></node>
<StgValue><ssdm name="in_addr_101"/></StgValue>
</operation>

<operation id="1424" st_id="104" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="15">
<![CDATA[
:315  %in_load_178 = load i32* %in_addr_101, align 4

]]></node>
<StgValue><ssdm name="in_load_178"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1425" st_id="105" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_7_46 = mul nsw i32 %in_load_175, %in_load_47

]]></node>
<StgValue><ssdm name="tmp_7_46"/></StgValue>
</operation>

<operation id="1426" st_id="105" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_7_47 = mul nsw i32 %in_load_176, %in_load_48

]]></node>
<StgValue><ssdm name="tmp_7_47"/></StgValue>
</operation>

<operation id="1427" st_id="105" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_7_48 = mul nsw i32 %in_load_177, %in_load_49

]]></node>
<StgValue><ssdm name="tmp_7_48"/></StgValue>
</operation>

<operation id="1428" st_id="105" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="15">
<![CDATA[
:315  %in_load_178 = load i32* %in_addr_101, align 4

]]></node>
<StgValue><ssdm name="in_load_178"/></StgValue>
</operation>

<operation id="1429" st_id="105" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="32" op_0_bw="15">
<![CDATA[
:317  %in_load_51 = load i32* %in_addr_102, align 4

]]></node>
<StgValue><ssdm name="in_load_51"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1430" st_id="106" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:298  %tmp_7_46 = mul nsw i32 %in_load_175, %in_load_47

]]></node>
<StgValue><ssdm name="tmp_7_46"/></StgValue>
</operation>

<operation id="1431" st_id="106" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_7_47 = mul nsw i32 %in_load_176, %in_load_48

]]></node>
<StgValue><ssdm name="tmp_7_47"/></StgValue>
</operation>

<operation id="1432" st_id="106" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_7_48 = mul nsw i32 %in_load_177, %in_load_49

]]></node>
<StgValue><ssdm name="tmp_7_48"/></StgValue>
</operation>

<operation id="1433" st_id="106" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_7_49 = mul nsw i32 %in_load_178, %in_load_50

]]></node>
<StgValue><ssdm name="tmp_7_49"/></StgValue>
</operation>

<operation id="1434" st_id="106" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="32" op_0_bw="15">
<![CDATA[
:317  %in_load_51 = load i32* %in_addr_102, align 4

]]></node>
<StgValue><ssdm name="in_load_51"/></StgValue>
</operation>

<operation id="1435" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:318  %p_addr57 = add i15 %tmp_2_trn_cast1, -9856

]]></node>
<StgValue><ssdm name="p_addr57"/></StgValue>
</operation>

<operation id="1436" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="64" op_0_bw="15">
<![CDATA[
:319  %tmp_314 = zext i15 %p_addr57 to i64

]]></node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1437" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320  %in_addr_103 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_314

]]></node>
<StgValue><ssdm name="in_addr_103"/></StgValue>
</operation>

<operation id="1438" st_id="106" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="15">
<![CDATA[
:321  %in_load_179 = load i32* %in_addr_103, align 4

]]></node>
<StgValue><ssdm name="in_load_179"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1439" st_id="107" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_7_47 = mul nsw i32 %in_load_176, %in_load_48

]]></node>
<StgValue><ssdm name="tmp_7_47"/></StgValue>
</operation>

<operation id="1440" st_id="107" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_7_48 = mul nsw i32 %in_load_177, %in_load_49

]]></node>
<StgValue><ssdm name="tmp_7_48"/></StgValue>
</operation>

<operation id="1441" st_id="107" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_7_49 = mul nsw i32 %in_load_178, %in_load_50

]]></node>
<StgValue><ssdm name="tmp_7_49"/></StgValue>
</operation>

<operation id="1442" st_id="107" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="15">
<![CDATA[
:321  %in_load_179 = load i32* %in_addr_103, align 4

]]></node>
<StgValue><ssdm name="in_load_179"/></StgValue>
</operation>

<operation id="1443" st_id="107" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="15">
<![CDATA[
:323  %in_load_52 = load i32* %in_addr_104, align 4

]]></node>
<StgValue><ssdm name="in_load_52"/></StgValue>
</operation>

<operation id="1444" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:822  %tmp48 = add i32 %tmp_7_45, %tmp_7_46

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1445" st_id="108" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:304  %tmp_7_47 = mul nsw i32 %in_load_176, %in_load_48

]]></node>
<StgValue><ssdm name="tmp_7_47"/></StgValue>
</operation>

<operation id="1446" st_id="108" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_7_48 = mul nsw i32 %in_load_177, %in_load_49

]]></node>
<StgValue><ssdm name="tmp_7_48"/></StgValue>
</operation>

<operation id="1447" st_id="108" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_7_49 = mul nsw i32 %in_load_178, %in_load_50

]]></node>
<StgValue><ssdm name="tmp_7_49"/></StgValue>
</operation>

<operation id="1448" st_id="108" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_7_50 = mul nsw i32 %in_load_179, %in_load_51

]]></node>
<StgValue><ssdm name="tmp_7_50"/></StgValue>
</operation>

<operation id="1449" st_id="108" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="15">
<![CDATA[
:323  %in_load_52 = load i32* %in_addr_104, align 4

]]></node>
<StgValue><ssdm name="in_load_52"/></StgValue>
</operation>

<operation id="1450" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:324  %p_addr58 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 45, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr58"/></StgValue>
</operation>

<operation id="1451" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="64" op_0_bw="32">
<![CDATA[
:325  %tmp_315 = zext i32 %p_addr58 to i64

]]></node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1452" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326  %in_addr_105 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_315

]]></node>
<StgValue><ssdm name="in_addr_105"/></StgValue>
</operation>

<operation id="1453" st_id="108" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="15">
<![CDATA[
:327  %in_load_180 = load i32* %in_addr_105, align 4

]]></node>
<StgValue><ssdm name="in_load_180"/></StgValue>
</operation>

<operation id="1454" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:823  %tmp46 = add i32 %tmp48, %tmp47

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1455" st_id="109" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_7_48 = mul nsw i32 %in_load_177, %in_load_49

]]></node>
<StgValue><ssdm name="tmp_7_48"/></StgValue>
</operation>

<operation id="1456" st_id="109" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_7_49 = mul nsw i32 %in_load_178, %in_load_50

]]></node>
<StgValue><ssdm name="tmp_7_49"/></StgValue>
</operation>

<operation id="1457" st_id="109" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_7_50 = mul nsw i32 %in_load_179, %in_load_51

]]></node>
<StgValue><ssdm name="tmp_7_50"/></StgValue>
</operation>

<operation id="1458" st_id="109" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="15">
<![CDATA[
:327  %in_load_180 = load i32* %in_addr_105, align 4

]]></node>
<StgValue><ssdm name="in_load_180"/></StgValue>
</operation>

<operation id="1459" st_id="109" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="15">
<![CDATA[
:329  %in_load_53 = load i32* %in_addr_106, align 4

]]></node>
<StgValue><ssdm name="in_load_53"/></StgValue>
</operation>

<operation id="1460" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:824  %tmp42 = add i32 %tmp46, %tmp43

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1461" st_id="110" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:310  %tmp_7_48 = mul nsw i32 %in_load_177, %in_load_49

]]></node>
<StgValue><ssdm name="tmp_7_48"/></StgValue>
</operation>

<operation id="1462" st_id="110" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_7_49 = mul nsw i32 %in_load_178, %in_load_50

]]></node>
<StgValue><ssdm name="tmp_7_49"/></StgValue>
</operation>

<operation id="1463" st_id="110" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_7_50 = mul nsw i32 %in_load_179, %in_load_51

]]></node>
<StgValue><ssdm name="tmp_7_50"/></StgValue>
</operation>

<operation id="1464" st_id="110" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_7_51 = mul nsw i32 %in_load_180, %in_load_52

]]></node>
<StgValue><ssdm name="tmp_7_51"/></StgValue>
</operation>

<operation id="1465" st_id="110" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="15">
<![CDATA[
:329  %in_load_53 = load i32* %in_addr_106, align 4

]]></node>
<StgValue><ssdm name="in_load_53"/></StgValue>
</operation>

<operation id="1466" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:330  %p_addr59 = add i15 %tmp_2_trn_cast1, -9600

]]></node>
<StgValue><ssdm name="p_addr59"/></StgValue>
</operation>

<operation id="1467" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="64" op_0_bw="15">
<![CDATA[
:331  %tmp_316 = zext i15 %p_addr59 to i64

]]></node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1468" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332  %in_addr_107 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_316

]]></node>
<StgValue><ssdm name="in_addr_107"/></StgValue>
</operation>

<operation id="1469" st_id="110" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="15">
<![CDATA[
:333  %in_load_181 = load i32* %in_addr_107, align 4

]]></node>
<StgValue><ssdm name="in_load_181"/></StgValue>
</operation>

<operation id="1470" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:825  %tmp34 = add i32 %tmp42, %tmp35

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1471" st_id="111" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_7_49 = mul nsw i32 %in_load_178, %in_load_50

]]></node>
<StgValue><ssdm name="tmp_7_49"/></StgValue>
</operation>

<operation id="1472" st_id="111" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_7_50 = mul nsw i32 %in_load_179, %in_load_51

]]></node>
<StgValue><ssdm name="tmp_7_50"/></StgValue>
</operation>

<operation id="1473" st_id="111" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_7_51 = mul nsw i32 %in_load_180, %in_load_52

]]></node>
<StgValue><ssdm name="tmp_7_51"/></StgValue>
</operation>

<operation id="1474" st_id="111" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="15">
<![CDATA[
:333  %in_load_181 = load i32* %in_addr_107, align 4

]]></node>
<StgValue><ssdm name="in_load_181"/></StgValue>
</operation>

<operation id="1475" st_id="111" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="15">
<![CDATA[
:335  %in_load_54 = load i32* %in_addr_108, align 4

]]></node>
<StgValue><ssdm name="in_load_54"/></StgValue>
</operation>

<operation id="1476" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:826  %tmp52 = add i32 %tmp_7_47, %tmp_7_48

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1477" st_id="112" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:316  %tmp_7_49 = mul nsw i32 %in_load_178, %in_load_50

]]></node>
<StgValue><ssdm name="tmp_7_49"/></StgValue>
</operation>

<operation id="1478" st_id="112" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_7_50 = mul nsw i32 %in_load_179, %in_load_51

]]></node>
<StgValue><ssdm name="tmp_7_50"/></StgValue>
</operation>

<operation id="1479" st_id="112" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_7_51 = mul nsw i32 %in_load_180, %in_load_52

]]></node>
<StgValue><ssdm name="tmp_7_51"/></StgValue>
</operation>

<operation id="1480" st_id="112" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_7_52 = mul nsw i32 %in_load_181, %in_load_53

]]></node>
<StgValue><ssdm name="tmp_7_52"/></StgValue>
</operation>

<operation id="1481" st_id="112" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="15">
<![CDATA[
:335  %in_load_54 = load i32* %in_addr_108, align 4

]]></node>
<StgValue><ssdm name="in_load_54"/></StgValue>
</operation>

<operation id="1482" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:336  %p_addr61 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 91, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr61"/></StgValue>
</operation>

<operation id="1483" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="64" op_0_bw="32">
<![CDATA[
:337  %tmp_317 = zext i32 %p_addr61 to i64

]]></node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1484" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338  %in_addr_109 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_317

]]></node>
<StgValue><ssdm name="in_addr_109"/></StgValue>
</operation>

<operation id="1485" st_id="112" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="15">
<![CDATA[
:339  %in_load_182 = load i32* %in_addr_109, align 4

]]></node>
<StgValue><ssdm name="in_load_182"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1486" st_id="113" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_7_50 = mul nsw i32 %in_load_179, %in_load_51

]]></node>
<StgValue><ssdm name="tmp_7_50"/></StgValue>
</operation>

<operation id="1487" st_id="113" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_7_51 = mul nsw i32 %in_load_180, %in_load_52

]]></node>
<StgValue><ssdm name="tmp_7_51"/></StgValue>
</operation>

<operation id="1488" st_id="113" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_7_52 = mul nsw i32 %in_load_181, %in_load_53

]]></node>
<StgValue><ssdm name="tmp_7_52"/></StgValue>
</operation>

<operation id="1489" st_id="113" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="15">
<![CDATA[
:339  %in_load_182 = load i32* %in_addr_109, align 4

]]></node>
<StgValue><ssdm name="in_load_182"/></StgValue>
</operation>

<operation id="1490" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="15">
<![CDATA[
:341  %in_load_55 = load i32* %in_addr_110, align 4

]]></node>
<StgValue><ssdm name="in_load_55"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1491" st_id="114" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:322  %tmp_7_50 = mul nsw i32 %in_load_179, %in_load_51

]]></node>
<StgValue><ssdm name="tmp_7_50"/></StgValue>
</operation>

<operation id="1492" st_id="114" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_7_51 = mul nsw i32 %in_load_180, %in_load_52

]]></node>
<StgValue><ssdm name="tmp_7_51"/></StgValue>
</operation>

<operation id="1493" st_id="114" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_7_52 = mul nsw i32 %in_load_181, %in_load_53

]]></node>
<StgValue><ssdm name="tmp_7_52"/></StgValue>
</operation>

<operation id="1494" st_id="114" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_7_53 = mul nsw i32 %in_load_182, %in_load_54

]]></node>
<StgValue><ssdm name="tmp_7_53"/></StgValue>
</operation>

<operation id="1495" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="15">
<![CDATA[
:341  %in_load_55 = load i32* %in_addr_110, align 4

]]></node>
<StgValue><ssdm name="in_load_55"/></StgValue>
</operation>

<operation id="1496" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:342  %p_addr62 = add i15 %tmp_2_trn_cast1, -9344

]]></node>
<StgValue><ssdm name="p_addr62"/></StgValue>
</operation>

<operation id="1497" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="64" op_0_bw="15">
<![CDATA[
:343  %tmp_318 = zext i15 %p_addr62 to i64

]]></node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1498" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:344  %in_addr_111 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_318

]]></node>
<StgValue><ssdm name="in_addr_111"/></StgValue>
</operation>

<operation id="1499" st_id="114" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="15">
<![CDATA[
:345  %in_load_183 = load i32* %in_addr_111, align 4

]]></node>
<StgValue><ssdm name="in_load_183"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1500" st_id="115" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_7_51 = mul nsw i32 %in_load_180, %in_load_52

]]></node>
<StgValue><ssdm name="tmp_7_51"/></StgValue>
</operation>

<operation id="1501" st_id="115" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_7_52 = mul nsw i32 %in_load_181, %in_load_53

]]></node>
<StgValue><ssdm name="tmp_7_52"/></StgValue>
</operation>

<operation id="1502" st_id="115" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_7_53 = mul nsw i32 %in_load_182, %in_load_54

]]></node>
<StgValue><ssdm name="tmp_7_53"/></StgValue>
</operation>

<operation id="1503" st_id="115" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="15">
<![CDATA[
:345  %in_load_183 = load i32* %in_addr_111, align 4

]]></node>
<StgValue><ssdm name="in_load_183"/></StgValue>
</operation>

<operation id="1504" st_id="115" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="15">
<![CDATA[
:347  %in_load_56 = load i32* %in_addr_112, align 4

]]></node>
<StgValue><ssdm name="in_load_56"/></StgValue>
</operation>

<operation id="1505" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:827  %tmp53 = add i32 %tmp_7_49, %tmp_7_50

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1506" st_id="116" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:328  %tmp_7_51 = mul nsw i32 %in_load_180, %in_load_52

]]></node>
<StgValue><ssdm name="tmp_7_51"/></StgValue>
</operation>

<operation id="1507" st_id="116" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_7_52 = mul nsw i32 %in_load_181, %in_load_53

]]></node>
<StgValue><ssdm name="tmp_7_52"/></StgValue>
</operation>

<operation id="1508" st_id="116" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_7_53 = mul nsw i32 %in_load_182, %in_load_54

]]></node>
<StgValue><ssdm name="tmp_7_53"/></StgValue>
</operation>

<operation id="1509" st_id="116" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_7_54 = mul nsw i32 %in_load_183, %in_load_55

]]></node>
<StgValue><ssdm name="tmp_7_54"/></StgValue>
</operation>

<operation id="1510" st_id="116" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="15">
<![CDATA[
:347  %in_load_56 = load i32* %in_addr_112, align 4

]]></node>
<StgValue><ssdm name="in_load_56"/></StgValue>
</operation>

<operation id="1511" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:348  %p_addr63 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 23, i10 %tmp_268)

]]></node>
<StgValue><ssdm name="p_addr63"/></StgValue>
</operation>

<operation id="1512" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="64" op_0_bw="32">
<![CDATA[
:349  %tmp_319 = zext i32 %p_addr63 to i64

]]></node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1513" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:350  %in_addr_113 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_319

]]></node>
<StgValue><ssdm name="in_addr_113"/></StgValue>
</operation>

<operation id="1514" st_id="116" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="15">
<![CDATA[
:351  %in_load_184 = load i32* %in_addr_113, align 4

]]></node>
<StgValue><ssdm name="in_load_184"/></StgValue>
</operation>

<operation id="1515" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:828  %tmp51 = add i32 %tmp53, %tmp52

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1516" st_id="117" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_7_52 = mul nsw i32 %in_load_181, %in_load_53

]]></node>
<StgValue><ssdm name="tmp_7_52"/></StgValue>
</operation>

<operation id="1517" st_id="117" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_7_53 = mul nsw i32 %in_load_182, %in_load_54

]]></node>
<StgValue><ssdm name="tmp_7_53"/></StgValue>
</operation>

<operation id="1518" st_id="117" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_7_54 = mul nsw i32 %in_load_183, %in_load_55

]]></node>
<StgValue><ssdm name="tmp_7_54"/></StgValue>
</operation>

<operation id="1519" st_id="117" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="15">
<![CDATA[
:351  %in_load_184 = load i32* %in_addr_113, align 4

]]></node>
<StgValue><ssdm name="in_load_184"/></StgValue>
</operation>

<operation id="1520" st_id="117" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="15">
<![CDATA[
:353  %in_load_57 = load i32* %in_addr_114, align 4

]]></node>
<StgValue><ssdm name="in_load_57"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1521" st_id="118" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:334  %tmp_7_52 = mul nsw i32 %in_load_181, %in_load_53

]]></node>
<StgValue><ssdm name="tmp_7_52"/></StgValue>
</operation>

<operation id="1522" st_id="118" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_7_53 = mul nsw i32 %in_load_182, %in_load_54

]]></node>
<StgValue><ssdm name="tmp_7_53"/></StgValue>
</operation>

<operation id="1523" st_id="118" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_7_54 = mul nsw i32 %in_load_183, %in_load_55

]]></node>
<StgValue><ssdm name="tmp_7_54"/></StgValue>
</operation>

<operation id="1524" st_id="118" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_7_55 = mul nsw i32 %in_load_184, %in_load_56

]]></node>
<StgValue><ssdm name="tmp_7_55"/></StgValue>
</operation>

<operation id="1525" st_id="118" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="15">
<![CDATA[
:353  %in_load_57 = load i32* %in_addr_114, align 4

]]></node>
<StgValue><ssdm name="in_load_57"/></StgValue>
</operation>

<operation id="1526" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:354  %p_addr64 = add i15 %tmp_2_trn_cast1, -9088

]]></node>
<StgValue><ssdm name="p_addr64"/></StgValue>
</operation>

<operation id="1527" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="64" op_0_bw="15">
<![CDATA[
:355  %tmp_320 = zext i15 %p_addr64 to i64

]]></node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1528" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:356  %in_addr_115 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_320

]]></node>
<StgValue><ssdm name="in_addr_115"/></StgValue>
</operation>

<operation id="1529" st_id="118" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="15">
<![CDATA[
:357  %in_load_185 = load i32* %in_addr_115, align 4

]]></node>
<StgValue><ssdm name="in_load_185"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1530" st_id="119" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_7_53 = mul nsw i32 %in_load_182, %in_load_54

]]></node>
<StgValue><ssdm name="tmp_7_53"/></StgValue>
</operation>

<operation id="1531" st_id="119" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_7_54 = mul nsw i32 %in_load_183, %in_load_55

]]></node>
<StgValue><ssdm name="tmp_7_54"/></StgValue>
</operation>

<operation id="1532" st_id="119" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_7_55 = mul nsw i32 %in_load_184, %in_load_56

]]></node>
<StgValue><ssdm name="tmp_7_55"/></StgValue>
</operation>

<operation id="1533" st_id="119" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="15">
<![CDATA[
:357  %in_load_185 = load i32* %in_addr_115, align 4

]]></node>
<StgValue><ssdm name="in_load_185"/></StgValue>
</operation>

<operation id="1534" st_id="119" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="15">
<![CDATA[
:359  %in_load_58 = load i32* %in_addr_116, align 4

]]></node>
<StgValue><ssdm name="in_load_58"/></StgValue>
</operation>

<operation id="1535" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:829  %tmp55 = add i32 %tmp_7_51, %tmp_7_52

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1536" st_id="120" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:340  %tmp_7_53 = mul nsw i32 %in_load_182, %in_load_54

]]></node>
<StgValue><ssdm name="tmp_7_53"/></StgValue>
</operation>

<operation id="1537" st_id="120" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_7_54 = mul nsw i32 %in_load_183, %in_load_55

]]></node>
<StgValue><ssdm name="tmp_7_54"/></StgValue>
</operation>

<operation id="1538" st_id="120" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_7_55 = mul nsw i32 %in_load_184, %in_load_56

]]></node>
<StgValue><ssdm name="tmp_7_55"/></StgValue>
</operation>

<operation id="1539" st_id="120" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_7_56 = mul nsw i32 %in_load_185, %in_load_57

]]></node>
<StgValue><ssdm name="tmp_7_56"/></StgValue>
</operation>

<operation id="1540" st_id="120" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="15">
<![CDATA[
:359  %in_load_58 = load i32* %in_addr_116, align 4

]]></node>
<StgValue><ssdm name="in_load_58"/></StgValue>
</operation>

<operation id="1541" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:360  %p_addr65 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 93, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr65"/></StgValue>
</operation>

<operation id="1542" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="64" op_0_bw="32">
<![CDATA[
:361  %tmp_321 = zext i32 %p_addr65 to i64

]]></node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1543" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:362  %in_addr_117 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_321

]]></node>
<StgValue><ssdm name="in_addr_117"/></StgValue>
</operation>

<operation id="1544" st_id="120" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="15">
<![CDATA[
:363  %in_load_186 = load i32* %in_addr_117, align 4

]]></node>
<StgValue><ssdm name="in_load_186"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1545" st_id="121" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_7_54 = mul nsw i32 %in_load_183, %in_load_55

]]></node>
<StgValue><ssdm name="tmp_7_54"/></StgValue>
</operation>

<operation id="1546" st_id="121" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_7_55 = mul nsw i32 %in_load_184, %in_load_56

]]></node>
<StgValue><ssdm name="tmp_7_55"/></StgValue>
</operation>

<operation id="1547" st_id="121" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_7_56 = mul nsw i32 %in_load_185, %in_load_57

]]></node>
<StgValue><ssdm name="tmp_7_56"/></StgValue>
</operation>

<operation id="1548" st_id="121" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="15">
<![CDATA[
:363  %in_load_186 = load i32* %in_addr_117, align 4

]]></node>
<StgValue><ssdm name="in_load_186"/></StgValue>
</operation>

<operation id="1549" st_id="121" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="15">
<![CDATA[
:365  %in_load_59 = load i32* %in_addr_118, align 4

]]></node>
<StgValue><ssdm name="in_load_59"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1550" st_id="122" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:346  %tmp_7_54 = mul nsw i32 %in_load_183, %in_load_55

]]></node>
<StgValue><ssdm name="tmp_7_54"/></StgValue>
</operation>

<operation id="1551" st_id="122" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_7_55 = mul nsw i32 %in_load_184, %in_load_56

]]></node>
<StgValue><ssdm name="tmp_7_55"/></StgValue>
</operation>

<operation id="1552" st_id="122" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_7_56 = mul nsw i32 %in_load_185, %in_load_57

]]></node>
<StgValue><ssdm name="tmp_7_56"/></StgValue>
</operation>

<operation id="1553" st_id="122" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_7_57 = mul nsw i32 %in_load_186, %in_load_58

]]></node>
<StgValue><ssdm name="tmp_7_57"/></StgValue>
</operation>

<operation id="1554" st_id="122" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="15">
<![CDATA[
:365  %in_load_59 = load i32* %in_addr_118, align 4

]]></node>
<StgValue><ssdm name="in_load_59"/></StgValue>
</operation>

<operation id="1555" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:366  %p_addr66 = add i15 %tmp_2_trn_cast1, -8832

]]></node>
<StgValue><ssdm name="p_addr66"/></StgValue>
</operation>

<operation id="1556" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="64" op_0_bw="15">
<![CDATA[
:367  %tmp_322 = zext i15 %p_addr66 to i64

]]></node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1557" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:368  %in_addr_119 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_322

]]></node>
<StgValue><ssdm name="in_addr_119"/></StgValue>
</operation>

<operation id="1558" st_id="122" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="15">
<![CDATA[
:369  %in_load_187 = load i32* %in_addr_119, align 4

]]></node>
<StgValue><ssdm name="in_load_187"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1559" st_id="123" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_7_55 = mul nsw i32 %in_load_184, %in_load_56

]]></node>
<StgValue><ssdm name="tmp_7_55"/></StgValue>
</operation>

<operation id="1560" st_id="123" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_7_56 = mul nsw i32 %in_load_185, %in_load_57

]]></node>
<StgValue><ssdm name="tmp_7_56"/></StgValue>
</operation>

<operation id="1561" st_id="123" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_7_57 = mul nsw i32 %in_load_186, %in_load_58

]]></node>
<StgValue><ssdm name="tmp_7_57"/></StgValue>
</operation>

<operation id="1562" st_id="123" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="15">
<![CDATA[
:369  %in_load_187 = load i32* %in_addr_119, align 4

]]></node>
<StgValue><ssdm name="in_load_187"/></StgValue>
</operation>

<operation id="1563" st_id="123" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="15">
<![CDATA[
:371  %in_load_60 = load i32* %in_addr_120, align 4

]]></node>
<StgValue><ssdm name="in_load_60"/></StgValue>
</operation>

<operation id="1564" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:830  %tmp56 = add i32 %tmp_7_53, %tmp_7_54

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1565" st_id="124" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:352  %tmp_7_55 = mul nsw i32 %in_load_184, %in_load_56

]]></node>
<StgValue><ssdm name="tmp_7_55"/></StgValue>
</operation>

<operation id="1566" st_id="124" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_7_56 = mul nsw i32 %in_load_185, %in_load_57

]]></node>
<StgValue><ssdm name="tmp_7_56"/></StgValue>
</operation>

<operation id="1567" st_id="124" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_7_57 = mul nsw i32 %in_load_186, %in_load_58

]]></node>
<StgValue><ssdm name="tmp_7_57"/></StgValue>
</operation>

<operation id="1568" st_id="124" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_7_58 = mul nsw i32 %in_load_187, %in_load_59

]]></node>
<StgValue><ssdm name="tmp_7_58"/></StgValue>
</operation>

<operation id="1569" st_id="124" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="15">
<![CDATA[
:371  %in_load_60 = load i32* %in_addr_120, align 4

]]></node>
<StgValue><ssdm name="in_load_60"/></StgValue>
</operation>

<operation id="1570" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:372  %p_addr67 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 47, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr67"/></StgValue>
</operation>

<operation id="1571" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="64" op_0_bw="32">
<![CDATA[
:373  %tmp_323 = zext i32 %p_addr67 to i64

]]></node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1572" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:374  %in_addr_121 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_323

]]></node>
<StgValue><ssdm name="in_addr_121"/></StgValue>
</operation>

<operation id="1573" st_id="124" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="15">
<![CDATA[
:375  %in_load_188 = load i32* %in_addr_121, align 4

]]></node>
<StgValue><ssdm name="in_load_188"/></StgValue>
</operation>

<operation id="1574" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:831  %tmp54 = add i32 %tmp56, %tmp55

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1575" st_id="125" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_7_56 = mul nsw i32 %in_load_185, %in_load_57

]]></node>
<StgValue><ssdm name="tmp_7_56"/></StgValue>
</operation>

<operation id="1576" st_id="125" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_7_57 = mul nsw i32 %in_load_186, %in_load_58

]]></node>
<StgValue><ssdm name="tmp_7_57"/></StgValue>
</operation>

<operation id="1577" st_id="125" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_7_58 = mul nsw i32 %in_load_187, %in_load_59

]]></node>
<StgValue><ssdm name="tmp_7_58"/></StgValue>
</operation>

<operation id="1578" st_id="125" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="15">
<![CDATA[
:375  %in_load_188 = load i32* %in_addr_121, align 4

]]></node>
<StgValue><ssdm name="in_load_188"/></StgValue>
</operation>

<operation id="1579" st_id="125" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="15">
<![CDATA[
:377  %in_load_61 = load i32* %in_addr_122, align 4

]]></node>
<StgValue><ssdm name="in_load_61"/></StgValue>
</operation>

<operation id="1580" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:832  %tmp50 = add i32 %tmp54, %tmp51

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1581" st_id="126" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:358  %tmp_7_56 = mul nsw i32 %in_load_185, %in_load_57

]]></node>
<StgValue><ssdm name="tmp_7_56"/></StgValue>
</operation>

<operation id="1582" st_id="126" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_7_57 = mul nsw i32 %in_load_186, %in_load_58

]]></node>
<StgValue><ssdm name="tmp_7_57"/></StgValue>
</operation>

<operation id="1583" st_id="126" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_7_58 = mul nsw i32 %in_load_187, %in_load_59

]]></node>
<StgValue><ssdm name="tmp_7_58"/></StgValue>
</operation>

<operation id="1584" st_id="126" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_7_59 = mul nsw i32 %in_load_188, %in_load_60

]]></node>
<StgValue><ssdm name="tmp_7_59"/></StgValue>
</operation>

<operation id="1585" st_id="126" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="15">
<![CDATA[
:377  %in_load_61 = load i32* %in_addr_122, align 4

]]></node>
<StgValue><ssdm name="in_load_61"/></StgValue>
</operation>

<operation id="1586" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:378  %p_addr68 = add i15 %tmp_2_trn_cast1, -8576

]]></node>
<StgValue><ssdm name="p_addr68"/></StgValue>
</operation>

<operation id="1587" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="15">
<![CDATA[
:379  %tmp_324 = zext i15 %p_addr68 to i64

]]></node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1588" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:380  %in_addr_123 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_324

]]></node>
<StgValue><ssdm name="in_addr_123"/></StgValue>
</operation>

<operation id="1589" st_id="126" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="15">
<![CDATA[
:381  %in_load_189 = load i32* %in_addr_123, align 4

]]></node>
<StgValue><ssdm name="in_load_189"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1590" st_id="127" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_7_57 = mul nsw i32 %in_load_186, %in_load_58

]]></node>
<StgValue><ssdm name="tmp_7_57"/></StgValue>
</operation>

<operation id="1591" st_id="127" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_7_58 = mul nsw i32 %in_load_187, %in_load_59

]]></node>
<StgValue><ssdm name="tmp_7_58"/></StgValue>
</operation>

<operation id="1592" st_id="127" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_7_59 = mul nsw i32 %in_load_188, %in_load_60

]]></node>
<StgValue><ssdm name="tmp_7_59"/></StgValue>
</operation>

<operation id="1593" st_id="127" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="15">
<![CDATA[
:381  %in_load_189 = load i32* %in_addr_123, align 4

]]></node>
<StgValue><ssdm name="in_load_189"/></StgValue>
</operation>

<operation id="1594" st_id="127" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="15">
<![CDATA[
:383  %in_load_62 = load i32* %in_addr_124, align 4

]]></node>
<StgValue><ssdm name="in_load_62"/></StgValue>
</operation>

<operation id="1595" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:833  %tmp59 = add i32 %tmp_7_55, %tmp_7_56

]]></node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1596" st_id="128" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:364  %tmp_7_57 = mul nsw i32 %in_load_186, %in_load_58

]]></node>
<StgValue><ssdm name="tmp_7_57"/></StgValue>
</operation>

<operation id="1597" st_id="128" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_7_58 = mul nsw i32 %in_load_187, %in_load_59

]]></node>
<StgValue><ssdm name="tmp_7_58"/></StgValue>
</operation>

<operation id="1598" st_id="128" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_7_59 = mul nsw i32 %in_load_188, %in_load_60

]]></node>
<StgValue><ssdm name="tmp_7_59"/></StgValue>
</operation>

<operation id="1599" st_id="128" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_7_60 = mul nsw i32 %in_load_189, %in_load_61

]]></node>
<StgValue><ssdm name="tmp_7_60"/></StgValue>
</operation>

<operation id="1600" st_id="128" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="15">
<![CDATA[
:383  %in_load_62 = load i32* %in_addr_124, align 4

]]></node>
<StgValue><ssdm name="in_load_62"/></StgValue>
</operation>

<operation id="1601" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:384  %p_addr69 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 95, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr69"/></StgValue>
</operation>

<operation id="1602" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="64" op_0_bw="32">
<![CDATA[
:385  %tmp_325 = zext i32 %p_addr69 to i64

]]></node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1603" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:386  %in_addr_125 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_325

]]></node>
<StgValue><ssdm name="in_addr_125"/></StgValue>
</operation>

<operation id="1604" st_id="128" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="15">
<![CDATA[
:387  %in_load_190 = load i32* %in_addr_125, align 4

]]></node>
<StgValue><ssdm name="in_load_190"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1605" st_id="129" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_7_58 = mul nsw i32 %in_load_187, %in_load_59

]]></node>
<StgValue><ssdm name="tmp_7_58"/></StgValue>
</operation>

<operation id="1606" st_id="129" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_7_59 = mul nsw i32 %in_load_188, %in_load_60

]]></node>
<StgValue><ssdm name="tmp_7_59"/></StgValue>
</operation>

<operation id="1607" st_id="129" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_7_60 = mul nsw i32 %in_load_189, %in_load_61

]]></node>
<StgValue><ssdm name="tmp_7_60"/></StgValue>
</operation>

<operation id="1608" st_id="129" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="15">
<![CDATA[
:387  %in_load_190 = load i32* %in_addr_125, align 4

]]></node>
<StgValue><ssdm name="in_load_190"/></StgValue>
</operation>

<operation id="1609" st_id="129" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="32" op_0_bw="15">
<![CDATA[
:389  %in_load_63 = load i32* %in_addr_126, align 4

]]></node>
<StgValue><ssdm name="in_load_63"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1610" st_id="130" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:370  %tmp_7_58 = mul nsw i32 %in_load_187, %in_load_59

]]></node>
<StgValue><ssdm name="tmp_7_58"/></StgValue>
</operation>

<operation id="1611" st_id="130" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_7_59 = mul nsw i32 %in_load_188, %in_load_60

]]></node>
<StgValue><ssdm name="tmp_7_59"/></StgValue>
</operation>

<operation id="1612" st_id="130" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_7_60 = mul nsw i32 %in_load_189, %in_load_61

]]></node>
<StgValue><ssdm name="tmp_7_60"/></StgValue>
</operation>

<operation id="1613" st_id="130" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  %tmp_7_61 = mul nsw i32 %in_load_190, %in_load_62

]]></node>
<StgValue><ssdm name="tmp_7_61"/></StgValue>
</operation>

<operation id="1614" st_id="130" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="32" op_0_bw="15">
<![CDATA[
:389  %in_load_63 = load i32* %in_addr_126, align 4

]]></node>
<StgValue><ssdm name="in_load_63"/></StgValue>
</operation>

<operation id="1615" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:390  %p_addr70 = add i15 %tmp_2_trn_cast1, -8320

]]></node>
<StgValue><ssdm name="p_addr70"/></StgValue>
</operation>

<operation id="1616" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="64" op_0_bw="15">
<![CDATA[
:391  %tmp_326 = zext i15 %p_addr70 to i64

]]></node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1617" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:392  %in_addr_127 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_326

]]></node>
<StgValue><ssdm name="in_addr_127"/></StgValue>
</operation>

<operation id="1618" st_id="130" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="15">
<![CDATA[
:393  %in_load_191 = load i32* %in_addr_127, align 4

]]></node>
<StgValue><ssdm name="in_load_191"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1619" st_id="131" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_7_59 = mul nsw i32 %in_load_188, %in_load_60

]]></node>
<StgValue><ssdm name="tmp_7_59"/></StgValue>
</operation>

<operation id="1620" st_id="131" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_7_60 = mul nsw i32 %in_load_189, %in_load_61

]]></node>
<StgValue><ssdm name="tmp_7_60"/></StgValue>
</operation>

<operation id="1621" st_id="131" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  %tmp_7_61 = mul nsw i32 %in_load_190, %in_load_62

]]></node>
<StgValue><ssdm name="tmp_7_61"/></StgValue>
</operation>

<operation id="1622" st_id="131" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="15">
<![CDATA[
:393  %in_load_191 = load i32* %in_addr_127, align 4

]]></node>
<StgValue><ssdm name="in_load_191"/></StgValue>
</operation>

<operation id="1623" st_id="131" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="15">
<![CDATA[
:395  %in_load_64 = load i32* %in_addr_128, align 4

]]></node>
<StgValue><ssdm name="in_load_64"/></StgValue>
</operation>

<operation id="1624" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:834  %tmp60 = add i32 %tmp_7_57, %tmp_7_58

]]></node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1625" st_id="132" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:376  %tmp_7_59 = mul nsw i32 %in_load_188, %in_load_60

]]></node>
<StgValue><ssdm name="tmp_7_59"/></StgValue>
</operation>

<operation id="1626" st_id="132" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_7_60 = mul nsw i32 %in_load_189, %in_load_61

]]></node>
<StgValue><ssdm name="tmp_7_60"/></StgValue>
</operation>

<operation id="1627" st_id="132" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  %tmp_7_61 = mul nsw i32 %in_load_190, %in_load_62

]]></node>
<StgValue><ssdm name="tmp_7_61"/></StgValue>
</operation>

<operation id="1628" st_id="132" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:394  %tmp_7_62 = mul nsw i32 %in_load_191, %in_load_63

]]></node>
<StgValue><ssdm name="tmp_7_62"/></StgValue>
</operation>

<operation id="1629" st_id="132" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="15">
<![CDATA[
:395  %in_load_64 = load i32* %in_addr_128, align 4

]]></node>
<StgValue><ssdm name="in_load_64"/></StgValue>
</operation>

<operation id="1630" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="13" op_0_bw="8">
<![CDATA[
:396  %tmp_327 = zext i8 %j to i13

]]></node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1631" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:397  %p_addr71 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 3, i13 %tmp_327)

]]></node>
<StgValue><ssdm name="p_addr71"/></StgValue>
</operation>

<operation id="1632" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="64" op_0_bw="32">
<![CDATA[
:398  %tmp_328 = zext i32 %p_addr71 to i64

]]></node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1633" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:399  %in_addr_129 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_328

]]></node>
<StgValue><ssdm name="in_addr_129"/></StgValue>
</operation>

<operation id="1634" st_id="132" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="15">
<![CDATA[
:400  %in_load_192 = load i32* %in_addr_129, align 4

]]></node>
<StgValue><ssdm name="in_load_192"/></StgValue>
</operation>

<operation id="1635" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:835  %tmp58 = add i32 %tmp60, %tmp59

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1636" st_id="133" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_7_60 = mul nsw i32 %in_load_189, %in_load_61

]]></node>
<StgValue><ssdm name="tmp_7_60"/></StgValue>
</operation>

<operation id="1637" st_id="133" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  %tmp_7_61 = mul nsw i32 %in_load_190, %in_load_62

]]></node>
<StgValue><ssdm name="tmp_7_61"/></StgValue>
</operation>

<operation id="1638" st_id="133" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:394  %tmp_7_62 = mul nsw i32 %in_load_191, %in_load_63

]]></node>
<StgValue><ssdm name="tmp_7_62"/></StgValue>
</operation>

<operation id="1639" st_id="133" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="15">
<![CDATA[
:400  %in_load_192 = load i32* %in_addr_129, align 4

]]></node>
<StgValue><ssdm name="in_load_192"/></StgValue>
</operation>

<operation id="1640" st_id="133" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="15">
<![CDATA[
:402  %in_load_65 = load i32* %in_addr_130, align 4

]]></node>
<StgValue><ssdm name="in_load_65"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1641" st_id="134" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:382  %tmp_7_60 = mul nsw i32 %in_load_189, %in_load_61

]]></node>
<StgValue><ssdm name="tmp_7_60"/></StgValue>
</operation>

<operation id="1642" st_id="134" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  %tmp_7_61 = mul nsw i32 %in_load_190, %in_load_62

]]></node>
<StgValue><ssdm name="tmp_7_61"/></StgValue>
</operation>

<operation id="1643" st_id="134" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:394  %tmp_7_62 = mul nsw i32 %in_load_191, %in_load_63

]]></node>
<StgValue><ssdm name="tmp_7_62"/></StgValue>
</operation>

<operation id="1644" st_id="134" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_7_63 = mul nsw i32 %in_load_192, %in_load_64

]]></node>
<StgValue><ssdm name="tmp_7_63"/></StgValue>
</operation>

<operation id="1645" st_id="134" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="15">
<![CDATA[
:402  %in_load_65 = load i32* %in_addr_130, align 4

]]></node>
<StgValue><ssdm name="in_load_65"/></StgValue>
</operation>

<operation id="1646" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:403  %p_addr73 = add i15 %tmp_2_trn_cast1, -8064

]]></node>
<StgValue><ssdm name="p_addr73"/></StgValue>
</operation>

<operation id="1647" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="64" op_0_bw="15">
<![CDATA[
:404  %tmp_329 = zext i15 %p_addr73 to i64

]]></node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1648" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:405  %in_addr_131 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_329

]]></node>
<StgValue><ssdm name="in_addr_131"/></StgValue>
</operation>

<operation id="1649" st_id="134" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="15">
<![CDATA[
:406  %in_load_193 = load i32* %in_addr_131, align 4

]]></node>
<StgValue><ssdm name="in_load_193"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1650" st_id="135" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  %tmp_7_61 = mul nsw i32 %in_load_190, %in_load_62

]]></node>
<StgValue><ssdm name="tmp_7_61"/></StgValue>
</operation>

<operation id="1651" st_id="135" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:394  %tmp_7_62 = mul nsw i32 %in_load_191, %in_load_63

]]></node>
<StgValue><ssdm name="tmp_7_62"/></StgValue>
</operation>

<operation id="1652" st_id="135" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_7_63 = mul nsw i32 %in_load_192, %in_load_64

]]></node>
<StgValue><ssdm name="tmp_7_63"/></StgValue>
</operation>

<operation id="1653" st_id="135" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="15">
<![CDATA[
:406  %in_load_193 = load i32* %in_addr_131, align 4

]]></node>
<StgValue><ssdm name="in_load_193"/></StgValue>
</operation>

<operation id="1654" st_id="135" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="15">
<![CDATA[
:408  %in_load_66 = load i32* %in_addr_132, align 4

]]></node>
<StgValue><ssdm name="in_load_66"/></StgValue>
</operation>

<operation id="1655" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:836  %tmp62 = add i32 %tmp_7_59, %tmp_7_60

]]></node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1656" st_id="136" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:388  %tmp_7_61 = mul nsw i32 %in_load_190, %in_load_62

]]></node>
<StgValue><ssdm name="tmp_7_61"/></StgValue>
</operation>

<operation id="1657" st_id="136" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:394  %tmp_7_62 = mul nsw i32 %in_load_191, %in_load_63

]]></node>
<StgValue><ssdm name="tmp_7_62"/></StgValue>
</operation>

<operation id="1658" st_id="136" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_7_63 = mul nsw i32 %in_load_192, %in_load_64

]]></node>
<StgValue><ssdm name="tmp_7_63"/></StgValue>
</operation>

<operation id="1659" st_id="136" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:407  %tmp_7_64 = mul nsw i32 %in_load_193, %in_load_65

]]></node>
<StgValue><ssdm name="tmp_7_64"/></StgValue>
</operation>

<operation id="1660" st_id="136" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="15">
<![CDATA[
:408  %in_load_66 = load i32* %in_addr_132, align 4

]]></node>
<StgValue><ssdm name="in_load_66"/></StgValue>
</operation>

<operation id="1661" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:409  %p_addr74 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 97, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr74"/></StgValue>
</operation>

<operation id="1662" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="64" op_0_bw="32">
<![CDATA[
:410  %tmp_330 = zext i32 %p_addr74 to i64

]]></node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1663" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:411  %in_addr_133 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_330

]]></node>
<StgValue><ssdm name="in_addr_133"/></StgValue>
</operation>

<operation id="1664" st_id="136" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="15">
<![CDATA[
:412  %in_load_194 = load i32* %in_addr_133, align 4

]]></node>
<StgValue><ssdm name="in_load_194"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1665" st_id="137" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:394  %tmp_7_62 = mul nsw i32 %in_load_191, %in_load_63

]]></node>
<StgValue><ssdm name="tmp_7_62"/></StgValue>
</operation>

<operation id="1666" st_id="137" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_7_63 = mul nsw i32 %in_load_192, %in_load_64

]]></node>
<StgValue><ssdm name="tmp_7_63"/></StgValue>
</operation>

<operation id="1667" st_id="137" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:407  %tmp_7_64 = mul nsw i32 %in_load_193, %in_load_65

]]></node>
<StgValue><ssdm name="tmp_7_64"/></StgValue>
</operation>

<operation id="1668" st_id="137" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="15">
<![CDATA[
:412  %in_load_194 = load i32* %in_addr_133, align 4

]]></node>
<StgValue><ssdm name="in_load_194"/></StgValue>
</operation>

<operation id="1669" st_id="137" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="15">
<![CDATA[
:414  %in_load_67 = load i32* %in_addr_134, align 4

]]></node>
<StgValue><ssdm name="in_load_67"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1670" st_id="138" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:394  %tmp_7_62 = mul nsw i32 %in_load_191, %in_load_63

]]></node>
<StgValue><ssdm name="tmp_7_62"/></StgValue>
</operation>

<operation id="1671" st_id="138" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_7_63 = mul nsw i32 %in_load_192, %in_load_64

]]></node>
<StgValue><ssdm name="tmp_7_63"/></StgValue>
</operation>

<operation id="1672" st_id="138" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:407  %tmp_7_64 = mul nsw i32 %in_load_193, %in_load_65

]]></node>
<StgValue><ssdm name="tmp_7_64"/></StgValue>
</operation>

<operation id="1673" st_id="138" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_7_65 = mul nsw i32 %in_load_194, %in_load_66

]]></node>
<StgValue><ssdm name="tmp_7_65"/></StgValue>
</operation>

<operation id="1674" st_id="138" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="15">
<![CDATA[
:414  %in_load_67 = load i32* %in_addr_134, align 4

]]></node>
<StgValue><ssdm name="in_load_67"/></StgValue>
</operation>

<operation id="1675" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:415  %p_addr75 = add i15 %tmp_2_trn_cast1, -7808

]]></node>
<StgValue><ssdm name="p_addr75"/></StgValue>
</operation>

<operation id="1676" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="64" op_0_bw="15">
<![CDATA[
:416  %tmp_331 = zext i15 %p_addr75 to i64

]]></node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1677" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:417  %in_addr_135 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_331

]]></node>
<StgValue><ssdm name="in_addr_135"/></StgValue>
</operation>

<operation id="1678" st_id="138" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="15">
<![CDATA[
:418  %in_load_195 = load i32* %in_addr_135, align 4

]]></node>
<StgValue><ssdm name="in_load_195"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1679" st_id="139" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_7_63 = mul nsw i32 %in_load_192, %in_load_64

]]></node>
<StgValue><ssdm name="tmp_7_63"/></StgValue>
</operation>

<operation id="1680" st_id="139" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:407  %tmp_7_64 = mul nsw i32 %in_load_193, %in_load_65

]]></node>
<StgValue><ssdm name="tmp_7_64"/></StgValue>
</operation>

<operation id="1681" st_id="139" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_7_65 = mul nsw i32 %in_load_194, %in_load_66

]]></node>
<StgValue><ssdm name="tmp_7_65"/></StgValue>
</operation>

<operation id="1682" st_id="139" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="15">
<![CDATA[
:418  %in_load_195 = load i32* %in_addr_135, align 4

]]></node>
<StgValue><ssdm name="in_load_195"/></StgValue>
</operation>

<operation id="1683" st_id="139" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="32" op_0_bw="15">
<![CDATA[
:420  %in_load_68 = load i32* %in_addr_136, align 4

]]></node>
<StgValue><ssdm name="in_load_68"/></StgValue>
</operation>

<operation id="1684" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:837  %tmp63 = add i32 %tmp_7_61, %tmp_7_62

]]></node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1685" st_id="140" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:401  %tmp_7_63 = mul nsw i32 %in_load_192, %in_load_64

]]></node>
<StgValue><ssdm name="tmp_7_63"/></StgValue>
</operation>

<operation id="1686" st_id="140" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:407  %tmp_7_64 = mul nsw i32 %in_load_193, %in_load_65

]]></node>
<StgValue><ssdm name="tmp_7_64"/></StgValue>
</operation>

<operation id="1687" st_id="140" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_7_65 = mul nsw i32 %in_load_194, %in_load_66

]]></node>
<StgValue><ssdm name="tmp_7_65"/></StgValue>
</operation>

<operation id="1688" st_id="140" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:419  %tmp_7_66 = mul nsw i32 %in_load_195, %in_load_67

]]></node>
<StgValue><ssdm name="tmp_7_66"/></StgValue>
</operation>

<operation id="1689" st_id="140" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="32" op_0_bw="15">
<![CDATA[
:420  %in_load_68 = load i32* %in_addr_136, align 4

]]></node>
<StgValue><ssdm name="in_load_68"/></StgValue>
</operation>

<operation id="1690" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:421  %p_addr76 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 49, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr76"/></StgValue>
</operation>

<operation id="1691" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="64" op_0_bw="32">
<![CDATA[
:422  %tmp_332 = zext i32 %p_addr76 to i64

]]></node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1692" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:423  %in_addr_137 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_332

]]></node>
<StgValue><ssdm name="in_addr_137"/></StgValue>
</operation>

<operation id="1693" st_id="140" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="15">
<![CDATA[
:424  %in_load_196 = load i32* %in_addr_137, align 4

]]></node>
<StgValue><ssdm name="in_load_196"/></StgValue>
</operation>

<operation id="1694" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:838  %tmp61 = add i32 %tmp63, %tmp62

]]></node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1695" st_id="141" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:407  %tmp_7_64 = mul nsw i32 %in_load_193, %in_load_65

]]></node>
<StgValue><ssdm name="tmp_7_64"/></StgValue>
</operation>

<operation id="1696" st_id="141" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_7_65 = mul nsw i32 %in_load_194, %in_load_66

]]></node>
<StgValue><ssdm name="tmp_7_65"/></StgValue>
</operation>

<operation id="1697" st_id="141" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:419  %tmp_7_66 = mul nsw i32 %in_load_195, %in_load_67

]]></node>
<StgValue><ssdm name="tmp_7_66"/></StgValue>
</operation>

<operation id="1698" st_id="141" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="15">
<![CDATA[
:424  %in_load_196 = load i32* %in_addr_137, align 4

]]></node>
<StgValue><ssdm name="in_load_196"/></StgValue>
</operation>

<operation id="1699" st_id="141" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="32" op_0_bw="15">
<![CDATA[
:426  %in_load_69 = load i32* %in_addr_138, align 4

]]></node>
<StgValue><ssdm name="in_load_69"/></StgValue>
</operation>

<operation id="1700" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:839  %tmp57 = add i32 %tmp61, %tmp58

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1701" st_id="142" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:407  %tmp_7_64 = mul nsw i32 %in_load_193, %in_load_65

]]></node>
<StgValue><ssdm name="tmp_7_64"/></StgValue>
</operation>

<operation id="1702" st_id="142" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_7_65 = mul nsw i32 %in_load_194, %in_load_66

]]></node>
<StgValue><ssdm name="tmp_7_65"/></StgValue>
</operation>

<operation id="1703" st_id="142" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:419  %tmp_7_66 = mul nsw i32 %in_load_195, %in_load_67

]]></node>
<StgValue><ssdm name="tmp_7_66"/></StgValue>
</operation>

<operation id="1704" st_id="142" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_7_67 = mul nsw i32 %in_load_196, %in_load_68

]]></node>
<StgValue><ssdm name="tmp_7_67"/></StgValue>
</operation>

<operation id="1705" st_id="142" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="32" op_0_bw="15">
<![CDATA[
:426  %in_load_69 = load i32* %in_addr_138, align 4

]]></node>
<StgValue><ssdm name="in_load_69"/></StgValue>
</operation>

<operation id="1706" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:427  %p_addr77 = add i15 %tmp_2_trn_cast1, -7552

]]></node>
<StgValue><ssdm name="p_addr77"/></StgValue>
</operation>

<operation id="1707" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="64" op_0_bw="15">
<![CDATA[
:428  %tmp_333 = zext i15 %p_addr77 to i64

]]></node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1708" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:429  %in_addr_139 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_333

]]></node>
<StgValue><ssdm name="in_addr_139"/></StgValue>
</operation>

<operation id="1709" st_id="142" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="32" op_0_bw="15">
<![CDATA[
:430  %in_load_197 = load i32* %in_addr_139, align 4

]]></node>
<StgValue><ssdm name="in_load_197"/></StgValue>
</operation>

<operation id="1710" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:840  %tmp49 = add i32 %tmp57, %tmp50

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1711" st_id="143" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_7_65 = mul nsw i32 %in_load_194, %in_load_66

]]></node>
<StgValue><ssdm name="tmp_7_65"/></StgValue>
</operation>

<operation id="1712" st_id="143" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:419  %tmp_7_66 = mul nsw i32 %in_load_195, %in_load_67

]]></node>
<StgValue><ssdm name="tmp_7_66"/></StgValue>
</operation>

<operation id="1713" st_id="143" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_7_67 = mul nsw i32 %in_load_196, %in_load_68

]]></node>
<StgValue><ssdm name="tmp_7_67"/></StgValue>
</operation>

<operation id="1714" st_id="143" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="32" op_0_bw="15">
<![CDATA[
:430  %in_load_197 = load i32* %in_addr_139, align 4

]]></node>
<StgValue><ssdm name="in_load_197"/></StgValue>
</operation>

<operation id="1715" st_id="143" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="15">
<![CDATA[
:432  %in_load_70 = load i32* %in_addr_140, align 4

]]></node>
<StgValue><ssdm name="in_load_70"/></StgValue>
</operation>

<operation id="1716" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:841  %tmp33 = add i32 %tmp49, %tmp34

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1717" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:843  %tmp69 = add i32 %tmp_7_63, %tmp_7_64

]]></node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1718" st_id="144" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:413  %tmp_7_65 = mul nsw i32 %in_load_194, %in_load_66

]]></node>
<StgValue><ssdm name="tmp_7_65"/></StgValue>
</operation>

<operation id="1719" st_id="144" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:419  %tmp_7_66 = mul nsw i32 %in_load_195, %in_load_67

]]></node>
<StgValue><ssdm name="tmp_7_66"/></StgValue>
</operation>

<operation id="1720" st_id="144" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_7_67 = mul nsw i32 %in_load_196, %in_load_68

]]></node>
<StgValue><ssdm name="tmp_7_67"/></StgValue>
</operation>

<operation id="1721" st_id="144" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:431  %tmp_7_68 = mul nsw i32 %in_load_197, %in_load_69

]]></node>
<StgValue><ssdm name="tmp_7_68"/></StgValue>
</operation>

<operation id="1722" st_id="144" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="15">
<![CDATA[
:432  %in_load_70 = load i32* %in_addr_140, align 4

]]></node>
<StgValue><ssdm name="in_load_70"/></StgValue>
</operation>

<operation id="1723" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:433  %p_addr78 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 99, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr78"/></StgValue>
</operation>

<operation id="1724" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="64" op_0_bw="32">
<![CDATA[
:434  %tmp_334 = zext i32 %p_addr78 to i64

]]></node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1725" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:435  %in_addr_141 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_334

]]></node>
<StgValue><ssdm name="in_addr_141"/></StgValue>
</operation>

<operation id="1726" st_id="144" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="15">
<![CDATA[
:436  %in_load_198 = load i32* %in_addr_141, align 4

]]></node>
<StgValue><ssdm name="in_load_198"/></StgValue>
</operation>

<operation id="1727" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:842  %tmp1 = add i32 %tmp33, %tmp2

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1728" st_id="145" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:419  %tmp_7_66 = mul nsw i32 %in_load_195, %in_load_67

]]></node>
<StgValue><ssdm name="tmp_7_66"/></StgValue>
</operation>

<operation id="1729" st_id="145" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_7_67 = mul nsw i32 %in_load_196, %in_load_68

]]></node>
<StgValue><ssdm name="tmp_7_67"/></StgValue>
</operation>

<operation id="1730" st_id="145" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:431  %tmp_7_68 = mul nsw i32 %in_load_197, %in_load_69

]]></node>
<StgValue><ssdm name="tmp_7_68"/></StgValue>
</operation>

<operation id="1731" st_id="145" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="15">
<![CDATA[
:436  %in_load_198 = load i32* %in_addr_141, align 4

]]></node>
<StgValue><ssdm name="in_load_198"/></StgValue>
</operation>

<operation id="1732" st_id="145" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="32" op_0_bw="15">
<![CDATA[
:438  %in_load_71 = load i32* %in_addr_142, align 4

]]></node>
<StgValue><ssdm name="in_load_71"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1733" st_id="146" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:419  %tmp_7_66 = mul nsw i32 %in_load_195, %in_load_67

]]></node>
<StgValue><ssdm name="tmp_7_66"/></StgValue>
</operation>

<operation id="1734" st_id="146" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_7_67 = mul nsw i32 %in_load_196, %in_load_68

]]></node>
<StgValue><ssdm name="tmp_7_67"/></StgValue>
</operation>

<operation id="1735" st_id="146" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:431  %tmp_7_68 = mul nsw i32 %in_load_197, %in_load_69

]]></node>
<StgValue><ssdm name="tmp_7_68"/></StgValue>
</operation>

<operation id="1736" st_id="146" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:437  %tmp_7_69 = mul nsw i32 %in_load_198, %in_load_70

]]></node>
<StgValue><ssdm name="tmp_7_69"/></StgValue>
</operation>

<operation id="1737" st_id="146" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="32" op_0_bw="15">
<![CDATA[
:438  %in_load_71 = load i32* %in_addr_142, align 4

]]></node>
<StgValue><ssdm name="in_load_71"/></StgValue>
</operation>

<operation id="1738" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:439  %p_addr79 = add i15 %tmp_2_trn_cast1, -7296

]]></node>
<StgValue><ssdm name="p_addr79"/></StgValue>
</operation>

<operation id="1739" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="64" op_0_bw="15">
<![CDATA[
:440  %tmp_335 = zext i15 %p_addr79 to i64

]]></node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1740" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:441  %in_addr_143 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_335

]]></node>
<StgValue><ssdm name="in_addr_143"/></StgValue>
</operation>

<operation id="1741" st_id="146" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="15">
<![CDATA[
:442  %in_load_199 = load i32* %in_addr_143, align 4

]]></node>
<StgValue><ssdm name="in_load_199"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1742" st_id="147" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_7_67 = mul nsw i32 %in_load_196, %in_load_68

]]></node>
<StgValue><ssdm name="tmp_7_67"/></StgValue>
</operation>

<operation id="1743" st_id="147" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:431  %tmp_7_68 = mul nsw i32 %in_load_197, %in_load_69

]]></node>
<StgValue><ssdm name="tmp_7_68"/></StgValue>
</operation>

<operation id="1744" st_id="147" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:437  %tmp_7_69 = mul nsw i32 %in_load_198, %in_load_70

]]></node>
<StgValue><ssdm name="tmp_7_69"/></StgValue>
</operation>

<operation id="1745" st_id="147" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="15">
<![CDATA[
:442  %in_load_199 = load i32* %in_addr_143, align 4

]]></node>
<StgValue><ssdm name="in_load_199"/></StgValue>
</operation>

<operation id="1746" st_id="147" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="32" op_0_bw="15">
<![CDATA[
:444  %in_load_72 = load i32* %in_addr_144, align 4

]]></node>
<StgValue><ssdm name="in_load_72"/></StgValue>
</operation>

<operation id="1747" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:844  %tmp70 = add i32 %tmp_7_65, %tmp_7_66

]]></node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1748" st_id="148" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:425  %tmp_7_67 = mul nsw i32 %in_load_196, %in_load_68

]]></node>
<StgValue><ssdm name="tmp_7_67"/></StgValue>
</operation>

<operation id="1749" st_id="148" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:431  %tmp_7_68 = mul nsw i32 %in_load_197, %in_load_69

]]></node>
<StgValue><ssdm name="tmp_7_68"/></StgValue>
</operation>

<operation id="1750" st_id="148" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:437  %tmp_7_69 = mul nsw i32 %in_load_198, %in_load_70

]]></node>
<StgValue><ssdm name="tmp_7_69"/></StgValue>
</operation>

<operation id="1751" st_id="148" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:443  %tmp_7_70 = mul nsw i32 %in_load_199, %in_load_71

]]></node>
<StgValue><ssdm name="tmp_7_70"/></StgValue>
</operation>

<operation id="1752" st_id="148" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="32" op_0_bw="15">
<![CDATA[
:444  %in_load_72 = load i32* %in_addr_144, align 4

]]></node>
<StgValue><ssdm name="in_load_72"/></StgValue>
</operation>

<operation id="1753" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:445  %p_addr80 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 25, i10 %tmp_268)

]]></node>
<StgValue><ssdm name="p_addr80"/></StgValue>
</operation>

<operation id="1754" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="64" op_0_bw="32">
<![CDATA[
:446  %tmp_336 = zext i32 %p_addr80 to i64

]]></node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1755" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:447  %in_addr_145 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_336

]]></node>
<StgValue><ssdm name="in_addr_145"/></StgValue>
</operation>

<operation id="1756" st_id="148" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="15">
<![CDATA[
:448  %in_load_200 = load i32* %in_addr_145, align 4

]]></node>
<StgValue><ssdm name="in_load_200"/></StgValue>
</operation>

<operation id="1757" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:845  %tmp68 = add i32 %tmp70, %tmp69

]]></node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1758" st_id="149" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:431  %tmp_7_68 = mul nsw i32 %in_load_197, %in_load_69

]]></node>
<StgValue><ssdm name="tmp_7_68"/></StgValue>
</operation>

<operation id="1759" st_id="149" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:437  %tmp_7_69 = mul nsw i32 %in_load_198, %in_load_70

]]></node>
<StgValue><ssdm name="tmp_7_69"/></StgValue>
</operation>

<operation id="1760" st_id="149" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:443  %tmp_7_70 = mul nsw i32 %in_load_199, %in_load_71

]]></node>
<StgValue><ssdm name="tmp_7_70"/></StgValue>
</operation>

<operation id="1761" st_id="149" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="15">
<![CDATA[
:448  %in_load_200 = load i32* %in_addr_145, align 4

]]></node>
<StgValue><ssdm name="in_load_200"/></StgValue>
</operation>

<operation id="1762" st_id="149" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="32" op_0_bw="15">
<![CDATA[
:450  %in_load_73 = load i32* %in_addr_146, align 4

]]></node>
<StgValue><ssdm name="in_load_73"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1763" st_id="150" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:431  %tmp_7_68 = mul nsw i32 %in_load_197, %in_load_69

]]></node>
<StgValue><ssdm name="tmp_7_68"/></StgValue>
</operation>

<operation id="1764" st_id="150" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:437  %tmp_7_69 = mul nsw i32 %in_load_198, %in_load_70

]]></node>
<StgValue><ssdm name="tmp_7_69"/></StgValue>
</operation>

<operation id="1765" st_id="150" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:443  %tmp_7_70 = mul nsw i32 %in_load_199, %in_load_71

]]></node>
<StgValue><ssdm name="tmp_7_70"/></StgValue>
</operation>

<operation id="1766" st_id="150" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:449  %tmp_7_71 = mul nsw i32 %in_load_200, %in_load_72

]]></node>
<StgValue><ssdm name="tmp_7_71"/></StgValue>
</operation>

<operation id="1767" st_id="150" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="32" op_0_bw="15">
<![CDATA[
:450  %in_load_73 = load i32* %in_addr_146, align 4

]]></node>
<StgValue><ssdm name="in_load_73"/></StgValue>
</operation>

<operation id="1768" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:451  %p_addr81 = add i15 %tmp_2_trn_cast1, -7040

]]></node>
<StgValue><ssdm name="p_addr81"/></StgValue>
</operation>

<operation id="1769" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="64" op_0_bw="15">
<![CDATA[
:452  %tmp_337 = zext i15 %p_addr81 to i64

]]></node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1770" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:453  %in_addr_147 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_337

]]></node>
<StgValue><ssdm name="in_addr_147"/></StgValue>
</operation>

<operation id="1771" st_id="150" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="15">
<![CDATA[
:454  %in_load_201 = load i32* %in_addr_147, align 4

]]></node>
<StgValue><ssdm name="in_load_201"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1772" st_id="151" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:437  %tmp_7_69 = mul nsw i32 %in_load_198, %in_load_70

]]></node>
<StgValue><ssdm name="tmp_7_69"/></StgValue>
</operation>

<operation id="1773" st_id="151" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:443  %tmp_7_70 = mul nsw i32 %in_load_199, %in_load_71

]]></node>
<StgValue><ssdm name="tmp_7_70"/></StgValue>
</operation>

<operation id="1774" st_id="151" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:449  %tmp_7_71 = mul nsw i32 %in_load_200, %in_load_72

]]></node>
<StgValue><ssdm name="tmp_7_71"/></StgValue>
</operation>

<operation id="1775" st_id="151" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="15">
<![CDATA[
:454  %in_load_201 = load i32* %in_addr_147, align 4

]]></node>
<StgValue><ssdm name="in_load_201"/></StgValue>
</operation>

<operation id="1776" st_id="151" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="15">
<![CDATA[
:456  %in_load_74 = load i32* %in_addr_148, align 4

]]></node>
<StgValue><ssdm name="in_load_74"/></StgValue>
</operation>

<operation id="1777" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:846  %tmp72 = add i32 %tmp_7_67, %tmp_7_68

]]></node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1778" st_id="152" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:437  %tmp_7_69 = mul nsw i32 %in_load_198, %in_load_70

]]></node>
<StgValue><ssdm name="tmp_7_69"/></StgValue>
</operation>

<operation id="1779" st_id="152" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:443  %tmp_7_70 = mul nsw i32 %in_load_199, %in_load_71

]]></node>
<StgValue><ssdm name="tmp_7_70"/></StgValue>
</operation>

<operation id="1780" st_id="152" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:449  %tmp_7_71 = mul nsw i32 %in_load_200, %in_load_72

]]></node>
<StgValue><ssdm name="tmp_7_71"/></StgValue>
</operation>

<operation id="1781" st_id="152" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %tmp_7_72 = mul nsw i32 %in_load_201, %in_load_73

]]></node>
<StgValue><ssdm name="tmp_7_72"/></StgValue>
</operation>

<operation id="1782" st_id="152" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="15">
<![CDATA[
:456  %in_load_74 = load i32* %in_addr_148, align 4

]]></node>
<StgValue><ssdm name="in_load_74"/></StgValue>
</operation>

<operation id="1783" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:457  %p_addr82 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 101, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr82"/></StgValue>
</operation>

<operation id="1784" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="64" op_0_bw="32">
<![CDATA[
:458  %tmp_338 = zext i32 %p_addr82 to i64

]]></node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1785" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:459  %in_addr_149 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_338

]]></node>
<StgValue><ssdm name="in_addr_149"/></StgValue>
</operation>

<operation id="1786" st_id="152" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="15">
<![CDATA[
:460  %in_load_202 = load i32* %in_addr_149, align 4

]]></node>
<StgValue><ssdm name="in_load_202"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1787" st_id="153" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:443  %tmp_7_70 = mul nsw i32 %in_load_199, %in_load_71

]]></node>
<StgValue><ssdm name="tmp_7_70"/></StgValue>
</operation>

<operation id="1788" st_id="153" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:449  %tmp_7_71 = mul nsw i32 %in_load_200, %in_load_72

]]></node>
<StgValue><ssdm name="tmp_7_71"/></StgValue>
</operation>

<operation id="1789" st_id="153" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %tmp_7_72 = mul nsw i32 %in_load_201, %in_load_73

]]></node>
<StgValue><ssdm name="tmp_7_72"/></StgValue>
</operation>

<operation id="1790" st_id="153" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="15">
<![CDATA[
:460  %in_load_202 = load i32* %in_addr_149, align 4

]]></node>
<StgValue><ssdm name="in_load_202"/></StgValue>
</operation>

<operation id="1791" st_id="153" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="15">
<![CDATA[
:462  %in_load_75 = load i32* %in_addr_150, align 4

]]></node>
<StgValue><ssdm name="in_load_75"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1792" st_id="154" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:443  %tmp_7_70 = mul nsw i32 %in_load_199, %in_load_71

]]></node>
<StgValue><ssdm name="tmp_7_70"/></StgValue>
</operation>

<operation id="1793" st_id="154" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:449  %tmp_7_71 = mul nsw i32 %in_load_200, %in_load_72

]]></node>
<StgValue><ssdm name="tmp_7_71"/></StgValue>
</operation>

<operation id="1794" st_id="154" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %tmp_7_72 = mul nsw i32 %in_load_201, %in_load_73

]]></node>
<StgValue><ssdm name="tmp_7_72"/></StgValue>
</operation>

<operation id="1795" st_id="154" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_7_73 = mul nsw i32 %in_load_202, %in_load_74

]]></node>
<StgValue><ssdm name="tmp_7_73"/></StgValue>
</operation>

<operation id="1796" st_id="154" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="15">
<![CDATA[
:462  %in_load_75 = load i32* %in_addr_150, align 4

]]></node>
<StgValue><ssdm name="in_load_75"/></StgValue>
</operation>

<operation id="1797" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:463  %p_addr83 = add i15 %tmp_2_trn_cast1, -6784

]]></node>
<StgValue><ssdm name="p_addr83"/></StgValue>
</operation>

<operation id="1798" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="64" op_0_bw="15">
<![CDATA[
:464  %tmp_339 = zext i15 %p_addr83 to i64

]]></node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1799" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:465  %in_addr_151 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_339

]]></node>
<StgValue><ssdm name="in_addr_151"/></StgValue>
</operation>

<operation id="1800" st_id="154" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="15">
<![CDATA[
:466  %in_load_203 = load i32* %in_addr_151, align 4

]]></node>
<StgValue><ssdm name="in_load_203"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1801" st_id="155" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:449  %tmp_7_71 = mul nsw i32 %in_load_200, %in_load_72

]]></node>
<StgValue><ssdm name="tmp_7_71"/></StgValue>
</operation>

<operation id="1802" st_id="155" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %tmp_7_72 = mul nsw i32 %in_load_201, %in_load_73

]]></node>
<StgValue><ssdm name="tmp_7_72"/></StgValue>
</operation>

<operation id="1803" st_id="155" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_7_73 = mul nsw i32 %in_load_202, %in_load_74

]]></node>
<StgValue><ssdm name="tmp_7_73"/></StgValue>
</operation>

<operation id="1804" st_id="155" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="15">
<![CDATA[
:466  %in_load_203 = load i32* %in_addr_151, align 4

]]></node>
<StgValue><ssdm name="in_load_203"/></StgValue>
</operation>

<operation id="1805" st_id="155" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="15">
<![CDATA[
:468  %in_load_76 = load i32* %in_addr_152, align 4

]]></node>
<StgValue><ssdm name="in_load_76"/></StgValue>
</operation>

<operation id="1806" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:847  %tmp73 = add i32 %tmp_7_69, %tmp_7_70

]]></node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1807" st_id="156" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:449  %tmp_7_71 = mul nsw i32 %in_load_200, %in_load_72

]]></node>
<StgValue><ssdm name="tmp_7_71"/></StgValue>
</operation>

<operation id="1808" st_id="156" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %tmp_7_72 = mul nsw i32 %in_load_201, %in_load_73

]]></node>
<StgValue><ssdm name="tmp_7_72"/></StgValue>
</operation>

<operation id="1809" st_id="156" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_7_73 = mul nsw i32 %in_load_202, %in_load_74

]]></node>
<StgValue><ssdm name="tmp_7_73"/></StgValue>
</operation>

<operation id="1810" st_id="156" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_7_74 = mul nsw i32 %in_load_203, %in_load_75

]]></node>
<StgValue><ssdm name="tmp_7_74"/></StgValue>
</operation>

<operation id="1811" st_id="156" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="15">
<![CDATA[
:468  %in_load_76 = load i32* %in_addr_152, align 4

]]></node>
<StgValue><ssdm name="in_load_76"/></StgValue>
</operation>

<operation id="1812" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:469  %p_addr85 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 51, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr85"/></StgValue>
</operation>

<operation id="1813" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="64" op_0_bw="32">
<![CDATA[
:470  %tmp_340 = zext i32 %p_addr85 to i64

]]></node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1814" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:471  %in_addr_153 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_340

]]></node>
<StgValue><ssdm name="in_addr_153"/></StgValue>
</operation>

<operation id="1815" st_id="156" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="15">
<![CDATA[
:472  %in_load_204 = load i32* %in_addr_153, align 4

]]></node>
<StgValue><ssdm name="in_load_204"/></StgValue>
</operation>

<operation id="1816" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:848  %tmp71 = add i32 %tmp73, %tmp72

]]></node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1817" st_id="157" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %tmp_7_72 = mul nsw i32 %in_load_201, %in_load_73

]]></node>
<StgValue><ssdm name="tmp_7_72"/></StgValue>
</operation>

<operation id="1818" st_id="157" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_7_73 = mul nsw i32 %in_load_202, %in_load_74

]]></node>
<StgValue><ssdm name="tmp_7_73"/></StgValue>
</operation>

<operation id="1819" st_id="157" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_7_74 = mul nsw i32 %in_load_203, %in_load_75

]]></node>
<StgValue><ssdm name="tmp_7_74"/></StgValue>
</operation>

<operation id="1820" st_id="157" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="15">
<![CDATA[
:472  %in_load_204 = load i32* %in_addr_153, align 4

]]></node>
<StgValue><ssdm name="in_load_204"/></StgValue>
</operation>

<operation id="1821" st_id="157" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="15">
<![CDATA[
:474  %in_load_77 = load i32* %in_addr_154, align 4

]]></node>
<StgValue><ssdm name="in_load_77"/></StgValue>
</operation>

<operation id="1822" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:849  %tmp67 = add i32 %tmp71, %tmp68

]]></node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1823" st_id="158" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:455  %tmp_7_72 = mul nsw i32 %in_load_201, %in_load_73

]]></node>
<StgValue><ssdm name="tmp_7_72"/></StgValue>
</operation>

<operation id="1824" st_id="158" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_7_73 = mul nsw i32 %in_load_202, %in_load_74

]]></node>
<StgValue><ssdm name="tmp_7_73"/></StgValue>
</operation>

<operation id="1825" st_id="158" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_7_74 = mul nsw i32 %in_load_203, %in_load_75

]]></node>
<StgValue><ssdm name="tmp_7_74"/></StgValue>
</operation>

<operation id="1826" st_id="158" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_7_75 = mul nsw i32 %in_load_204, %in_load_76

]]></node>
<StgValue><ssdm name="tmp_7_75"/></StgValue>
</operation>

<operation id="1827" st_id="158" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="15">
<![CDATA[
:474  %in_load_77 = load i32* %in_addr_154, align 4

]]></node>
<StgValue><ssdm name="in_load_77"/></StgValue>
</operation>

<operation id="1828" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:475  %p_addr86 = add i15 %tmp_2_trn_cast1, -6528

]]></node>
<StgValue><ssdm name="p_addr86"/></StgValue>
</operation>

<operation id="1829" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="64" op_0_bw="15">
<![CDATA[
:476  %tmp_341 = zext i15 %p_addr86 to i64

]]></node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1830" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:477  %in_addr_155 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_341

]]></node>
<StgValue><ssdm name="in_addr_155"/></StgValue>
</operation>

<operation id="1831" st_id="158" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="15">
<![CDATA[
:478  %in_load_205 = load i32* %in_addr_155, align 4

]]></node>
<StgValue><ssdm name="in_load_205"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1832" st_id="159" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_7_73 = mul nsw i32 %in_load_202, %in_load_74

]]></node>
<StgValue><ssdm name="tmp_7_73"/></StgValue>
</operation>

<operation id="1833" st_id="159" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_7_74 = mul nsw i32 %in_load_203, %in_load_75

]]></node>
<StgValue><ssdm name="tmp_7_74"/></StgValue>
</operation>

<operation id="1834" st_id="159" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_7_75 = mul nsw i32 %in_load_204, %in_load_76

]]></node>
<StgValue><ssdm name="tmp_7_75"/></StgValue>
</operation>

<operation id="1835" st_id="159" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="15">
<![CDATA[
:478  %in_load_205 = load i32* %in_addr_155, align 4

]]></node>
<StgValue><ssdm name="in_load_205"/></StgValue>
</operation>

<operation id="1836" st_id="159" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="15">
<![CDATA[
:480  %in_load_78 = load i32* %in_addr_156, align 4

]]></node>
<StgValue><ssdm name="in_load_78"/></StgValue>
</operation>

<operation id="1837" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:850  %tmp76 = add i32 %tmp_7_71, %tmp_7_72

]]></node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1838" st_id="160" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:461  %tmp_7_73 = mul nsw i32 %in_load_202, %in_load_74

]]></node>
<StgValue><ssdm name="tmp_7_73"/></StgValue>
</operation>

<operation id="1839" st_id="160" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_7_74 = mul nsw i32 %in_load_203, %in_load_75

]]></node>
<StgValue><ssdm name="tmp_7_74"/></StgValue>
</operation>

<operation id="1840" st_id="160" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_7_75 = mul nsw i32 %in_load_204, %in_load_76

]]></node>
<StgValue><ssdm name="tmp_7_75"/></StgValue>
</operation>

<operation id="1841" st_id="160" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_7_76 = mul nsw i32 %in_load_205, %in_load_77

]]></node>
<StgValue><ssdm name="tmp_7_76"/></StgValue>
</operation>

<operation id="1842" st_id="160" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="15">
<![CDATA[
:480  %in_load_78 = load i32* %in_addr_156, align 4

]]></node>
<StgValue><ssdm name="in_load_78"/></StgValue>
</operation>

<operation id="1843" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:481  %p_addr87 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 103, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr87"/></StgValue>
</operation>

<operation id="1844" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="64" op_0_bw="32">
<![CDATA[
:482  %tmp_342 = zext i32 %p_addr87 to i64

]]></node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1845" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:483  %in_addr_157 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_342

]]></node>
<StgValue><ssdm name="in_addr_157"/></StgValue>
</operation>

<operation id="1846" st_id="160" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="15">
<![CDATA[
:484  %in_load_206 = load i32* %in_addr_157, align 4

]]></node>
<StgValue><ssdm name="in_load_206"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1847" st_id="161" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_7_74 = mul nsw i32 %in_load_203, %in_load_75

]]></node>
<StgValue><ssdm name="tmp_7_74"/></StgValue>
</operation>

<operation id="1848" st_id="161" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_7_75 = mul nsw i32 %in_load_204, %in_load_76

]]></node>
<StgValue><ssdm name="tmp_7_75"/></StgValue>
</operation>

<operation id="1849" st_id="161" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_7_76 = mul nsw i32 %in_load_205, %in_load_77

]]></node>
<StgValue><ssdm name="tmp_7_76"/></StgValue>
</operation>

<operation id="1850" st_id="161" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="15">
<![CDATA[
:484  %in_load_206 = load i32* %in_addr_157, align 4

]]></node>
<StgValue><ssdm name="in_load_206"/></StgValue>
</operation>

<operation id="1851" st_id="161" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="32" op_0_bw="15">
<![CDATA[
:486  %in_load_79 = load i32* %in_addr_158, align 4

]]></node>
<StgValue><ssdm name="in_load_79"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1852" st_id="162" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:467  %tmp_7_74 = mul nsw i32 %in_load_203, %in_load_75

]]></node>
<StgValue><ssdm name="tmp_7_74"/></StgValue>
</operation>

<operation id="1853" st_id="162" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_7_75 = mul nsw i32 %in_load_204, %in_load_76

]]></node>
<StgValue><ssdm name="tmp_7_75"/></StgValue>
</operation>

<operation id="1854" st_id="162" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_7_76 = mul nsw i32 %in_load_205, %in_load_77

]]></node>
<StgValue><ssdm name="tmp_7_76"/></StgValue>
</operation>

<operation id="1855" st_id="162" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_7_77 = mul nsw i32 %in_load_206, %in_load_78

]]></node>
<StgValue><ssdm name="tmp_7_77"/></StgValue>
</operation>

<operation id="1856" st_id="162" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="32" op_0_bw="15">
<![CDATA[
:486  %in_load_79 = load i32* %in_addr_158, align 4

]]></node>
<StgValue><ssdm name="in_load_79"/></StgValue>
</operation>

<operation id="1857" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:487  %p_addr88 = add i15 %tmp_2_trn_cast1, -6272

]]></node>
<StgValue><ssdm name="p_addr88"/></StgValue>
</operation>

<operation id="1858" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="64" op_0_bw="15">
<![CDATA[
:488  %tmp_343 = zext i15 %p_addr88 to i64

]]></node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1859" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:489  %in_addr_159 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_343

]]></node>
<StgValue><ssdm name="in_addr_159"/></StgValue>
</operation>

<operation id="1860" st_id="162" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="15">
<![CDATA[
:490  %in_load_207 = load i32* %in_addr_159, align 4

]]></node>
<StgValue><ssdm name="in_load_207"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1861" st_id="163" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_7_75 = mul nsw i32 %in_load_204, %in_load_76

]]></node>
<StgValue><ssdm name="tmp_7_75"/></StgValue>
</operation>

<operation id="1862" st_id="163" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_7_76 = mul nsw i32 %in_load_205, %in_load_77

]]></node>
<StgValue><ssdm name="tmp_7_76"/></StgValue>
</operation>

<operation id="1863" st_id="163" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_7_77 = mul nsw i32 %in_load_206, %in_load_78

]]></node>
<StgValue><ssdm name="tmp_7_77"/></StgValue>
</operation>

<operation id="1864" st_id="163" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="15">
<![CDATA[
:490  %in_load_207 = load i32* %in_addr_159, align 4

]]></node>
<StgValue><ssdm name="in_load_207"/></StgValue>
</operation>

<operation id="1865" st_id="163" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="15">
<![CDATA[
:492  %in_load_80 = load i32* %in_addr_160, align 4

]]></node>
<StgValue><ssdm name="in_load_80"/></StgValue>
</operation>

<operation id="1866" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:851  %tmp77 = add i32 %tmp_7_73, %tmp_7_74

]]></node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1867" st_id="164" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:473  %tmp_7_75 = mul nsw i32 %in_load_204, %in_load_76

]]></node>
<StgValue><ssdm name="tmp_7_75"/></StgValue>
</operation>

<operation id="1868" st_id="164" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_7_76 = mul nsw i32 %in_load_205, %in_load_77

]]></node>
<StgValue><ssdm name="tmp_7_76"/></StgValue>
</operation>

<operation id="1869" st_id="164" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_7_77 = mul nsw i32 %in_load_206, %in_load_78

]]></node>
<StgValue><ssdm name="tmp_7_77"/></StgValue>
</operation>

<operation id="1870" st_id="164" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_7_78 = mul nsw i32 %in_load_207, %in_load_79

]]></node>
<StgValue><ssdm name="tmp_7_78"/></StgValue>
</operation>

<operation id="1871" st_id="164" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="15">
<![CDATA[
:492  %in_load_80 = load i32* %in_addr_160, align 4

]]></node>
<StgValue><ssdm name="in_load_80"/></StgValue>
</operation>

<operation id="1872" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
:493  %p_addr89 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 13, i11 %tmp_277)

]]></node>
<StgValue><ssdm name="p_addr89"/></StgValue>
</operation>

<operation id="1873" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="64" op_0_bw="32">
<![CDATA[
:494  %tmp_344 = zext i32 %p_addr89 to i64

]]></node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1874" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:495  %in_addr_161 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_344

]]></node>
<StgValue><ssdm name="in_addr_161"/></StgValue>
</operation>

<operation id="1875" st_id="164" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="15">
<![CDATA[
:496  %in_load_208 = load i32* %in_addr_161, align 4

]]></node>
<StgValue><ssdm name="in_load_208"/></StgValue>
</operation>

<operation id="1876" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:852  %tmp75 = add i32 %tmp77, %tmp76

]]></node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1877" st_id="165" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_7_76 = mul nsw i32 %in_load_205, %in_load_77

]]></node>
<StgValue><ssdm name="tmp_7_76"/></StgValue>
</operation>

<operation id="1878" st_id="165" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_7_77 = mul nsw i32 %in_load_206, %in_load_78

]]></node>
<StgValue><ssdm name="tmp_7_77"/></StgValue>
</operation>

<operation id="1879" st_id="165" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_7_78 = mul nsw i32 %in_load_207, %in_load_79

]]></node>
<StgValue><ssdm name="tmp_7_78"/></StgValue>
</operation>

<operation id="1880" st_id="165" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="15">
<![CDATA[
:496  %in_load_208 = load i32* %in_addr_161, align 4

]]></node>
<StgValue><ssdm name="in_load_208"/></StgValue>
</operation>

<operation id="1881" st_id="165" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="15">
<![CDATA[
:498  %in_load_81 = load i32* %in_addr_162, align 4

]]></node>
<StgValue><ssdm name="in_load_81"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1882" st_id="166" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:479  %tmp_7_76 = mul nsw i32 %in_load_205, %in_load_77

]]></node>
<StgValue><ssdm name="tmp_7_76"/></StgValue>
</operation>

<operation id="1883" st_id="166" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_7_77 = mul nsw i32 %in_load_206, %in_load_78

]]></node>
<StgValue><ssdm name="tmp_7_77"/></StgValue>
</operation>

<operation id="1884" st_id="166" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_7_78 = mul nsw i32 %in_load_207, %in_load_79

]]></node>
<StgValue><ssdm name="tmp_7_78"/></StgValue>
</operation>

<operation id="1885" st_id="166" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_7_79 = mul nsw i32 %in_load_208, %in_load_80

]]></node>
<StgValue><ssdm name="tmp_7_79"/></StgValue>
</operation>

<operation id="1886" st_id="166" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="15">
<![CDATA[
:498  %in_load_81 = load i32* %in_addr_162, align 4

]]></node>
<StgValue><ssdm name="in_load_81"/></StgValue>
</operation>

<operation id="1887" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:499  %p_addr90 = add i15 %tmp_2_trn_cast1, -6016

]]></node>
<StgValue><ssdm name="p_addr90"/></StgValue>
</operation>

<operation id="1888" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="64" op_0_bw="15">
<![CDATA[
:500  %tmp_345 = zext i15 %p_addr90 to i64

]]></node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1889" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:501  %in_addr_163 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_345

]]></node>
<StgValue><ssdm name="in_addr_163"/></StgValue>
</operation>

<operation id="1890" st_id="166" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="15">
<![CDATA[
:502  %in_load_209 = load i32* %in_addr_163, align 4

]]></node>
<StgValue><ssdm name="in_load_209"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1891" st_id="167" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_7_77 = mul nsw i32 %in_load_206, %in_load_78

]]></node>
<StgValue><ssdm name="tmp_7_77"/></StgValue>
</operation>

<operation id="1892" st_id="167" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_7_78 = mul nsw i32 %in_load_207, %in_load_79

]]></node>
<StgValue><ssdm name="tmp_7_78"/></StgValue>
</operation>

<operation id="1893" st_id="167" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_7_79 = mul nsw i32 %in_load_208, %in_load_80

]]></node>
<StgValue><ssdm name="tmp_7_79"/></StgValue>
</operation>

<operation id="1894" st_id="167" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="15">
<![CDATA[
:502  %in_load_209 = load i32* %in_addr_163, align 4

]]></node>
<StgValue><ssdm name="in_load_209"/></StgValue>
</operation>

<operation id="1895" st_id="167" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="15">
<![CDATA[
:504  %in_load_82 = load i32* %in_addr_164, align 4

]]></node>
<StgValue><ssdm name="in_load_82"/></StgValue>
</operation>

<operation id="1896" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:853  %tmp79 = add i32 %tmp_7_75, %tmp_7_76

]]></node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1897" st_id="168" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:485  %tmp_7_77 = mul nsw i32 %in_load_206, %in_load_78

]]></node>
<StgValue><ssdm name="tmp_7_77"/></StgValue>
</operation>

<operation id="1898" st_id="168" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_7_78 = mul nsw i32 %in_load_207, %in_load_79

]]></node>
<StgValue><ssdm name="tmp_7_78"/></StgValue>
</operation>

<operation id="1899" st_id="168" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_7_79 = mul nsw i32 %in_load_208, %in_load_80

]]></node>
<StgValue><ssdm name="tmp_7_79"/></StgValue>
</operation>

<operation id="1900" st_id="168" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_7_80 = mul nsw i32 %in_load_209, %in_load_81

]]></node>
<StgValue><ssdm name="tmp_7_80"/></StgValue>
</operation>

<operation id="1901" st_id="168" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="15">
<![CDATA[
:504  %in_load_82 = load i32* %in_addr_164, align 4

]]></node>
<StgValue><ssdm name="in_load_82"/></StgValue>
</operation>

<operation id="1902" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:505  %p_addr91 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 105, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr91"/></StgValue>
</operation>

<operation id="1903" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="64" op_0_bw="32">
<![CDATA[
:506  %tmp_346 = zext i32 %p_addr91 to i64

]]></node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1904" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:507  %in_addr_165 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_346

]]></node>
<StgValue><ssdm name="in_addr_165"/></StgValue>
</operation>

<operation id="1905" st_id="168" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="15">
<![CDATA[
:508  %in_load_210 = load i32* %in_addr_165, align 4

]]></node>
<StgValue><ssdm name="in_load_210"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1906" st_id="169" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_7_78 = mul nsw i32 %in_load_207, %in_load_79

]]></node>
<StgValue><ssdm name="tmp_7_78"/></StgValue>
</operation>

<operation id="1907" st_id="169" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_7_79 = mul nsw i32 %in_load_208, %in_load_80

]]></node>
<StgValue><ssdm name="tmp_7_79"/></StgValue>
</operation>

<operation id="1908" st_id="169" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_7_80 = mul nsw i32 %in_load_209, %in_load_81

]]></node>
<StgValue><ssdm name="tmp_7_80"/></StgValue>
</operation>

<operation id="1909" st_id="169" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="15">
<![CDATA[
:508  %in_load_210 = load i32* %in_addr_165, align 4

]]></node>
<StgValue><ssdm name="in_load_210"/></StgValue>
</operation>

<operation id="1910" st_id="169" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="15">
<![CDATA[
:510  %in_load_83 = load i32* %in_addr_166, align 4

]]></node>
<StgValue><ssdm name="in_load_83"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1911" st_id="170" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:491  %tmp_7_78 = mul nsw i32 %in_load_207, %in_load_79

]]></node>
<StgValue><ssdm name="tmp_7_78"/></StgValue>
</operation>

<operation id="1912" st_id="170" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_7_79 = mul nsw i32 %in_load_208, %in_load_80

]]></node>
<StgValue><ssdm name="tmp_7_79"/></StgValue>
</operation>

<operation id="1913" st_id="170" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_7_80 = mul nsw i32 %in_load_209, %in_load_81

]]></node>
<StgValue><ssdm name="tmp_7_80"/></StgValue>
</operation>

<operation id="1914" st_id="170" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_7_81 = mul nsw i32 %in_load_210, %in_load_82

]]></node>
<StgValue><ssdm name="tmp_7_81"/></StgValue>
</operation>

<operation id="1915" st_id="170" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="15">
<![CDATA[
:510  %in_load_83 = load i32* %in_addr_166, align 4

]]></node>
<StgValue><ssdm name="in_load_83"/></StgValue>
</operation>

<operation id="1916" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:511  %p_addr92 = add i15 %tmp_2_trn_cast1, -5760

]]></node>
<StgValue><ssdm name="p_addr92"/></StgValue>
</operation>

<operation id="1917" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="64" op_0_bw="15">
<![CDATA[
:512  %tmp_347 = zext i15 %p_addr92 to i64

]]></node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1918" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:513  %in_addr_167 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_347

]]></node>
<StgValue><ssdm name="in_addr_167"/></StgValue>
</operation>

<operation id="1919" st_id="170" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="15">
<![CDATA[
:514  %in_load_211 = load i32* %in_addr_167, align 4

]]></node>
<StgValue><ssdm name="in_load_211"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1920" st_id="171" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_7_79 = mul nsw i32 %in_load_208, %in_load_80

]]></node>
<StgValue><ssdm name="tmp_7_79"/></StgValue>
</operation>

<operation id="1921" st_id="171" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_7_80 = mul nsw i32 %in_load_209, %in_load_81

]]></node>
<StgValue><ssdm name="tmp_7_80"/></StgValue>
</operation>

<operation id="1922" st_id="171" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_7_81 = mul nsw i32 %in_load_210, %in_load_82

]]></node>
<StgValue><ssdm name="tmp_7_81"/></StgValue>
</operation>

<operation id="1923" st_id="171" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="15">
<![CDATA[
:514  %in_load_211 = load i32* %in_addr_167, align 4

]]></node>
<StgValue><ssdm name="in_load_211"/></StgValue>
</operation>

<operation id="1924" st_id="171" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="15">
<![CDATA[
:516  %in_load_84 = load i32* %in_addr_168, align 4

]]></node>
<StgValue><ssdm name="in_load_84"/></StgValue>
</operation>

<operation id="1925" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:854  %tmp80 = add i32 %tmp_7_77, %tmp_7_78

]]></node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1926" st_id="172" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  %tmp_7_79 = mul nsw i32 %in_load_208, %in_load_80

]]></node>
<StgValue><ssdm name="tmp_7_79"/></StgValue>
</operation>

<operation id="1927" st_id="172" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_7_80 = mul nsw i32 %in_load_209, %in_load_81

]]></node>
<StgValue><ssdm name="tmp_7_80"/></StgValue>
</operation>

<operation id="1928" st_id="172" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_7_81 = mul nsw i32 %in_load_210, %in_load_82

]]></node>
<StgValue><ssdm name="tmp_7_81"/></StgValue>
</operation>

<operation id="1929" st_id="172" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_7_82 = mul nsw i32 %in_load_211, %in_load_83

]]></node>
<StgValue><ssdm name="tmp_7_82"/></StgValue>
</operation>

<operation id="1930" st_id="172" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="15">
<![CDATA[
:516  %in_load_84 = load i32* %in_addr_168, align 4

]]></node>
<StgValue><ssdm name="in_load_84"/></StgValue>
</operation>

<operation id="1931" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:517  %p_addr93 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 53, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr93"/></StgValue>
</operation>

<operation id="1932" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="64" op_0_bw="32">
<![CDATA[
:518  %tmp_348 = zext i32 %p_addr93 to i64

]]></node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1933" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:519  %in_addr_169 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_348

]]></node>
<StgValue><ssdm name="in_addr_169"/></StgValue>
</operation>

<operation id="1934" st_id="172" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="15">
<![CDATA[
:520  %in_load_212 = load i32* %in_addr_169, align 4

]]></node>
<StgValue><ssdm name="in_load_212"/></StgValue>
</operation>

<operation id="1935" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:855  %tmp78 = add i32 %tmp80, %tmp79

]]></node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1936" st_id="173" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_7_80 = mul nsw i32 %in_load_209, %in_load_81

]]></node>
<StgValue><ssdm name="tmp_7_80"/></StgValue>
</operation>

<operation id="1937" st_id="173" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_7_81 = mul nsw i32 %in_load_210, %in_load_82

]]></node>
<StgValue><ssdm name="tmp_7_81"/></StgValue>
</operation>

<operation id="1938" st_id="173" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_7_82 = mul nsw i32 %in_load_211, %in_load_83

]]></node>
<StgValue><ssdm name="tmp_7_82"/></StgValue>
</operation>

<operation id="1939" st_id="173" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="15">
<![CDATA[
:520  %in_load_212 = load i32* %in_addr_169, align 4

]]></node>
<StgValue><ssdm name="in_load_212"/></StgValue>
</operation>

<operation id="1940" st_id="173" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="15">
<![CDATA[
:522  %in_load_85 = load i32* %in_addr_170, align 4

]]></node>
<StgValue><ssdm name="in_load_85"/></StgValue>
</operation>

<operation id="1941" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:856  %tmp74 = add i32 %tmp78, %tmp75

]]></node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1942" st_id="174" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:503  %tmp_7_80 = mul nsw i32 %in_load_209, %in_load_81

]]></node>
<StgValue><ssdm name="tmp_7_80"/></StgValue>
</operation>

<operation id="1943" st_id="174" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_7_81 = mul nsw i32 %in_load_210, %in_load_82

]]></node>
<StgValue><ssdm name="tmp_7_81"/></StgValue>
</operation>

<operation id="1944" st_id="174" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_7_82 = mul nsw i32 %in_load_211, %in_load_83

]]></node>
<StgValue><ssdm name="tmp_7_82"/></StgValue>
</operation>

<operation id="1945" st_id="174" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_7_83 = mul nsw i32 %in_load_212, %in_load_84

]]></node>
<StgValue><ssdm name="tmp_7_83"/></StgValue>
</operation>

<operation id="1946" st_id="174" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="15">
<![CDATA[
:522  %in_load_85 = load i32* %in_addr_170, align 4

]]></node>
<StgValue><ssdm name="in_load_85"/></StgValue>
</operation>

<operation id="1947" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:523  %p_addr94 = add i15 %tmp_2_trn_cast1, -5504

]]></node>
<StgValue><ssdm name="p_addr94"/></StgValue>
</operation>

<operation id="1948" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="64" op_0_bw="15">
<![CDATA[
:524  %tmp_349 = zext i15 %p_addr94 to i64

]]></node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1949" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:525  %in_addr_171 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_349

]]></node>
<StgValue><ssdm name="in_addr_171"/></StgValue>
</operation>

<operation id="1950" st_id="174" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="15">
<![CDATA[
:526  %in_load_213 = load i32* %in_addr_171, align 4

]]></node>
<StgValue><ssdm name="in_load_213"/></StgValue>
</operation>

<operation id="1951" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:857  %tmp66 = add i32 %tmp74, %tmp67

]]></node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1952" st_id="175" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_7_81 = mul nsw i32 %in_load_210, %in_load_82

]]></node>
<StgValue><ssdm name="tmp_7_81"/></StgValue>
</operation>

<operation id="1953" st_id="175" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_7_82 = mul nsw i32 %in_load_211, %in_load_83

]]></node>
<StgValue><ssdm name="tmp_7_82"/></StgValue>
</operation>

<operation id="1954" st_id="175" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_7_83 = mul nsw i32 %in_load_212, %in_load_84

]]></node>
<StgValue><ssdm name="tmp_7_83"/></StgValue>
</operation>

<operation id="1955" st_id="175" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="15">
<![CDATA[
:526  %in_load_213 = load i32* %in_addr_171, align 4

]]></node>
<StgValue><ssdm name="in_load_213"/></StgValue>
</operation>

<operation id="1956" st_id="175" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="15">
<![CDATA[
:528  %in_load_86 = load i32* %in_addr_172, align 4

]]></node>
<StgValue><ssdm name="in_load_86"/></StgValue>
</operation>

<operation id="1957" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:858  %tmp84 = add i32 %tmp_7_79, %tmp_7_80

]]></node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1958" st_id="176" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:509  %tmp_7_81 = mul nsw i32 %in_load_210, %in_load_82

]]></node>
<StgValue><ssdm name="tmp_7_81"/></StgValue>
</operation>

<operation id="1959" st_id="176" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_7_82 = mul nsw i32 %in_load_211, %in_load_83

]]></node>
<StgValue><ssdm name="tmp_7_82"/></StgValue>
</operation>

<operation id="1960" st_id="176" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_7_83 = mul nsw i32 %in_load_212, %in_load_84

]]></node>
<StgValue><ssdm name="tmp_7_83"/></StgValue>
</operation>

<operation id="1961" st_id="176" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:527  %tmp_7_84 = mul nsw i32 %in_load_213, %in_load_85

]]></node>
<StgValue><ssdm name="tmp_7_84"/></StgValue>
</operation>

<operation id="1962" st_id="176" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="15">
<![CDATA[
:528  %in_load_86 = load i32* %in_addr_172, align 4

]]></node>
<StgValue><ssdm name="in_load_86"/></StgValue>
</operation>

<operation id="1963" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:529  %p_addr95 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 107, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr95"/></StgValue>
</operation>

<operation id="1964" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="64" op_0_bw="32">
<![CDATA[
:530  %tmp_350 = zext i32 %p_addr95 to i64

]]></node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1965" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:531  %in_addr_173 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_350

]]></node>
<StgValue><ssdm name="in_addr_173"/></StgValue>
</operation>

<operation id="1966" st_id="176" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="15">
<![CDATA[
:532  %in_load_214 = load i32* %in_addr_173, align 4

]]></node>
<StgValue><ssdm name="in_load_214"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1967" st_id="177" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_7_82 = mul nsw i32 %in_load_211, %in_load_83

]]></node>
<StgValue><ssdm name="tmp_7_82"/></StgValue>
</operation>

<operation id="1968" st_id="177" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_7_83 = mul nsw i32 %in_load_212, %in_load_84

]]></node>
<StgValue><ssdm name="tmp_7_83"/></StgValue>
</operation>

<operation id="1969" st_id="177" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:527  %tmp_7_84 = mul nsw i32 %in_load_213, %in_load_85

]]></node>
<StgValue><ssdm name="tmp_7_84"/></StgValue>
</operation>

<operation id="1970" st_id="177" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="15">
<![CDATA[
:532  %in_load_214 = load i32* %in_addr_173, align 4

]]></node>
<StgValue><ssdm name="in_load_214"/></StgValue>
</operation>

<operation id="1971" st_id="177" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="15">
<![CDATA[
:534  %in_load_87 = load i32* %in_addr_174, align 4

]]></node>
<StgValue><ssdm name="in_load_87"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1972" st_id="178" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:515  %tmp_7_82 = mul nsw i32 %in_load_211, %in_load_83

]]></node>
<StgValue><ssdm name="tmp_7_82"/></StgValue>
</operation>

<operation id="1973" st_id="178" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_7_83 = mul nsw i32 %in_load_212, %in_load_84

]]></node>
<StgValue><ssdm name="tmp_7_83"/></StgValue>
</operation>

<operation id="1974" st_id="178" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:527  %tmp_7_84 = mul nsw i32 %in_load_213, %in_load_85

]]></node>
<StgValue><ssdm name="tmp_7_84"/></StgValue>
</operation>

<operation id="1975" st_id="178" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:533  %tmp_7_85 = mul nsw i32 %in_load_214, %in_load_86

]]></node>
<StgValue><ssdm name="tmp_7_85"/></StgValue>
</operation>

<operation id="1976" st_id="178" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="15">
<![CDATA[
:534  %in_load_87 = load i32* %in_addr_174, align 4

]]></node>
<StgValue><ssdm name="in_load_87"/></StgValue>
</operation>

<operation id="1977" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:535  %p_addr97 = add i15 %tmp_2_trn_cast1, -5248

]]></node>
<StgValue><ssdm name="p_addr97"/></StgValue>
</operation>

<operation id="1978" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="64" op_0_bw="15">
<![CDATA[
:536  %tmp_351 = zext i15 %p_addr97 to i64

]]></node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1979" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:537  %in_addr_175 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_351

]]></node>
<StgValue><ssdm name="in_addr_175"/></StgValue>
</operation>

<operation id="1980" st_id="178" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="15">
<![CDATA[
:538  %in_load_215 = load i32* %in_addr_175, align 4

]]></node>
<StgValue><ssdm name="in_load_215"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1981" st_id="179" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_7_83 = mul nsw i32 %in_load_212, %in_load_84

]]></node>
<StgValue><ssdm name="tmp_7_83"/></StgValue>
</operation>

<operation id="1982" st_id="179" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:527  %tmp_7_84 = mul nsw i32 %in_load_213, %in_load_85

]]></node>
<StgValue><ssdm name="tmp_7_84"/></StgValue>
</operation>

<operation id="1983" st_id="179" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:533  %tmp_7_85 = mul nsw i32 %in_load_214, %in_load_86

]]></node>
<StgValue><ssdm name="tmp_7_85"/></StgValue>
</operation>

<operation id="1984" st_id="179" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="15">
<![CDATA[
:538  %in_load_215 = load i32* %in_addr_175, align 4

]]></node>
<StgValue><ssdm name="in_load_215"/></StgValue>
</operation>

<operation id="1985" st_id="179" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="15">
<![CDATA[
:540  %in_load_88 = load i32* %in_addr_176, align 4

]]></node>
<StgValue><ssdm name="in_load_88"/></StgValue>
</operation>

<operation id="1986" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:859  %tmp85 = add i32 %tmp_7_81, %tmp_7_82

]]></node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1987" st_id="180" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:521  %tmp_7_83 = mul nsw i32 %in_load_212, %in_load_84

]]></node>
<StgValue><ssdm name="tmp_7_83"/></StgValue>
</operation>

<operation id="1988" st_id="180" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:527  %tmp_7_84 = mul nsw i32 %in_load_213, %in_load_85

]]></node>
<StgValue><ssdm name="tmp_7_84"/></StgValue>
</operation>

<operation id="1989" st_id="180" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:533  %tmp_7_85 = mul nsw i32 %in_load_214, %in_load_86

]]></node>
<StgValue><ssdm name="tmp_7_85"/></StgValue>
</operation>

<operation id="1990" st_id="180" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:539  %tmp_7_86 = mul nsw i32 %in_load_215, %in_load_87

]]></node>
<StgValue><ssdm name="tmp_7_86"/></StgValue>
</operation>

<operation id="1991" st_id="180" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="15">
<![CDATA[
:540  %in_load_88 = load i32* %in_addr_176, align 4

]]></node>
<StgValue><ssdm name="in_load_88"/></StgValue>
</operation>

<operation id="1992" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:541  %p_addr98 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 27, i10 %tmp_268)

]]></node>
<StgValue><ssdm name="p_addr98"/></StgValue>
</operation>

<operation id="1993" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="64" op_0_bw="32">
<![CDATA[
:542  %tmp_352 = zext i32 %p_addr98 to i64

]]></node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1994" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:543  %in_addr_177 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_352

]]></node>
<StgValue><ssdm name="in_addr_177"/></StgValue>
</operation>

<operation id="1995" st_id="180" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="15">
<![CDATA[
:544  %in_load_216 = load i32* %in_addr_177, align 4

]]></node>
<StgValue><ssdm name="in_load_216"/></StgValue>
</operation>

<operation id="1996" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:860  %tmp83 = add i32 %tmp85, %tmp84

]]></node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1997" st_id="181" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:527  %tmp_7_84 = mul nsw i32 %in_load_213, %in_load_85

]]></node>
<StgValue><ssdm name="tmp_7_84"/></StgValue>
</operation>

<operation id="1998" st_id="181" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:533  %tmp_7_85 = mul nsw i32 %in_load_214, %in_load_86

]]></node>
<StgValue><ssdm name="tmp_7_85"/></StgValue>
</operation>

<operation id="1999" st_id="181" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:539  %tmp_7_86 = mul nsw i32 %in_load_215, %in_load_87

]]></node>
<StgValue><ssdm name="tmp_7_86"/></StgValue>
</operation>

<operation id="2000" st_id="181" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="15">
<![CDATA[
:544  %in_load_216 = load i32* %in_addr_177, align 4

]]></node>
<StgValue><ssdm name="in_load_216"/></StgValue>
</operation>

<operation id="2001" st_id="181" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="15">
<![CDATA[
:546  %in_load_89 = load i32* %in_addr_178, align 4

]]></node>
<StgValue><ssdm name="in_load_89"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2002" st_id="182" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:527  %tmp_7_84 = mul nsw i32 %in_load_213, %in_load_85

]]></node>
<StgValue><ssdm name="tmp_7_84"/></StgValue>
</operation>

<operation id="2003" st_id="182" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:533  %tmp_7_85 = mul nsw i32 %in_load_214, %in_load_86

]]></node>
<StgValue><ssdm name="tmp_7_85"/></StgValue>
</operation>

<operation id="2004" st_id="182" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:539  %tmp_7_86 = mul nsw i32 %in_load_215, %in_load_87

]]></node>
<StgValue><ssdm name="tmp_7_86"/></StgValue>
</operation>

<operation id="2005" st_id="182" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %tmp_7_87 = mul nsw i32 %in_load_216, %in_load_88

]]></node>
<StgValue><ssdm name="tmp_7_87"/></StgValue>
</operation>

<operation id="2006" st_id="182" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="15">
<![CDATA[
:546  %in_load_89 = load i32* %in_addr_178, align 4

]]></node>
<StgValue><ssdm name="in_load_89"/></StgValue>
</operation>

<operation id="2007" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:547  %p_addr99 = add i15 %tmp_2_trn_cast1, -4992

]]></node>
<StgValue><ssdm name="p_addr99"/></StgValue>
</operation>

<operation id="2008" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="64" op_0_bw="15">
<![CDATA[
:548  %tmp_353 = zext i15 %p_addr99 to i64

]]></node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2009" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:549  %in_addr_179 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_353

]]></node>
<StgValue><ssdm name="in_addr_179"/></StgValue>
</operation>

<operation id="2010" st_id="182" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="15">
<![CDATA[
:550  %in_load_217 = load i32* %in_addr_179, align 4

]]></node>
<StgValue><ssdm name="in_load_217"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2011" st_id="183" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:533  %tmp_7_85 = mul nsw i32 %in_load_214, %in_load_86

]]></node>
<StgValue><ssdm name="tmp_7_85"/></StgValue>
</operation>

<operation id="2012" st_id="183" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:539  %tmp_7_86 = mul nsw i32 %in_load_215, %in_load_87

]]></node>
<StgValue><ssdm name="tmp_7_86"/></StgValue>
</operation>

<operation id="2013" st_id="183" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %tmp_7_87 = mul nsw i32 %in_load_216, %in_load_88

]]></node>
<StgValue><ssdm name="tmp_7_87"/></StgValue>
</operation>

<operation id="2014" st_id="183" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="15">
<![CDATA[
:550  %in_load_217 = load i32* %in_addr_179, align 4

]]></node>
<StgValue><ssdm name="in_load_217"/></StgValue>
</operation>

<operation id="2015" st_id="183" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="15">
<![CDATA[
:552  %in_load_90 = load i32* %in_addr_180, align 4

]]></node>
<StgValue><ssdm name="in_load_90"/></StgValue>
</operation>

<operation id="2016" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:861  %tmp87 = add i32 %tmp_7_83, %tmp_7_84

]]></node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2017" st_id="184" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:533  %tmp_7_85 = mul nsw i32 %in_load_214, %in_load_86

]]></node>
<StgValue><ssdm name="tmp_7_85"/></StgValue>
</operation>

<operation id="2018" st_id="184" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:539  %tmp_7_86 = mul nsw i32 %in_load_215, %in_load_87

]]></node>
<StgValue><ssdm name="tmp_7_86"/></StgValue>
</operation>

<operation id="2019" st_id="184" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %tmp_7_87 = mul nsw i32 %in_load_216, %in_load_88

]]></node>
<StgValue><ssdm name="tmp_7_87"/></StgValue>
</operation>

<operation id="2020" st_id="184" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:551  %tmp_7_88 = mul nsw i32 %in_load_217, %in_load_89

]]></node>
<StgValue><ssdm name="tmp_7_88"/></StgValue>
</operation>

<operation id="2021" st_id="184" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="15">
<![CDATA[
:552  %in_load_90 = load i32* %in_addr_180, align 4

]]></node>
<StgValue><ssdm name="in_load_90"/></StgValue>
</operation>

<operation id="2022" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:553  %p_addr100 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 109, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr100"/></StgValue>
</operation>

<operation id="2023" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="64" op_0_bw="32">
<![CDATA[
:554  %tmp_354 = zext i32 %p_addr100 to i64

]]></node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2024" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:555  %in_addr_181 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_354

]]></node>
<StgValue><ssdm name="in_addr_181"/></StgValue>
</operation>

<operation id="2025" st_id="184" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="15">
<![CDATA[
:556  %in_load_218 = load i32* %in_addr_181, align 4

]]></node>
<StgValue><ssdm name="in_load_218"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2026" st_id="185" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:539  %tmp_7_86 = mul nsw i32 %in_load_215, %in_load_87

]]></node>
<StgValue><ssdm name="tmp_7_86"/></StgValue>
</operation>

<operation id="2027" st_id="185" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %tmp_7_87 = mul nsw i32 %in_load_216, %in_load_88

]]></node>
<StgValue><ssdm name="tmp_7_87"/></StgValue>
</operation>

<operation id="2028" st_id="185" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:551  %tmp_7_88 = mul nsw i32 %in_load_217, %in_load_89

]]></node>
<StgValue><ssdm name="tmp_7_88"/></StgValue>
</operation>

<operation id="2029" st_id="185" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="15">
<![CDATA[
:556  %in_load_218 = load i32* %in_addr_181, align 4

]]></node>
<StgValue><ssdm name="in_load_218"/></StgValue>
</operation>

<operation id="2030" st_id="185" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="15">
<![CDATA[
:558  %in_load_91 = load i32* %in_addr_182, align 4

]]></node>
<StgValue><ssdm name="in_load_91"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2031" st_id="186" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:539  %tmp_7_86 = mul nsw i32 %in_load_215, %in_load_87

]]></node>
<StgValue><ssdm name="tmp_7_86"/></StgValue>
</operation>

<operation id="2032" st_id="186" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %tmp_7_87 = mul nsw i32 %in_load_216, %in_load_88

]]></node>
<StgValue><ssdm name="tmp_7_87"/></StgValue>
</operation>

<operation id="2033" st_id="186" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:551  %tmp_7_88 = mul nsw i32 %in_load_217, %in_load_89

]]></node>
<StgValue><ssdm name="tmp_7_88"/></StgValue>
</operation>

<operation id="2034" st_id="186" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:557  %tmp_7_89 = mul nsw i32 %in_load_218, %in_load_90

]]></node>
<StgValue><ssdm name="tmp_7_89"/></StgValue>
</operation>

<operation id="2035" st_id="186" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="15">
<![CDATA[
:558  %in_load_91 = load i32* %in_addr_182, align 4

]]></node>
<StgValue><ssdm name="in_load_91"/></StgValue>
</operation>

<operation id="2036" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:559  %p_addr101 = add i15 %tmp_2_trn_cast1, -4736

]]></node>
<StgValue><ssdm name="p_addr101"/></StgValue>
</operation>

<operation id="2037" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="64" op_0_bw="15">
<![CDATA[
:560  %tmp_355 = zext i15 %p_addr101 to i64

]]></node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2038" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:561  %in_addr_183 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_355

]]></node>
<StgValue><ssdm name="in_addr_183"/></StgValue>
</operation>

<operation id="2039" st_id="186" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="32" op_0_bw="15">
<![CDATA[
:562  %in_load_219 = load i32* %in_addr_183, align 4

]]></node>
<StgValue><ssdm name="in_load_219"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2040" st_id="187" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %tmp_7_87 = mul nsw i32 %in_load_216, %in_load_88

]]></node>
<StgValue><ssdm name="tmp_7_87"/></StgValue>
</operation>

<operation id="2041" st_id="187" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:551  %tmp_7_88 = mul nsw i32 %in_load_217, %in_load_89

]]></node>
<StgValue><ssdm name="tmp_7_88"/></StgValue>
</operation>

<operation id="2042" st_id="187" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:557  %tmp_7_89 = mul nsw i32 %in_load_218, %in_load_90

]]></node>
<StgValue><ssdm name="tmp_7_89"/></StgValue>
</operation>

<operation id="2043" st_id="187" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="32" op_0_bw="15">
<![CDATA[
:562  %in_load_219 = load i32* %in_addr_183, align 4

]]></node>
<StgValue><ssdm name="in_load_219"/></StgValue>
</operation>

<operation id="2044" st_id="187" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="32" op_0_bw="15">
<![CDATA[
:564  %in_load_92 = load i32* %in_addr_184, align 4

]]></node>
<StgValue><ssdm name="in_load_92"/></StgValue>
</operation>

<operation id="2045" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:862  %tmp88 = add i32 %tmp_7_85, %tmp_7_86

]]></node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2046" st_id="188" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:545  %tmp_7_87 = mul nsw i32 %in_load_216, %in_load_88

]]></node>
<StgValue><ssdm name="tmp_7_87"/></StgValue>
</operation>

<operation id="2047" st_id="188" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:551  %tmp_7_88 = mul nsw i32 %in_load_217, %in_load_89

]]></node>
<StgValue><ssdm name="tmp_7_88"/></StgValue>
</operation>

<operation id="2048" st_id="188" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:557  %tmp_7_89 = mul nsw i32 %in_load_218, %in_load_90

]]></node>
<StgValue><ssdm name="tmp_7_89"/></StgValue>
</operation>

<operation id="2049" st_id="188" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:563  %tmp_7_90 = mul nsw i32 %in_load_219, %in_load_91

]]></node>
<StgValue><ssdm name="tmp_7_90"/></StgValue>
</operation>

<operation id="2050" st_id="188" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="32" op_0_bw="15">
<![CDATA[
:564  %in_load_92 = load i32* %in_addr_184, align 4

]]></node>
<StgValue><ssdm name="in_load_92"/></StgValue>
</operation>

<operation id="2051" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:565  %p_addr102 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 55, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr102"/></StgValue>
</operation>

<operation id="2052" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="64" op_0_bw="32">
<![CDATA[
:566  %tmp_356 = zext i32 %p_addr102 to i64

]]></node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2053" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:567  %in_addr_185 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_356

]]></node>
<StgValue><ssdm name="in_addr_185"/></StgValue>
</operation>

<operation id="2054" st_id="188" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="15">
<![CDATA[
:568  %in_load_220 = load i32* %in_addr_185, align 4

]]></node>
<StgValue><ssdm name="in_load_220"/></StgValue>
</operation>

<operation id="2055" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:863  %tmp86 = add i32 %tmp88, %tmp87

]]></node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2056" st_id="189" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:551  %tmp_7_88 = mul nsw i32 %in_load_217, %in_load_89

]]></node>
<StgValue><ssdm name="tmp_7_88"/></StgValue>
</operation>

<operation id="2057" st_id="189" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:557  %tmp_7_89 = mul nsw i32 %in_load_218, %in_load_90

]]></node>
<StgValue><ssdm name="tmp_7_89"/></StgValue>
</operation>

<operation id="2058" st_id="189" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:563  %tmp_7_90 = mul nsw i32 %in_load_219, %in_load_91

]]></node>
<StgValue><ssdm name="tmp_7_90"/></StgValue>
</operation>

<operation id="2059" st_id="189" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="15">
<![CDATA[
:568  %in_load_220 = load i32* %in_addr_185, align 4

]]></node>
<StgValue><ssdm name="in_load_220"/></StgValue>
</operation>

<operation id="2060" st_id="189" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="15">
<![CDATA[
:570  %in_load_93 = load i32* %in_addr_186, align 4

]]></node>
<StgValue><ssdm name="in_load_93"/></StgValue>
</operation>

<operation id="2061" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:864  %tmp82 = add i32 %tmp86, %tmp83

]]></node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2062" st_id="190" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:551  %tmp_7_88 = mul nsw i32 %in_load_217, %in_load_89

]]></node>
<StgValue><ssdm name="tmp_7_88"/></StgValue>
</operation>

<operation id="2063" st_id="190" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:557  %tmp_7_89 = mul nsw i32 %in_load_218, %in_load_90

]]></node>
<StgValue><ssdm name="tmp_7_89"/></StgValue>
</operation>

<operation id="2064" st_id="190" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:563  %tmp_7_90 = mul nsw i32 %in_load_219, %in_load_91

]]></node>
<StgValue><ssdm name="tmp_7_90"/></StgValue>
</operation>

<operation id="2065" st_id="190" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %tmp_7_91 = mul nsw i32 %in_load_220, %in_load_92

]]></node>
<StgValue><ssdm name="tmp_7_91"/></StgValue>
</operation>

<operation id="2066" st_id="190" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="15">
<![CDATA[
:570  %in_load_93 = load i32* %in_addr_186, align 4

]]></node>
<StgValue><ssdm name="in_load_93"/></StgValue>
</operation>

<operation id="2067" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:571  %p_addr103 = add i15 %tmp_2_trn_cast1, -4480

]]></node>
<StgValue><ssdm name="p_addr103"/></StgValue>
</operation>

<operation id="2068" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="64" op_0_bw="15">
<![CDATA[
:572  %tmp_357 = zext i15 %p_addr103 to i64

]]></node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2069" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:573  %in_addr_187 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_357

]]></node>
<StgValue><ssdm name="in_addr_187"/></StgValue>
</operation>

<operation id="2070" st_id="190" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="15">
<![CDATA[
:574  %in_load_221 = load i32* %in_addr_187, align 4

]]></node>
<StgValue><ssdm name="in_load_221"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2071" st_id="191" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:557  %tmp_7_89 = mul nsw i32 %in_load_218, %in_load_90

]]></node>
<StgValue><ssdm name="tmp_7_89"/></StgValue>
</operation>

<operation id="2072" st_id="191" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:563  %tmp_7_90 = mul nsw i32 %in_load_219, %in_load_91

]]></node>
<StgValue><ssdm name="tmp_7_90"/></StgValue>
</operation>

<operation id="2073" st_id="191" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %tmp_7_91 = mul nsw i32 %in_load_220, %in_load_92

]]></node>
<StgValue><ssdm name="tmp_7_91"/></StgValue>
</operation>

<operation id="2074" st_id="191" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="15">
<![CDATA[
:574  %in_load_221 = load i32* %in_addr_187, align 4

]]></node>
<StgValue><ssdm name="in_load_221"/></StgValue>
</operation>

<operation id="2075" st_id="191" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="32" op_0_bw="15">
<![CDATA[
:576  %in_load_94 = load i32* %in_addr_188, align 4

]]></node>
<StgValue><ssdm name="in_load_94"/></StgValue>
</operation>

<operation id="2076" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:865  %tmp91 = add i32 %tmp_7_87, %tmp_7_88

]]></node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2077" st_id="192" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:557  %tmp_7_89 = mul nsw i32 %in_load_218, %in_load_90

]]></node>
<StgValue><ssdm name="tmp_7_89"/></StgValue>
</operation>

<operation id="2078" st_id="192" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:563  %tmp_7_90 = mul nsw i32 %in_load_219, %in_load_91

]]></node>
<StgValue><ssdm name="tmp_7_90"/></StgValue>
</operation>

<operation id="2079" st_id="192" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %tmp_7_91 = mul nsw i32 %in_load_220, %in_load_92

]]></node>
<StgValue><ssdm name="tmp_7_91"/></StgValue>
</operation>

<operation id="2080" st_id="192" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %tmp_7_92 = mul nsw i32 %in_load_221, %in_load_93

]]></node>
<StgValue><ssdm name="tmp_7_92"/></StgValue>
</operation>

<operation id="2081" st_id="192" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="32" op_0_bw="15">
<![CDATA[
:576  %in_load_94 = load i32* %in_addr_188, align 4

]]></node>
<StgValue><ssdm name="in_load_94"/></StgValue>
</operation>

<operation id="2082" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:577  %p_addr104 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 111, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr104"/></StgValue>
</operation>

<operation id="2083" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="64" op_0_bw="32">
<![CDATA[
:578  %tmp_358 = zext i32 %p_addr104 to i64

]]></node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="2084" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:579  %in_addr_189 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_358

]]></node>
<StgValue><ssdm name="in_addr_189"/></StgValue>
</operation>

<operation id="2085" st_id="192" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="15">
<![CDATA[
:580  %in_load_222 = load i32* %in_addr_189, align 4

]]></node>
<StgValue><ssdm name="in_load_222"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2086" st_id="193" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:563  %tmp_7_90 = mul nsw i32 %in_load_219, %in_load_91

]]></node>
<StgValue><ssdm name="tmp_7_90"/></StgValue>
</operation>

<operation id="2087" st_id="193" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %tmp_7_91 = mul nsw i32 %in_load_220, %in_load_92

]]></node>
<StgValue><ssdm name="tmp_7_91"/></StgValue>
</operation>

<operation id="2088" st_id="193" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %tmp_7_92 = mul nsw i32 %in_load_221, %in_load_93

]]></node>
<StgValue><ssdm name="tmp_7_92"/></StgValue>
</operation>

<operation id="2089" st_id="193" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="15">
<![CDATA[
:580  %in_load_222 = load i32* %in_addr_189, align 4

]]></node>
<StgValue><ssdm name="in_load_222"/></StgValue>
</operation>

<operation id="2090" st_id="193" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="15">
<![CDATA[
:582  %in_load_95 = load i32* %in_addr_190, align 4

]]></node>
<StgValue><ssdm name="in_load_95"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2091" st_id="194" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:563  %tmp_7_90 = mul nsw i32 %in_load_219, %in_load_91

]]></node>
<StgValue><ssdm name="tmp_7_90"/></StgValue>
</operation>

<operation id="2092" st_id="194" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %tmp_7_91 = mul nsw i32 %in_load_220, %in_load_92

]]></node>
<StgValue><ssdm name="tmp_7_91"/></StgValue>
</operation>

<operation id="2093" st_id="194" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %tmp_7_92 = mul nsw i32 %in_load_221, %in_load_93

]]></node>
<StgValue><ssdm name="tmp_7_92"/></StgValue>
</operation>

<operation id="2094" st_id="194" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_7_93 = mul nsw i32 %in_load_222, %in_load_94

]]></node>
<StgValue><ssdm name="tmp_7_93"/></StgValue>
</operation>

<operation id="2095" st_id="194" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="15">
<![CDATA[
:582  %in_load_95 = load i32* %in_addr_190, align 4

]]></node>
<StgValue><ssdm name="in_load_95"/></StgValue>
</operation>

<operation id="2096" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:583  %p_addr105 = add i15 %tmp_2_trn_cast1, -4224

]]></node>
<StgValue><ssdm name="p_addr105"/></StgValue>
</operation>

<operation id="2097" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="64" op_0_bw="15">
<![CDATA[
:584  %tmp_359 = zext i15 %p_addr105 to i64

]]></node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2098" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:585  %in_addr_191 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_359

]]></node>
<StgValue><ssdm name="in_addr_191"/></StgValue>
</operation>

<operation id="2099" st_id="194" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="15">
<![CDATA[
:586  %in_load_223 = load i32* %in_addr_191, align 4

]]></node>
<StgValue><ssdm name="in_load_223"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2100" st_id="195" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %tmp_7_91 = mul nsw i32 %in_load_220, %in_load_92

]]></node>
<StgValue><ssdm name="tmp_7_91"/></StgValue>
</operation>

<operation id="2101" st_id="195" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %tmp_7_92 = mul nsw i32 %in_load_221, %in_load_93

]]></node>
<StgValue><ssdm name="tmp_7_92"/></StgValue>
</operation>

<operation id="2102" st_id="195" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_7_93 = mul nsw i32 %in_load_222, %in_load_94

]]></node>
<StgValue><ssdm name="tmp_7_93"/></StgValue>
</operation>

<operation id="2103" st_id="195" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="15">
<![CDATA[
:586  %in_load_223 = load i32* %in_addr_191, align 4

]]></node>
<StgValue><ssdm name="in_load_223"/></StgValue>
</operation>

<operation id="2104" st_id="195" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="32" op_0_bw="15">
<![CDATA[
:588  %in_load_96 = load i32* %in_addr_192, align 4

]]></node>
<StgValue><ssdm name="in_load_96"/></StgValue>
</operation>

<operation id="2105" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:866  %tmp92 = add i32 %tmp_7_89, %tmp_7_90

]]></node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2106" st_id="196" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:569  %tmp_7_91 = mul nsw i32 %in_load_220, %in_load_92

]]></node>
<StgValue><ssdm name="tmp_7_91"/></StgValue>
</operation>

<operation id="2107" st_id="196" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %tmp_7_92 = mul nsw i32 %in_load_221, %in_load_93

]]></node>
<StgValue><ssdm name="tmp_7_92"/></StgValue>
</operation>

<operation id="2108" st_id="196" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_7_93 = mul nsw i32 %in_load_222, %in_load_94

]]></node>
<StgValue><ssdm name="tmp_7_93"/></StgValue>
</operation>

<operation id="2109" st_id="196" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:587  %tmp_7_94 = mul nsw i32 %in_load_223, %in_load_95

]]></node>
<StgValue><ssdm name="tmp_7_94"/></StgValue>
</operation>

<operation id="2110" st_id="196" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="32" op_0_bw="15">
<![CDATA[
:588  %in_load_96 = load i32* %in_addr_192, align 4

]]></node>
<StgValue><ssdm name="in_load_96"/></StgValue>
</operation>

<operation id="2111" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
:589  %p_addr106 = call i32 @_ssdm_op_BitConcatenate.i32.i20.i12(i20 7, i12 %tmp_294)

]]></node>
<StgValue><ssdm name="p_addr106"/></StgValue>
</operation>

<operation id="2112" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="64" op_0_bw="32">
<![CDATA[
:590  %tmp_360 = zext i32 %p_addr106 to i64

]]></node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2113" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:591  %in_addr_193 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_360

]]></node>
<StgValue><ssdm name="in_addr_193"/></StgValue>
</operation>

<operation id="2114" st_id="196" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="15">
<![CDATA[
:592  %in_load_224 = load i32* %in_addr_193, align 4

]]></node>
<StgValue><ssdm name="in_load_224"/></StgValue>
</operation>

<operation id="2115" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:867  %tmp90 = add i32 %tmp92, %tmp91

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2116" st_id="197" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %tmp_7_92 = mul nsw i32 %in_load_221, %in_load_93

]]></node>
<StgValue><ssdm name="tmp_7_92"/></StgValue>
</operation>

<operation id="2117" st_id="197" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_7_93 = mul nsw i32 %in_load_222, %in_load_94

]]></node>
<StgValue><ssdm name="tmp_7_93"/></StgValue>
</operation>

<operation id="2118" st_id="197" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:587  %tmp_7_94 = mul nsw i32 %in_load_223, %in_load_95

]]></node>
<StgValue><ssdm name="tmp_7_94"/></StgValue>
</operation>

<operation id="2119" st_id="197" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="15">
<![CDATA[
:592  %in_load_224 = load i32* %in_addr_193, align 4

]]></node>
<StgValue><ssdm name="in_load_224"/></StgValue>
</operation>

<operation id="2120" st_id="197" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="15">
<![CDATA[
:594  %in_load_97 = load i32* %in_addr_194, align 4

]]></node>
<StgValue><ssdm name="in_load_97"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2121" st_id="198" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:575  %tmp_7_92 = mul nsw i32 %in_load_221, %in_load_93

]]></node>
<StgValue><ssdm name="tmp_7_92"/></StgValue>
</operation>

<operation id="2122" st_id="198" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_7_93 = mul nsw i32 %in_load_222, %in_load_94

]]></node>
<StgValue><ssdm name="tmp_7_93"/></StgValue>
</operation>

<operation id="2123" st_id="198" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:587  %tmp_7_94 = mul nsw i32 %in_load_223, %in_load_95

]]></node>
<StgValue><ssdm name="tmp_7_94"/></StgValue>
</operation>

<operation id="2124" st_id="198" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_7_95 = mul nsw i32 %in_load_224, %in_load_96

]]></node>
<StgValue><ssdm name="tmp_7_95"/></StgValue>
</operation>

<operation id="2125" st_id="198" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="15">
<![CDATA[
:594  %in_load_97 = load i32* %in_addr_194, align 4

]]></node>
<StgValue><ssdm name="in_load_97"/></StgValue>
</operation>

<operation id="2126" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:595  %p_addr107 = add i15 %tmp_2_trn_cast1, -3968

]]></node>
<StgValue><ssdm name="p_addr107"/></StgValue>
</operation>

<operation id="2127" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="64" op_0_bw="15">
<![CDATA[
:596  %tmp_361 = zext i15 %p_addr107 to i64

]]></node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2128" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:597  %in_addr_195 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_361

]]></node>
<StgValue><ssdm name="in_addr_195"/></StgValue>
</operation>

<operation id="2129" st_id="198" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="15">
<![CDATA[
:598  %in_load_225 = load i32* %in_addr_195, align 4

]]></node>
<StgValue><ssdm name="in_load_225"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2130" st_id="199" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_7_93 = mul nsw i32 %in_load_222, %in_load_94

]]></node>
<StgValue><ssdm name="tmp_7_93"/></StgValue>
</operation>

<operation id="2131" st_id="199" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:587  %tmp_7_94 = mul nsw i32 %in_load_223, %in_load_95

]]></node>
<StgValue><ssdm name="tmp_7_94"/></StgValue>
</operation>

<operation id="2132" st_id="199" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_7_95 = mul nsw i32 %in_load_224, %in_load_96

]]></node>
<StgValue><ssdm name="tmp_7_95"/></StgValue>
</operation>

<operation id="2133" st_id="199" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="15">
<![CDATA[
:598  %in_load_225 = load i32* %in_addr_195, align 4

]]></node>
<StgValue><ssdm name="in_load_225"/></StgValue>
</operation>

<operation id="2134" st_id="199" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="15">
<![CDATA[
:600  %in_load_98 = load i32* %in_addr_196, align 4

]]></node>
<StgValue><ssdm name="in_load_98"/></StgValue>
</operation>

<operation id="2135" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:868  %tmp94 = add i32 %tmp_7_91, %tmp_7_92

]]></node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2136" st_id="200" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:581  %tmp_7_93 = mul nsw i32 %in_load_222, %in_load_94

]]></node>
<StgValue><ssdm name="tmp_7_93"/></StgValue>
</operation>

<operation id="2137" st_id="200" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:587  %tmp_7_94 = mul nsw i32 %in_load_223, %in_load_95

]]></node>
<StgValue><ssdm name="tmp_7_94"/></StgValue>
</operation>

<operation id="2138" st_id="200" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_7_95 = mul nsw i32 %in_load_224, %in_load_96

]]></node>
<StgValue><ssdm name="tmp_7_95"/></StgValue>
</operation>

<operation id="2139" st_id="200" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:599  %tmp_7_96 = mul nsw i32 %in_load_225, %in_load_97

]]></node>
<StgValue><ssdm name="tmp_7_96"/></StgValue>
</operation>

<operation id="2140" st_id="200" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="15">
<![CDATA[
:600  %in_load_98 = load i32* %in_addr_196, align 4

]]></node>
<StgValue><ssdm name="in_load_98"/></StgValue>
</operation>

<operation id="2141" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:601  %p_addr109 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 113, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr109"/></StgValue>
</operation>

<operation id="2142" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="64" op_0_bw="32">
<![CDATA[
:602  %tmp_362 = zext i32 %p_addr109 to i64

]]></node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2143" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:603  %in_addr_197 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_362

]]></node>
<StgValue><ssdm name="in_addr_197"/></StgValue>
</operation>

<operation id="2144" st_id="200" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="15">
<![CDATA[
:604  %in_load_226 = load i32* %in_addr_197, align 4

]]></node>
<StgValue><ssdm name="in_load_226"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2145" st_id="201" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:587  %tmp_7_94 = mul nsw i32 %in_load_223, %in_load_95

]]></node>
<StgValue><ssdm name="tmp_7_94"/></StgValue>
</operation>

<operation id="2146" st_id="201" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_7_95 = mul nsw i32 %in_load_224, %in_load_96

]]></node>
<StgValue><ssdm name="tmp_7_95"/></StgValue>
</operation>

<operation id="2147" st_id="201" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:599  %tmp_7_96 = mul nsw i32 %in_load_225, %in_load_97

]]></node>
<StgValue><ssdm name="tmp_7_96"/></StgValue>
</operation>

<operation id="2148" st_id="201" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="15">
<![CDATA[
:604  %in_load_226 = load i32* %in_addr_197, align 4

]]></node>
<StgValue><ssdm name="in_load_226"/></StgValue>
</operation>

<operation id="2149" st_id="201" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="15">
<![CDATA[
:606  %in_load_99 = load i32* %in_addr_198, align 4

]]></node>
<StgValue><ssdm name="in_load_99"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2150" st_id="202" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:587  %tmp_7_94 = mul nsw i32 %in_load_223, %in_load_95

]]></node>
<StgValue><ssdm name="tmp_7_94"/></StgValue>
</operation>

<operation id="2151" st_id="202" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_7_95 = mul nsw i32 %in_load_224, %in_load_96

]]></node>
<StgValue><ssdm name="tmp_7_95"/></StgValue>
</operation>

<operation id="2152" st_id="202" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:599  %tmp_7_96 = mul nsw i32 %in_load_225, %in_load_97

]]></node>
<StgValue><ssdm name="tmp_7_96"/></StgValue>
</operation>

<operation id="2153" st_id="202" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_7_97 = mul nsw i32 %in_load_226, %in_load_98

]]></node>
<StgValue><ssdm name="tmp_7_97"/></StgValue>
</operation>

<operation id="2154" st_id="202" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="15">
<![CDATA[
:606  %in_load_99 = load i32* %in_addr_198, align 4

]]></node>
<StgValue><ssdm name="in_load_99"/></StgValue>
</operation>

<operation id="2155" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:607  %p_addr110 = add i15 %tmp_2_trn_cast1, -3712

]]></node>
<StgValue><ssdm name="p_addr110"/></StgValue>
</operation>

<operation id="2156" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="64" op_0_bw="15">
<![CDATA[
:608  %tmp_363 = zext i15 %p_addr110 to i64

]]></node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2157" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:609  %in_addr_199 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_363

]]></node>
<StgValue><ssdm name="in_addr_199"/></StgValue>
</operation>

<operation id="2158" st_id="202" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="15">
<![CDATA[
:610  %in_load_227 = load i32* %in_addr_199, align 4

]]></node>
<StgValue><ssdm name="in_load_227"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2159" st_id="203" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_7_95 = mul nsw i32 %in_load_224, %in_load_96

]]></node>
<StgValue><ssdm name="tmp_7_95"/></StgValue>
</operation>

<operation id="2160" st_id="203" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:599  %tmp_7_96 = mul nsw i32 %in_load_225, %in_load_97

]]></node>
<StgValue><ssdm name="tmp_7_96"/></StgValue>
</operation>

<operation id="2161" st_id="203" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_7_97 = mul nsw i32 %in_load_226, %in_load_98

]]></node>
<StgValue><ssdm name="tmp_7_97"/></StgValue>
</operation>

<operation id="2162" st_id="203" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="15">
<![CDATA[
:610  %in_load_227 = load i32* %in_addr_199, align 4

]]></node>
<StgValue><ssdm name="in_load_227"/></StgValue>
</operation>

<operation id="2163" st_id="203" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="15">
<![CDATA[
:612  %in_load_100 = load i32* %in_addr_200, align 4

]]></node>
<StgValue><ssdm name="in_load_100"/></StgValue>
</operation>

<operation id="2164" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:869  %tmp95 = add i32 %tmp_7_93, %tmp_7_94

]]></node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2165" st_id="204" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:593  %tmp_7_95 = mul nsw i32 %in_load_224, %in_load_96

]]></node>
<StgValue><ssdm name="tmp_7_95"/></StgValue>
</operation>

<operation id="2166" st_id="204" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:599  %tmp_7_96 = mul nsw i32 %in_load_225, %in_load_97

]]></node>
<StgValue><ssdm name="tmp_7_96"/></StgValue>
</operation>

<operation id="2167" st_id="204" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_7_97 = mul nsw i32 %in_load_226, %in_load_98

]]></node>
<StgValue><ssdm name="tmp_7_97"/></StgValue>
</operation>

<operation id="2168" st_id="204" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:611  %tmp_7_98 = mul nsw i32 %in_load_227, %in_load_99

]]></node>
<StgValue><ssdm name="tmp_7_98"/></StgValue>
</operation>

<operation id="2169" st_id="204" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="15">
<![CDATA[
:612  %in_load_100 = load i32* %in_addr_200, align 4

]]></node>
<StgValue><ssdm name="in_load_100"/></StgValue>
</operation>

<operation id="2170" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:613  %p_addr111 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 57, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr111"/></StgValue>
</operation>

<operation id="2171" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="64" op_0_bw="32">
<![CDATA[
:614  %tmp_364 = zext i32 %p_addr111 to i64

]]></node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2172" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:615  %in_addr_201 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_364

]]></node>
<StgValue><ssdm name="in_addr_201"/></StgValue>
</operation>

<operation id="2173" st_id="204" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="15">
<![CDATA[
:616  %in_load_228 = load i32* %in_addr_201, align 4

]]></node>
<StgValue><ssdm name="in_load_228"/></StgValue>
</operation>

<operation id="2174" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:870  %tmp93 = add i32 %tmp95, %tmp94

]]></node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2175" st_id="205" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:599  %tmp_7_96 = mul nsw i32 %in_load_225, %in_load_97

]]></node>
<StgValue><ssdm name="tmp_7_96"/></StgValue>
</operation>

<operation id="2176" st_id="205" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_7_97 = mul nsw i32 %in_load_226, %in_load_98

]]></node>
<StgValue><ssdm name="tmp_7_97"/></StgValue>
</operation>

<operation id="2177" st_id="205" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:611  %tmp_7_98 = mul nsw i32 %in_load_227, %in_load_99

]]></node>
<StgValue><ssdm name="tmp_7_98"/></StgValue>
</operation>

<operation id="2178" st_id="205" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="15">
<![CDATA[
:616  %in_load_228 = load i32* %in_addr_201, align 4

]]></node>
<StgValue><ssdm name="in_load_228"/></StgValue>
</operation>

<operation id="2179" st_id="205" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="15">
<![CDATA[
:618  %in_load_101 = load i32* %in_addr_202, align 4

]]></node>
<StgValue><ssdm name="in_load_101"/></StgValue>
</operation>

<operation id="2180" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:871  %tmp89 = add i32 %tmp93, %tmp90

]]></node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2181" st_id="206" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:599  %tmp_7_96 = mul nsw i32 %in_load_225, %in_load_97

]]></node>
<StgValue><ssdm name="tmp_7_96"/></StgValue>
</operation>

<operation id="2182" st_id="206" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_7_97 = mul nsw i32 %in_load_226, %in_load_98

]]></node>
<StgValue><ssdm name="tmp_7_97"/></StgValue>
</operation>

<operation id="2183" st_id="206" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:611  %tmp_7_98 = mul nsw i32 %in_load_227, %in_load_99

]]></node>
<StgValue><ssdm name="tmp_7_98"/></StgValue>
</operation>

<operation id="2184" st_id="206" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:617  %tmp_7_99 = mul nsw i32 %in_load_228, %in_load_100

]]></node>
<StgValue><ssdm name="tmp_7_99"/></StgValue>
</operation>

<operation id="2185" st_id="206" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="15">
<![CDATA[
:618  %in_load_101 = load i32* %in_addr_202, align 4

]]></node>
<StgValue><ssdm name="in_load_101"/></StgValue>
</operation>

<operation id="2186" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:619  %p_addr112 = add i15 %tmp_2_trn_cast1, -3456

]]></node>
<StgValue><ssdm name="p_addr112"/></StgValue>
</operation>

<operation id="2187" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="64" op_0_bw="15">
<![CDATA[
:620  %tmp_365 = zext i15 %p_addr112 to i64

]]></node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2188" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:621  %in_addr_203 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_365

]]></node>
<StgValue><ssdm name="in_addr_203"/></StgValue>
</operation>

<operation id="2189" st_id="206" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="32" op_0_bw="15">
<![CDATA[
:622  %in_load_229 = load i32* %in_addr_203, align 4

]]></node>
<StgValue><ssdm name="in_load_229"/></StgValue>
</operation>

<operation id="2190" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:872  %tmp81 = add i32 %tmp89, %tmp82

]]></node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2191" st_id="207" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_7_97 = mul nsw i32 %in_load_226, %in_load_98

]]></node>
<StgValue><ssdm name="tmp_7_97"/></StgValue>
</operation>

<operation id="2192" st_id="207" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:611  %tmp_7_98 = mul nsw i32 %in_load_227, %in_load_99

]]></node>
<StgValue><ssdm name="tmp_7_98"/></StgValue>
</operation>

<operation id="2193" st_id="207" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:617  %tmp_7_99 = mul nsw i32 %in_load_228, %in_load_100

]]></node>
<StgValue><ssdm name="tmp_7_99"/></StgValue>
</operation>

<operation id="2194" st_id="207" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="32" op_0_bw="15">
<![CDATA[
:622  %in_load_229 = load i32* %in_addr_203, align 4

]]></node>
<StgValue><ssdm name="in_load_229"/></StgValue>
</operation>

<operation id="2195" st_id="207" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="15">
<![CDATA[
:624  %in_load_102 = load i32* %in_addr_204, align 4

]]></node>
<StgValue><ssdm name="in_load_102"/></StgValue>
</operation>

<operation id="2196" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:873  %tmp65 = add i32 %tmp81, %tmp66

]]></node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="2197" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:874  %tmp100 = add i32 %tmp_7_95, %tmp_7_96

]]></node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2198" st_id="208" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:605  %tmp_7_97 = mul nsw i32 %in_load_226, %in_load_98

]]></node>
<StgValue><ssdm name="tmp_7_97"/></StgValue>
</operation>

<operation id="2199" st_id="208" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:611  %tmp_7_98 = mul nsw i32 %in_load_227, %in_load_99

]]></node>
<StgValue><ssdm name="tmp_7_98"/></StgValue>
</operation>

<operation id="2200" st_id="208" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:617  %tmp_7_99 = mul nsw i32 %in_load_228, %in_load_100

]]></node>
<StgValue><ssdm name="tmp_7_99"/></StgValue>
</operation>

<operation id="2201" st_id="208" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:623  %tmp_7_100 = mul nsw i32 %in_load_229, %in_load_101

]]></node>
<StgValue><ssdm name="tmp_7_100"/></StgValue>
</operation>

<operation id="2202" st_id="208" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="15">
<![CDATA[
:624  %in_load_102 = load i32* %in_addr_204, align 4

]]></node>
<StgValue><ssdm name="in_load_102"/></StgValue>
</operation>

<operation id="2203" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:625  %p_addr113 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 115, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr113"/></StgValue>
</operation>

<operation id="2204" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="64" op_0_bw="32">
<![CDATA[
:626  %tmp_366 = zext i32 %p_addr113 to i64

]]></node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2205" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:627  %in_addr_205 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_366

]]></node>
<StgValue><ssdm name="in_addr_205"/></StgValue>
</operation>

<operation id="2206" st_id="208" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="32" op_0_bw="15">
<![CDATA[
:628  %in_load_230 = load i32* %in_addr_205, align 4

]]></node>
<StgValue><ssdm name="in_load_230"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2207" st_id="209" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:611  %tmp_7_98 = mul nsw i32 %in_load_227, %in_load_99

]]></node>
<StgValue><ssdm name="tmp_7_98"/></StgValue>
</operation>

<operation id="2208" st_id="209" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:617  %tmp_7_99 = mul nsw i32 %in_load_228, %in_load_100

]]></node>
<StgValue><ssdm name="tmp_7_99"/></StgValue>
</operation>

<operation id="2209" st_id="209" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:623  %tmp_7_100 = mul nsw i32 %in_load_229, %in_load_101

]]></node>
<StgValue><ssdm name="tmp_7_100"/></StgValue>
</operation>

<operation id="2210" st_id="209" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="32" op_0_bw="15">
<![CDATA[
:628  %in_load_230 = load i32* %in_addr_205, align 4

]]></node>
<StgValue><ssdm name="in_load_230"/></StgValue>
</operation>

<operation id="2211" st_id="209" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="15">
<![CDATA[
:630  %in_load_103 = load i32* %in_addr_206, align 4

]]></node>
<StgValue><ssdm name="in_load_103"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2212" st_id="210" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:611  %tmp_7_98 = mul nsw i32 %in_load_227, %in_load_99

]]></node>
<StgValue><ssdm name="tmp_7_98"/></StgValue>
</operation>

<operation id="2213" st_id="210" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:617  %tmp_7_99 = mul nsw i32 %in_load_228, %in_load_100

]]></node>
<StgValue><ssdm name="tmp_7_99"/></StgValue>
</operation>

<operation id="2214" st_id="210" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:623  %tmp_7_100 = mul nsw i32 %in_load_229, %in_load_101

]]></node>
<StgValue><ssdm name="tmp_7_100"/></StgValue>
</operation>

<operation id="2215" st_id="210" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:629  %tmp_7_101 = mul nsw i32 %in_load_230, %in_load_102

]]></node>
<StgValue><ssdm name="tmp_7_101"/></StgValue>
</operation>

<operation id="2216" st_id="210" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="15">
<![CDATA[
:630  %in_load_103 = load i32* %in_addr_206, align 4

]]></node>
<StgValue><ssdm name="in_load_103"/></StgValue>
</operation>

<operation id="2217" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:631  %p_addr114 = add i15 %tmp_2_trn_cast1, -3200

]]></node>
<StgValue><ssdm name="p_addr114"/></StgValue>
</operation>

<operation id="2218" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="64" op_0_bw="15">
<![CDATA[
:632  %tmp_367 = zext i15 %p_addr114 to i64

]]></node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2219" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:633  %in_addr_207 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_367

]]></node>
<StgValue><ssdm name="in_addr_207"/></StgValue>
</operation>

<operation id="2220" st_id="210" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="15">
<![CDATA[
:634  %in_load_231 = load i32* %in_addr_207, align 4

]]></node>
<StgValue><ssdm name="in_load_231"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2221" st_id="211" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:617  %tmp_7_99 = mul nsw i32 %in_load_228, %in_load_100

]]></node>
<StgValue><ssdm name="tmp_7_99"/></StgValue>
</operation>

<operation id="2222" st_id="211" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:623  %tmp_7_100 = mul nsw i32 %in_load_229, %in_load_101

]]></node>
<StgValue><ssdm name="tmp_7_100"/></StgValue>
</operation>

<operation id="2223" st_id="211" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:629  %tmp_7_101 = mul nsw i32 %in_load_230, %in_load_102

]]></node>
<StgValue><ssdm name="tmp_7_101"/></StgValue>
</operation>

<operation id="2224" st_id="211" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="15">
<![CDATA[
:634  %in_load_231 = load i32* %in_addr_207, align 4

]]></node>
<StgValue><ssdm name="in_load_231"/></StgValue>
</operation>

<operation id="2225" st_id="211" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="15">
<![CDATA[
:636  %in_load_104 = load i32* %in_addr_208, align 4

]]></node>
<StgValue><ssdm name="in_load_104"/></StgValue>
</operation>

<operation id="2226" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:875  %tmp101 = add i32 %tmp_7_97, %tmp_7_98

]]></node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2227" st_id="212" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:617  %tmp_7_99 = mul nsw i32 %in_load_228, %in_load_100

]]></node>
<StgValue><ssdm name="tmp_7_99"/></StgValue>
</operation>

<operation id="2228" st_id="212" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:623  %tmp_7_100 = mul nsw i32 %in_load_229, %in_load_101

]]></node>
<StgValue><ssdm name="tmp_7_100"/></StgValue>
</operation>

<operation id="2229" st_id="212" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:629  %tmp_7_101 = mul nsw i32 %in_load_230, %in_load_102

]]></node>
<StgValue><ssdm name="tmp_7_101"/></StgValue>
</operation>

<operation id="2230" st_id="212" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %tmp_7_102 = mul nsw i32 %in_load_231, %in_load_103

]]></node>
<StgValue><ssdm name="tmp_7_102"/></StgValue>
</operation>

<operation id="2231" st_id="212" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="15">
<![CDATA[
:636  %in_load_104 = load i32* %in_addr_208, align 4

]]></node>
<StgValue><ssdm name="in_load_104"/></StgValue>
</operation>

<operation id="2232" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:637  %p_addr115 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 29, i10 %tmp_268)

]]></node>
<StgValue><ssdm name="p_addr115"/></StgValue>
</operation>

<operation id="2233" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="64" op_0_bw="32">
<![CDATA[
:638  %tmp_368 = zext i32 %p_addr115 to i64

]]></node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2234" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:639  %in_addr_209 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_368

]]></node>
<StgValue><ssdm name="in_addr_209"/></StgValue>
</operation>

<operation id="2235" st_id="212" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="15">
<![CDATA[
:640  %in_load_232 = load i32* %in_addr_209, align 4

]]></node>
<StgValue><ssdm name="in_load_232"/></StgValue>
</operation>

<operation id="2236" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:876  %tmp99 = add i32 %tmp101, %tmp100

]]></node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2237" st_id="213" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:623  %tmp_7_100 = mul nsw i32 %in_load_229, %in_load_101

]]></node>
<StgValue><ssdm name="tmp_7_100"/></StgValue>
</operation>

<operation id="2238" st_id="213" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:629  %tmp_7_101 = mul nsw i32 %in_load_230, %in_load_102

]]></node>
<StgValue><ssdm name="tmp_7_101"/></StgValue>
</operation>

<operation id="2239" st_id="213" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %tmp_7_102 = mul nsw i32 %in_load_231, %in_load_103

]]></node>
<StgValue><ssdm name="tmp_7_102"/></StgValue>
</operation>

<operation id="2240" st_id="213" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="15">
<![CDATA[
:640  %in_load_232 = load i32* %in_addr_209, align 4

]]></node>
<StgValue><ssdm name="in_load_232"/></StgValue>
</operation>

<operation id="2241" st_id="213" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="15">
<![CDATA[
:642  %in_load_105 = load i32* %in_addr_210, align 4

]]></node>
<StgValue><ssdm name="in_load_105"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2242" st_id="214" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:623  %tmp_7_100 = mul nsw i32 %in_load_229, %in_load_101

]]></node>
<StgValue><ssdm name="tmp_7_100"/></StgValue>
</operation>

<operation id="2243" st_id="214" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:629  %tmp_7_101 = mul nsw i32 %in_load_230, %in_load_102

]]></node>
<StgValue><ssdm name="tmp_7_101"/></StgValue>
</operation>

<operation id="2244" st_id="214" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %tmp_7_102 = mul nsw i32 %in_load_231, %in_load_103

]]></node>
<StgValue><ssdm name="tmp_7_102"/></StgValue>
</operation>

<operation id="2245" st_id="214" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:641  %tmp_7_103 = mul nsw i32 %in_load_232, %in_load_104

]]></node>
<StgValue><ssdm name="tmp_7_103"/></StgValue>
</operation>

<operation id="2246" st_id="214" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="15">
<![CDATA[
:642  %in_load_105 = load i32* %in_addr_210, align 4

]]></node>
<StgValue><ssdm name="in_load_105"/></StgValue>
</operation>

<operation id="2247" st_id="214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:643  %p_addr116 = add i15 %tmp_2_trn_cast1, -2944

]]></node>
<StgValue><ssdm name="p_addr116"/></StgValue>
</operation>

<operation id="2248" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="64" op_0_bw="15">
<![CDATA[
:644  %tmp_369 = zext i15 %p_addr116 to i64

]]></node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2249" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:645  %in_addr_211 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_369

]]></node>
<StgValue><ssdm name="in_addr_211"/></StgValue>
</operation>

<operation id="2250" st_id="214" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="15">
<![CDATA[
:646  %in_load_233 = load i32* %in_addr_211, align 4

]]></node>
<StgValue><ssdm name="in_load_233"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2251" st_id="215" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:629  %tmp_7_101 = mul nsw i32 %in_load_230, %in_load_102

]]></node>
<StgValue><ssdm name="tmp_7_101"/></StgValue>
</operation>

<operation id="2252" st_id="215" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %tmp_7_102 = mul nsw i32 %in_load_231, %in_load_103

]]></node>
<StgValue><ssdm name="tmp_7_102"/></StgValue>
</operation>

<operation id="2253" st_id="215" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:641  %tmp_7_103 = mul nsw i32 %in_load_232, %in_load_104

]]></node>
<StgValue><ssdm name="tmp_7_103"/></StgValue>
</operation>

<operation id="2254" st_id="215" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="15">
<![CDATA[
:646  %in_load_233 = load i32* %in_addr_211, align 4

]]></node>
<StgValue><ssdm name="in_load_233"/></StgValue>
</operation>

<operation id="2255" st_id="215" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="32" op_0_bw="15">
<![CDATA[
:648  %in_load_106 = load i32* %in_addr_212, align 4

]]></node>
<StgValue><ssdm name="in_load_106"/></StgValue>
</operation>

<operation id="2256" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:877  %tmp103 = add i32 %tmp_7_99, %tmp_7_100

]]></node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2257" st_id="216" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:629  %tmp_7_101 = mul nsw i32 %in_load_230, %in_load_102

]]></node>
<StgValue><ssdm name="tmp_7_101"/></StgValue>
</operation>

<operation id="2258" st_id="216" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %tmp_7_102 = mul nsw i32 %in_load_231, %in_load_103

]]></node>
<StgValue><ssdm name="tmp_7_102"/></StgValue>
</operation>

<operation id="2259" st_id="216" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:641  %tmp_7_103 = mul nsw i32 %in_load_232, %in_load_104

]]></node>
<StgValue><ssdm name="tmp_7_103"/></StgValue>
</operation>

<operation id="2260" st_id="216" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:647  %tmp_7_104 = mul nsw i32 %in_load_233, %in_load_105

]]></node>
<StgValue><ssdm name="tmp_7_104"/></StgValue>
</operation>

<operation id="2261" st_id="216" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="32" op_0_bw="15">
<![CDATA[
:648  %in_load_106 = load i32* %in_addr_212, align 4

]]></node>
<StgValue><ssdm name="in_load_106"/></StgValue>
</operation>

<operation id="2262" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:649  %p_addr117 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 117, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr117"/></StgValue>
</operation>

<operation id="2263" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="64" op_0_bw="32">
<![CDATA[
:650  %tmp_370 = zext i32 %p_addr117 to i64

]]></node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="2264" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:651  %in_addr_213 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_370

]]></node>
<StgValue><ssdm name="in_addr_213"/></StgValue>
</operation>

<operation id="2265" st_id="216" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="15">
<![CDATA[
:652  %in_load_234 = load i32* %in_addr_213, align 4

]]></node>
<StgValue><ssdm name="in_load_234"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2266" st_id="217" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %tmp_7_102 = mul nsw i32 %in_load_231, %in_load_103

]]></node>
<StgValue><ssdm name="tmp_7_102"/></StgValue>
</operation>

<operation id="2267" st_id="217" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:641  %tmp_7_103 = mul nsw i32 %in_load_232, %in_load_104

]]></node>
<StgValue><ssdm name="tmp_7_103"/></StgValue>
</operation>

<operation id="2268" st_id="217" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:647  %tmp_7_104 = mul nsw i32 %in_load_233, %in_load_105

]]></node>
<StgValue><ssdm name="tmp_7_104"/></StgValue>
</operation>

<operation id="2269" st_id="217" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="15">
<![CDATA[
:652  %in_load_234 = load i32* %in_addr_213, align 4

]]></node>
<StgValue><ssdm name="in_load_234"/></StgValue>
</operation>

<operation id="2270" st_id="217" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="15">
<![CDATA[
:654  %in_load_107 = load i32* %in_addr_214, align 4

]]></node>
<StgValue><ssdm name="in_load_107"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2271" st_id="218" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:635  %tmp_7_102 = mul nsw i32 %in_load_231, %in_load_103

]]></node>
<StgValue><ssdm name="tmp_7_102"/></StgValue>
</operation>

<operation id="2272" st_id="218" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:641  %tmp_7_103 = mul nsw i32 %in_load_232, %in_load_104

]]></node>
<StgValue><ssdm name="tmp_7_103"/></StgValue>
</operation>

<operation id="2273" st_id="218" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:647  %tmp_7_104 = mul nsw i32 %in_load_233, %in_load_105

]]></node>
<StgValue><ssdm name="tmp_7_104"/></StgValue>
</operation>

<operation id="2274" st_id="218" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:653  %tmp_7_105 = mul nsw i32 %in_load_234, %in_load_106

]]></node>
<StgValue><ssdm name="tmp_7_105"/></StgValue>
</operation>

<operation id="2275" st_id="218" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="15">
<![CDATA[
:654  %in_load_107 = load i32* %in_addr_214, align 4

]]></node>
<StgValue><ssdm name="in_load_107"/></StgValue>
</operation>

<operation id="2276" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:655  %p_addr118 = add i15 %tmp_2_trn_cast1, -2688

]]></node>
<StgValue><ssdm name="p_addr118"/></StgValue>
</operation>

<operation id="2277" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="64" op_0_bw="15">
<![CDATA[
:656  %tmp_371 = zext i15 %p_addr118 to i64

]]></node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2278" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:657  %in_addr_215 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_371

]]></node>
<StgValue><ssdm name="in_addr_215"/></StgValue>
</operation>

<operation id="2279" st_id="218" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="15">
<![CDATA[
:658  %in_load_235 = load i32* %in_addr_215, align 4

]]></node>
<StgValue><ssdm name="in_load_235"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2280" st_id="219" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:641  %tmp_7_103 = mul nsw i32 %in_load_232, %in_load_104

]]></node>
<StgValue><ssdm name="tmp_7_103"/></StgValue>
</operation>

<operation id="2281" st_id="219" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:647  %tmp_7_104 = mul nsw i32 %in_load_233, %in_load_105

]]></node>
<StgValue><ssdm name="tmp_7_104"/></StgValue>
</operation>

<operation id="2282" st_id="219" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:653  %tmp_7_105 = mul nsw i32 %in_load_234, %in_load_106

]]></node>
<StgValue><ssdm name="tmp_7_105"/></StgValue>
</operation>

<operation id="2283" st_id="219" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="15">
<![CDATA[
:658  %in_load_235 = load i32* %in_addr_215, align 4

]]></node>
<StgValue><ssdm name="in_load_235"/></StgValue>
</operation>

<operation id="2284" st_id="219" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="15">
<![CDATA[
:660  %in_load_108 = load i32* %in_addr_216, align 4

]]></node>
<StgValue><ssdm name="in_load_108"/></StgValue>
</operation>

<operation id="2285" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:878  %tmp104 = add i32 %tmp_7_101, %tmp_7_102

]]></node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2286" st_id="220" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:641  %tmp_7_103 = mul nsw i32 %in_load_232, %in_load_104

]]></node>
<StgValue><ssdm name="tmp_7_103"/></StgValue>
</operation>

<operation id="2287" st_id="220" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:647  %tmp_7_104 = mul nsw i32 %in_load_233, %in_load_105

]]></node>
<StgValue><ssdm name="tmp_7_104"/></StgValue>
</operation>

<operation id="2288" st_id="220" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:653  %tmp_7_105 = mul nsw i32 %in_load_234, %in_load_106

]]></node>
<StgValue><ssdm name="tmp_7_105"/></StgValue>
</operation>

<operation id="2289" st_id="220" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:659  %tmp_7_106 = mul nsw i32 %in_load_235, %in_load_107

]]></node>
<StgValue><ssdm name="tmp_7_106"/></StgValue>
</operation>

<operation id="2290" st_id="220" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="15">
<![CDATA[
:660  %in_load_108 = load i32* %in_addr_216, align 4

]]></node>
<StgValue><ssdm name="in_load_108"/></StgValue>
</operation>

<operation id="2291" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:661  %p_addr119 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 59, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr119"/></StgValue>
</operation>

<operation id="2292" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1074" bw="64" op_0_bw="32">
<![CDATA[
:662  %tmp_372 = zext i32 %p_addr119 to i64

]]></node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="2293" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:663  %in_addr_217 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_372

]]></node>
<StgValue><ssdm name="in_addr_217"/></StgValue>
</operation>

<operation id="2294" st_id="220" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="15">
<![CDATA[
:664  %in_load_236 = load i32* %in_addr_217, align 4

]]></node>
<StgValue><ssdm name="in_load_236"/></StgValue>
</operation>

<operation id="2295" st_id="220" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:879  %tmp102 = add i32 %tmp104, %tmp103

]]></node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2296" st_id="221" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:647  %tmp_7_104 = mul nsw i32 %in_load_233, %in_load_105

]]></node>
<StgValue><ssdm name="tmp_7_104"/></StgValue>
</operation>

<operation id="2297" st_id="221" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:653  %tmp_7_105 = mul nsw i32 %in_load_234, %in_load_106

]]></node>
<StgValue><ssdm name="tmp_7_105"/></StgValue>
</operation>

<operation id="2298" st_id="221" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:659  %tmp_7_106 = mul nsw i32 %in_load_235, %in_load_107

]]></node>
<StgValue><ssdm name="tmp_7_106"/></StgValue>
</operation>

<operation id="2299" st_id="221" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="15">
<![CDATA[
:664  %in_load_236 = load i32* %in_addr_217, align 4

]]></node>
<StgValue><ssdm name="in_load_236"/></StgValue>
</operation>

<operation id="2300" st_id="221" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="15">
<![CDATA[
:666  %in_load_109 = load i32* %in_addr_218, align 4

]]></node>
<StgValue><ssdm name="in_load_109"/></StgValue>
</operation>

<operation id="2301" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:880  %tmp98 = add i32 %tmp102, %tmp99

]]></node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2302" st_id="222" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:647  %tmp_7_104 = mul nsw i32 %in_load_233, %in_load_105

]]></node>
<StgValue><ssdm name="tmp_7_104"/></StgValue>
</operation>

<operation id="2303" st_id="222" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:653  %tmp_7_105 = mul nsw i32 %in_load_234, %in_load_106

]]></node>
<StgValue><ssdm name="tmp_7_105"/></StgValue>
</operation>

<operation id="2304" st_id="222" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:659  %tmp_7_106 = mul nsw i32 %in_load_235, %in_load_107

]]></node>
<StgValue><ssdm name="tmp_7_106"/></StgValue>
</operation>

<operation id="2305" st_id="222" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:665  %tmp_7_107 = mul nsw i32 %in_load_236, %in_load_108

]]></node>
<StgValue><ssdm name="tmp_7_107"/></StgValue>
</operation>

<operation id="2306" st_id="222" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="15">
<![CDATA[
:666  %in_load_109 = load i32* %in_addr_218, align 4

]]></node>
<StgValue><ssdm name="in_load_109"/></StgValue>
</operation>

<operation id="2307" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:667  %p_addr108 = add i15 %tmp_2_trn_cast1, -2432

]]></node>
<StgValue><ssdm name="p_addr108"/></StgValue>
</operation>

<operation id="2308" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="64" op_0_bw="15">
<![CDATA[
:668  %tmp_373 = zext i15 %p_addr108 to i64

]]></node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="2309" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:669  %in_addr_219 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_373

]]></node>
<StgValue><ssdm name="in_addr_219"/></StgValue>
</operation>

<operation id="2310" st_id="222" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="32" op_0_bw="15">
<![CDATA[
:670  %in_load_237 = load i32* %in_addr_219, align 4

]]></node>
<StgValue><ssdm name="in_load_237"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2311" st_id="223" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:653  %tmp_7_105 = mul nsw i32 %in_load_234, %in_load_106

]]></node>
<StgValue><ssdm name="tmp_7_105"/></StgValue>
</operation>

<operation id="2312" st_id="223" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:659  %tmp_7_106 = mul nsw i32 %in_load_235, %in_load_107

]]></node>
<StgValue><ssdm name="tmp_7_106"/></StgValue>
</operation>

<operation id="2313" st_id="223" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:665  %tmp_7_107 = mul nsw i32 %in_load_236, %in_load_108

]]></node>
<StgValue><ssdm name="tmp_7_107"/></StgValue>
</operation>

<operation id="2314" st_id="223" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="32" op_0_bw="15">
<![CDATA[
:670  %in_load_237 = load i32* %in_addr_219, align 4

]]></node>
<StgValue><ssdm name="in_load_237"/></StgValue>
</operation>

<operation id="2315" st_id="223" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="15">
<![CDATA[
:672  %in_load_110 = load i32* %in_addr_220, align 4

]]></node>
<StgValue><ssdm name="in_load_110"/></StgValue>
</operation>

<operation id="2316" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:881  %tmp107 = add i32 %tmp_7_103, %tmp_7_104

]]></node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2317" st_id="224" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:653  %tmp_7_105 = mul nsw i32 %in_load_234, %in_load_106

]]></node>
<StgValue><ssdm name="tmp_7_105"/></StgValue>
</operation>

<operation id="2318" st_id="224" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:659  %tmp_7_106 = mul nsw i32 %in_load_235, %in_load_107

]]></node>
<StgValue><ssdm name="tmp_7_106"/></StgValue>
</operation>

<operation id="2319" st_id="224" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:665  %tmp_7_107 = mul nsw i32 %in_load_236, %in_load_108

]]></node>
<StgValue><ssdm name="tmp_7_107"/></StgValue>
</operation>

<operation id="2320" st_id="224" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:671  %tmp_7_108 = mul nsw i32 %in_load_237, %in_load_109

]]></node>
<StgValue><ssdm name="tmp_7_108"/></StgValue>
</operation>

<operation id="2321" st_id="224" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="15">
<![CDATA[
:672  %in_load_110 = load i32* %in_addr_220, align 4

]]></node>
<StgValue><ssdm name="in_load_110"/></StgValue>
</operation>

<operation id="2322" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:673  %p_addr120 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 119, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr120"/></StgValue>
</operation>

<operation id="2323" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="64" op_0_bw="32">
<![CDATA[
:674  %tmp_374 = zext i32 %p_addr120 to i64

]]></node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="2324" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:675  %in_addr_221 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_374

]]></node>
<StgValue><ssdm name="in_addr_221"/></StgValue>
</operation>

<operation id="2325" st_id="224" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="15">
<![CDATA[
:676  %in_load_238 = load i32* %in_addr_221, align 4

]]></node>
<StgValue><ssdm name="in_load_238"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2326" st_id="225" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:659  %tmp_7_106 = mul nsw i32 %in_load_235, %in_load_107

]]></node>
<StgValue><ssdm name="tmp_7_106"/></StgValue>
</operation>

<operation id="2327" st_id="225" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:665  %tmp_7_107 = mul nsw i32 %in_load_236, %in_load_108

]]></node>
<StgValue><ssdm name="tmp_7_107"/></StgValue>
</operation>

<operation id="2328" st_id="225" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:671  %tmp_7_108 = mul nsw i32 %in_load_237, %in_load_109

]]></node>
<StgValue><ssdm name="tmp_7_108"/></StgValue>
</operation>

<operation id="2329" st_id="225" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="15">
<![CDATA[
:676  %in_load_238 = load i32* %in_addr_221, align 4

]]></node>
<StgValue><ssdm name="in_load_238"/></StgValue>
</operation>

<operation id="2330" st_id="225" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="15">
<![CDATA[
:678  %in_load_111 = load i32* %in_addr_222, align 4

]]></node>
<StgValue><ssdm name="in_load_111"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2331" st_id="226" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:659  %tmp_7_106 = mul nsw i32 %in_load_235, %in_load_107

]]></node>
<StgValue><ssdm name="tmp_7_106"/></StgValue>
</operation>

<operation id="2332" st_id="226" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:665  %tmp_7_107 = mul nsw i32 %in_load_236, %in_load_108

]]></node>
<StgValue><ssdm name="tmp_7_107"/></StgValue>
</operation>

<operation id="2333" st_id="226" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:671  %tmp_7_108 = mul nsw i32 %in_load_237, %in_load_109

]]></node>
<StgValue><ssdm name="tmp_7_108"/></StgValue>
</operation>

<operation id="2334" st_id="226" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:677  %tmp_7_109 = mul nsw i32 %in_load_238, %in_load_110

]]></node>
<StgValue><ssdm name="tmp_7_109"/></StgValue>
</operation>

<operation id="2335" st_id="226" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="15">
<![CDATA[
:678  %in_load_111 = load i32* %in_addr_222, align 4

]]></node>
<StgValue><ssdm name="in_load_111"/></StgValue>
</operation>

<operation id="2336" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:679  %p_addr96 = add i15 %tmp_2_trn_cast1, -2176

]]></node>
<StgValue><ssdm name="p_addr96"/></StgValue>
</operation>

<operation id="2337" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1092" bw="64" op_0_bw="15">
<![CDATA[
:680  %tmp_375 = zext i15 %p_addr96 to i64

]]></node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2338" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1093" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:681  %in_addr_223 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_375

]]></node>
<StgValue><ssdm name="in_addr_223"/></StgValue>
</operation>

<operation id="2339" st_id="226" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="32" op_0_bw="15">
<![CDATA[
:682  %in_load_239 = load i32* %in_addr_223, align 4

]]></node>
<StgValue><ssdm name="in_load_239"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2340" st_id="227" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:665  %tmp_7_107 = mul nsw i32 %in_load_236, %in_load_108

]]></node>
<StgValue><ssdm name="tmp_7_107"/></StgValue>
</operation>

<operation id="2341" st_id="227" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:671  %tmp_7_108 = mul nsw i32 %in_load_237, %in_load_109

]]></node>
<StgValue><ssdm name="tmp_7_108"/></StgValue>
</operation>

<operation id="2342" st_id="227" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:677  %tmp_7_109 = mul nsw i32 %in_load_238, %in_load_110

]]></node>
<StgValue><ssdm name="tmp_7_109"/></StgValue>
</operation>

<operation id="2343" st_id="227" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="32" op_0_bw="15">
<![CDATA[
:682  %in_load_239 = load i32* %in_addr_223, align 4

]]></node>
<StgValue><ssdm name="in_load_239"/></StgValue>
</operation>

<operation id="2344" st_id="227" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="32" op_0_bw="15">
<![CDATA[
:684  %in_load_112 = load i32* %in_addr_224, align 4

]]></node>
<StgValue><ssdm name="in_load_112"/></StgValue>
</operation>

<operation id="2345" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:882  %tmp108 = add i32 %tmp_7_105, %tmp_7_106

]]></node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2346" st_id="228" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:665  %tmp_7_107 = mul nsw i32 %in_load_236, %in_load_108

]]></node>
<StgValue><ssdm name="tmp_7_107"/></StgValue>
</operation>

<operation id="2347" st_id="228" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:671  %tmp_7_108 = mul nsw i32 %in_load_237, %in_load_109

]]></node>
<StgValue><ssdm name="tmp_7_108"/></StgValue>
</operation>

<operation id="2348" st_id="228" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:677  %tmp_7_109 = mul nsw i32 %in_load_238, %in_load_110

]]></node>
<StgValue><ssdm name="tmp_7_109"/></StgValue>
</operation>

<operation id="2349" st_id="228" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:683  %tmp_7_110 = mul nsw i32 %in_load_239, %in_load_111

]]></node>
<StgValue><ssdm name="tmp_7_110"/></StgValue>
</operation>

<operation id="2350" st_id="228" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="32" op_0_bw="15">
<![CDATA[
:684  %in_load_112 = load i32* %in_addr_224, align 4

]]></node>
<StgValue><ssdm name="in_load_112"/></StgValue>
</operation>

<operation id="2351" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
:685  %p_addr121 = call i32 @_ssdm_op_BitConcatenate.i32.i21.i11(i21 15, i11 %tmp_277)

]]></node>
<StgValue><ssdm name="p_addr121"/></StgValue>
</operation>

<operation id="2352" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="64" op_0_bw="32">
<![CDATA[
:686  %tmp_376 = zext i32 %p_addr121 to i64

]]></node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="2353" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:687  %in_addr_225 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_376

]]></node>
<StgValue><ssdm name="in_addr_225"/></StgValue>
</operation>

<operation id="2354" st_id="228" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1100" bw="32" op_0_bw="15">
<![CDATA[
:688  %in_load_240 = load i32* %in_addr_225, align 4

]]></node>
<StgValue><ssdm name="in_load_240"/></StgValue>
</operation>

<operation id="2355" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:883  %tmp106 = add i32 %tmp108, %tmp107

]]></node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2356" st_id="229" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:671  %tmp_7_108 = mul nsw i32 %in_load_237, %in_load_109

]]></node>
<StgValue><ssdm name="tmp_7_108"/></StgValue>
</operation>

<operation id="2357" st_id="229" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:677  %tmp_7_109 = mul nsw i32 %in_load_238, %in_load_110

]]></node>
<StgValue><ssdm name="tmp_7_109"/></StgValue>
</operation>

<operation id="2358" st_id="229" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:683  %tmp_7_110 = mul nsw i32 %in_load_239, %in_load_111

]]></node>
<StgValue><ssdm name="tmp_7_110"/></StgValue>
</operation>

<operation id="2359" st_id="229" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1100" bw="32" op_0_bw="15">
<![CDATA[
:688  %in_load_240 = load i32* %in_addr_225, align 4

]]></node>
<StgValue><ssdm name="in_load_240"/></StgValue>
</operation>

<operation id="2360" st_id="229" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="15">
<![CDATA[
:690  %in_load_113 = load i32* %in_addr_226, align 4

]]></node>
<StgValue><ssdm name="in_load_113"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2361" st_id="230" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:671  %tmp_7_108 = mul nsw i32 %in_load_237, %in_load_109

]]></node>
<StgValue><ssdm name="tmp_7_108"/></StgValue>
</operation>

<operation id="2362" st_id="230" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:677  %tmp_7_109 = mul nsw i32 %in_load_238, %in_load_110

]]></node>
<StgValue><ssdm name="tmp_7_109"/></StgValue>
</operation>

<operation id="2363" st_id="230" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:683  %tmp_7_110 = mul nsw i32 %in_load_239, %in_load_111

]]></node>
<StgValue><ssdm name="tmp_7_110"/></StgValue>
</operation>

<operation id="2364" st_id="230" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:689  %tmp_7_111 = mul nsw i32 %in_load_240, %in_load_112

]]></node>
<StgValue><ssdm name="tmp_7_111"/></StgValue>
</operation>

<operation id="2365" st_id="230" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="15">
<![CDATA[
:690  %in_load_113 = load i32* %in_addr_226, align 4

]]></node>
<StgValue><ssdm name="in_load_113"/></StgValue>
</operation>

<operation id="2366" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:691  %p_addr84 = add i15 %tmp_2_trn_cast1, -1920

]]></node>
<StgValue><ssdm name="p_addr84"/></StgValue>
</operation>

<operation id="2367" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="64" op_0_bw="15">
<![CDATA[
:692  %tmp_377 = zext i15 %p_addr84 to i64

]]></node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2368" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:693  %in_addr_227 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_377

]]></node>
<StgValue><ssdm name="in_addr_227"/></StgValue>
</operation>

<operation id="2369" st_id="230" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="15">
<![CDATA[
:694  %in_load_241 = load i32* %in_addr_227, align 4

]]></node>
<StgValue><ssdm name="in_load_241"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2370" st_id="231" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:677  %tmp_7_109 = mul nsw i32 %in_load_238, %in_load_110

]]></node>
<StgValue><ssdm name="tmp_7_109"/></StgValue>
</operation>

<operation id="2371" st_id="231" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:683  %tmp_7_110 = mul nsw i32 %in_load_239, %in_load_111

]]></node>
<StgValue><ssdm name="tmp_7_110"/></StgValue>
</operation>

<operation id="2372" st_id="231" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:689  %tmp_7_111 = mul nsw i32 %in_load_240, %in_load_112

]]></node>
<StgValue><ssdm name="tmp_7_111"/></StgValue>
</operation>

<operation id="2373" st_id="231" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="15">
<![CDATA[
:694  %in_load_241 = load i32* %in_addr_227, align 4

]]></node>
<StgValue><ssdm name="in_load_241"/></StgValue>
</operation>

<operation id="2374" st_id="231" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="15">
<![CDATA[
:696  %in_load_114 = load i32* %in_addr_228, align 4

]]></node>
<StgValue><ssdm name="in_load_114"/></StgValue>
</operation>

<operation id="2375" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:884  %tmp110 = add i32 %tmp_7_107, %tmp_7_108

]]></node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2376" st_id="232" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:677  %tmp_7_109 = mul nsw i32 %in_load_238, %in_load_110

]]></node>
<StgValue><ssdm name="tmp_7_109"/></StgValue>
</operation>

<operation id="2377" st_id="232" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:683  %tmp_7_110 = mul nsw i32 %in_load_239, %in_load_111

]]></node>
<StgValue><ssdm name="tmp_7_110"/></StgValue>
</operation>

<operation id="2378" st_id="232" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:689  %tmp_7_111 = mul nsw i32 %in_load_240, %in_load_112

]]></node>
<StgValue><ssdm name="tmp_7_111"/></StgValue>
</operation>

<operation id="2379" st_id="232" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:695  %tmp_7_112 = mul nsw i32 %in_load_241, %in_load_113

]]></node>
<StgValue><ssdm name="tmp_7_112"/></StgValue>
</operation>

<operation id="2380" st_id="232" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="15">
<![CDATA[
:696  %in_load_114 = load i32* %in_addr_228, align 4

]]></node>
<StgValue><ssdm name="in_load_114"/></StgValue>
</operation>

<operation id="2381" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:697  %p_addr122 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 121, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr122"/></StgValue>
</operation>

<operation id="2382" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="64" op_0_bw="32">
<![CDATA[
:698  %tmp_378 = zext i32 %p_addr122 to i64

]]></node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="2383" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:699  %in_addr_229 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_378

]]></node>
<StgValue><ssdm name="in_addr_229"/></StgValue>
</operation>

<operation id="2384" st_id="232" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="15">
<![CDATA[
:700  %in_load_242 = load i32* %in_addr_229, align 4

]]></node>
<StgValue><ssdm name="in_load_242"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2385" st_id="233" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:683  %tmp_7_110 = mul nsw i32 %in_load_239, %in_load_111

]]></node>
<StgValue><ssdm name="tmp_7_110"/></StgValue>
</operation>

<operation id="2386" st_id="233" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:689  %tmp_7_111 = mul nsw i32 %in_load_240, %in_load_112

]]></node>
<StgValue><ssdm name="tmp_7_111"/></StgValue>
</operation>

<operation id="2387" st_id="233" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:695  %tmp_7_112 = mul nsw i32 %in_load_241, %in_load_113

]]></node>
<StgValue><ssdm name="tmp_7_112"/></StgValue>
</operation>

<operation id="2388" st_id="233" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="15">
<![CDATA[
:700  %in_load_242 = load i32* %in_addr_229, align 4

]]></node>
<StgValue><ssdm name="in_load_242"/></StgValue>
</operation>

<operation id="2389" st_id="233" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="15">
<![CDATA[
:702  %in_load_115 = load i32* %in_addr_230, align 4

]]></node>
<StgValue><ssdm name="in_load_115"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2390" st_id="234" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:683  %tmp_7_110 = mul nsw i32 %in_load_239, %in_load_111

]]></node>
<StgValue><ssdm name="tmp_7_110"/></StgValue>
</operation>

<operation id="2391" st_id="234" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:689  %tmp_7_111 = mul nsw i32 %in_load_240, %in_load_112

]]></node>
<StgValue><ssdm name="tmp_7_111"/></StgValue>
</operation>

<operation id="2392" st_id="234" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:695  %tmp_7_112 = mul nsw i32 %in_load_241, %in_load_113

]]></node>
<StgValue><ssdm name="tmp_7_112"/></StgValue>
</operation>

<operation id="2393" st_id="234" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:701  %tmp_7_113 = mul nsw i32 %in_load_242, %in_load_114

]]></node>
<StgValue><ssdm name="tmp_7_113"/></StgValue>
</operation>

<operation id="2394" st_id="234" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="15">
<![CDATA[
:702  %in_load_115 = load i32* %in_addr_230, align 4

]]></node>
<StgValue><ssdm name="in_load_115"/></StgValue>
</operation>

<operation id="2395" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:703  %p_addr72 = add i15 %tmp_2_trn_cast1, -1664

]]></node>
<StgValue><ssdm name="p_addr72"/></StgValue>
</operation>

<operation id="2396" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="64" op_0_bw="15">
<![CDATA[
:704  %tmp_379 = zext i15 %p_addr72 to i64

]]></node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="2397" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:705  %in_addr_231 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_379

]]></node>
<StgValue><ssdm name="in_addr_231"/></StgValue>
</operation>

<operation id="2398" st_id="234" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="32" op_0_bw="15">
<![CDATA[
:706  %in_load_243 = load i32* %in_addr_231, align 4

]]></node>
<StgValue><ssdm name="in_load_243"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2399" st_id="235" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:689  %tmp_7_111 = mul nsw i32 %in_load_240, %in_load_112

]]></node>
<StgValue><ssdm name="tmp_7_111"/></StgValue>
</operation>

<operation id="2400" st_id="235" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:695  %tmp_7_112 = mul nsw i32 %in_load_241, %in_load_113

]]></node>
<StgValue><ssdm name="tmp_7_112"/></StgValue>
</operation>

<operation id="2401" st_id="235" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:701  %tmp_7_113 = mul nsw i32 %in_load_242, %in_load_114

]]></node>
<StgValue><ssdm name="tmp_7_113"/></StgValue>
</operation>

<operation id="2402" st_id="235" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="32" op_0_bw="15">
<![CDATA[
:706  %in_load_243 = load i32* %in_addr_231, align 4

]]></node>
<StgValue><ssdm name="in_load_243"/></StgValue>
</operation>

<operation id="2403" st_id="235" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="32" op_0_bw="15">
<![CDATA[
:708  %in_load_116 = load i32* %in_addr_232, align 4

]]></node>
<StgValue><ssdm name="in_load_116"/></StgValue>
</operation>

<operation id="2404" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:885  %tmp111 = add i32 %tmp_7_109, %tmp_7_110

]]></node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2405" st_id="236" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:689  %tmp_7_111 = mul nsw i32 %in_load_240, %in_load_112

]]></node>
<StgValue><ssdm name="tmp_7_111"/></StgValue>
</operation>

<operation id="2406" st_id="236" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:695  %tmp_7_112 = mul nsw i32 %in_load_241, %in_load_113

]]></node>
<StgValue><ssdm name="tmp_7_112"/></StgValue>
</operation>

<operation id="2407" st_id="236" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:701  %tmp_7_113 = mul nsw i32 %in_load_242, %in_load_114

]]></node>
<StgValue><ssdm name="tmp_7_113"/></StgValue>
</operation>

<operation id="2408" st_id="236" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:707  %tmp_7_114 = mul nsw i32 %in_load_243, %in_load_115

]]></node>
<StgValue><ssdm name="tmp_7_114"/></StgValue>
</operation>

<operation id="2409" st_id="236" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="32" op_0_bw="15">
<![CDATA[
:708  %in_load_116 = load i32* %in_addr_232, align 4

]]></node>
<StgValue><ssdm name="in_load_116"/></StgValue>
</operation>

<operation id="2410" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:709  %p_addr123 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 61, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr123"/></StgValue>
</operation>

<operation id="2411" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="64" op_0_bw="32">
<![CDATA[
:710  %tmp_380 = zext i32 %p_addr123 to i64

]]></node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="2412" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:711  %in_addr_233 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_380

]]></node>
<StgValue><ssdm name="in_addr_233"/></StgValue>
</operation>

<operation id="2413" st_id="236" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="32" op_0_bw="15">
<![CDATA[
:712  %in_load_244 = load i32* %in_addr_233, align 4

]]></node>
<StgValue><ssdm name="in_load_244"/></StgValue>
</operation>

<operation id="2414" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:886  %tmp109 = add i32 %tmp111, %tmp110

]]></node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2415" st_id="237" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:695  %tmp_7_112 = mul nsw i32 %in_load_241, %in_load_113

]]></node>
<StgValue><ssdm name="tmp_7_112"/></StgValue>
</operation>

<operation id="2416" st_id="237" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:701  %tmp_7_113 = mul nsw i32 %in_load_242, %in_load_114

]]></node>
<StgValue><ssdm name="tmp_7_113"/></StgValue>
</operation>

<operation id="2417" st_id="237" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:707  %tmp_7_114 = mul nsw i32 %in_load_243, %in_load_115

]]></node>
<StgValue><ssdm name="tmp_7_114"/></StgValue>
</operation>

<operation id="2418" st_id="237" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="32" op_0_bw="15">
<![CDATA[
:712  %in_load_244 = load i32* %in_addr_233, align 4

]]></node>
<StgValue><ssdm name="in_load_244"/></StgValue>
</operation>

<operation id="2419" st_id="237" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="15">
<![CDATA[
:714  %in_load_117 = load i32* %in_addr_234, align 4

]]></node>
<StgValue><ssdm name="in_load_117"/></StgValue>
</operation>

<operation id="2420" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:887  %tmp105 = add i32 %tmp109, %tmp106

]]></node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2421" st_id="238" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:695  %tmp_7_112 = mul nsw i32 %in_load_241, %in_load_113

]]></node>
<StgValue><ssdm name="tmp_7_112"/></StgValue>
</operation>

<operation id="2422" st_id="238" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:701  %tmp_7_113 = mul nsw i32 %in_load_242, %in_load_114

]]></node>
<StgValue><ssdm name="tmp_7_113"/></StgValue>
</operation>

<operation id="2423" st_id="238" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:707  %tmp_7_114 = mul nsw i32 %in_load_243, %in_load_115

]]></node>
<StgValue><ssdm name="tmp_7_114"/></StgValue>
</operation>

<operation id="2424" st_id="238" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:713  %tmp_7_115 = mul nsw i32 %in_load_244, %in_load_116

]]></node>
<StgValue><ssdm name="tmp_7_115"/></StgValue>
</operation>

<operation id="2425" st_id="238" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="15">
<![CDATA[
:714  %in_load_117 = load i32* %in_addr_234, align 4

]]></node>
<StgValue><ssdm name="in_load_117"/></StgValue>
</operation>

<operation id="2426" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:715  %p_addr60 = add i15 %tmp_2_trn_cast1, -1408

]]></node>
<StgValue><ssdm name="p_addr60"/></StgValue>
</operation>

<operation id="2427" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="64" op_0_bw="15">
<![CDATA[
:716  %tmp_381 = zext i15 %p_addr60 to i64

]]></node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="2428" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:717  %in_addr_235 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_381

]]></node>
<StgValue><ssdm name="in_addr_235"/></StgValue>
</operation>

<operation id="2429" st_id="238" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="15">
<![CDATA[
:718  %in_load_245 = load i32* %in_addr_235, align 4

]]></node>
<StgValue><ssdm name="in_load_245"/></StgValue>
</operation>

<operation id="2430" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:888  %tmp97 = add i32 %tmp105, %tmp98

]]></node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2431" st_id="239" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:701  %tmp_7_113 = mul nsw i32 %in_load_242, %in_load_114

]]></node>
<StgValue><ssdm name="tmp_7_113"/></StgValue>
</operation>

<operation id="2432" st_id="239" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:707  %tmp_7_114 = mul nsw i32 %in_load_243, %in_load_115

]]></node>
<StgValue><ssdm name="tmp_7_114"/></StgValue>
</operation>

<operation id="2433" st_id="239" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:713  %tmp_7_115 = mul nsw i32 %in_load_244, %in_load_116

]]></node>
<StgValue><ssdm name="tmp_7_115"/></StgValue>
</operation>

<operation id="2434" st_id="239" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="15">
<![CDATA[
:718  %in_load_245 = load i32* %in_addr_235, align 4

]]></node>
<StgValue><ssdm name="in_load_245"/></StgValue>
</operation>

<operation id="2435" st_id="239" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="15">
<![CDATA[
:720  %in_load_118 = load i32* %in_addr_236, align 4

]]></node>
<StgValue><ssdm name="in_load_118"/></StgValue>
</operation>

<operation id="2436" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:889  %tmp115 = add i32 %tmp_7_111, %tmp_7_112

]]></node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2437" st_id="240" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:701  %tmp_7_113 = mul nsw i32 %in_load_242, %in_load_114

]]></node>
<StgValue><ssdm name="tmp_7_113"/></StgValue>
</operation>

<operation id="2438" st_id="240" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:707  %tmp_7_114 = mul nsw i32 %in_load_243, %in_load_115

]]></node>
<StgValue><ssdm name="tmp_7_114"/></StgValue>
</operation>

<operation id="2439" st_id="240" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:713  %tmp_7_115 = mul nsw i32 %in_load_244, %in_load_116

]]></node>
<StgValue><ssdm name="tmp_7_115"/></StgValue>
</operation>

<operation id="2440" st_id="240" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:719  %tmp_7_116 = mul nsw i32 %in_load_245, %in_load_117

]]></node>
<StgValue><ssdm name="tmp_7_116"/></StgValue>
</operation>

<operation id="2441" st_id="240" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="15">
<![CDATA[
:720  %in_load_118 = load i32* %in_addr_236, align 4

]]></node>
<StgValue><ssdm name="in_load_118"/></StgValue>
</operation>

<operation id="2442" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:721  %p_addr124 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 123, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr124"/></StgValue>
</operation>

<operation id="2443" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="64" op_0_bw="32">
<![CDATA[
:722  %tmp_382 = zext i32 %p_addr124 to i64

]]></node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="2444" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1135" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:723  %in_addr_237 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_382

]]></node>
<StgValue><ssdm name="in_addr_237"/></StgValue>
</operation>

<operation id="2445" st_id="240" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="32" op_0_bw="15">
<![CDATA[
:724  %in_load_246 = load i32* %in_addr_237, align 4

]]></node>
<StgValue><ssdm name="in_load_246"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2446" st_id="241" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:707  %tmp_7_114 = mul nsw i32 %in_load_243, %in_load_115

]]></node>
<StgValue><ssdm name="tmp_7_114"/></StgValue>
</operation>

<operation id="2447" st_id="241" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:713  %tmp_7_115 = mul nsw i32 %in_load_244, %in_load_116

]]></node>
<StgValue><ssdm name="tmp_7_115"/></StgValue>
</operation>

<operation id="2448" st_id="241" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:719  %tmp_7_116 = mul nsw i32 %in_load_245, %in_load_117

]]></node>
<StgValue><ssdm name="tmp_7_116"/></StgValue>
</operation>

<operation id="2449" st_id="241" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="32" op_0_bw="15">
<![CDATA[
:724  %in_load_246 = load i32* %in_addr_237, align 4

]]></node>
<StgValue><ssdm name="in_load_246"/></StgValue>
</operation>

<operation id="2450" st_id="241" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="32" op_0_bw="15">
<![CDATA[
:726  %in_load_119 = load i32* %in_addr_238, align 4

]]></node>
<StgValue><ssdm name="in_load_119"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2451" st_id="242" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:707  %tmp_7_114 = mul nsw i32 %in_load_243, %in_load_115

]]></node>
<StgValue><ssdm name="tmp_7_114"/></StgValue>
</operation>

<operation id="2452" st_id="242" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:713  %tmp_7_115 = mul nsw i32 %in_load_244, %in_load_116

]]></node>
<StgValue><ssdm name="tmp_7_115"/></StgValue>
</operation>

<operation id="2453" st_id="242" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:719  %tmp_7_116 = mul nsw i32 %in_load_245, %in_load_117

]]></node>
<StgValue><ssdm name="tmp_7_116"/></StgValue>
</operation>

<operation id="2454" st_id="242" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:725  %tmp_7_117 = mul nsw i32 %in_load_246, %in_load_118

]]></node>
<StgValue><ssdm name="tmp_7_117"/></StgValue>
</operation>

<operation id="2455" st_id="242" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="32" op_0_bw="15">
<![CDATA[
:726  %in_load_119 = load i32* %in_addr_238, align 4

]]></node>
<StgValue><ssdm name="in_load_119"/></StgValue>
</operation>

<operation id="2456" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:727  %p_addr48 = add i15 %tmp_2_trn_cast1, -1152

]]></node>
<StgValue><ssdm name="p_addr48"/></StgValue>
</operation>

<operation id="2457" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="64" op_0_bw="15">
<![CDATA[
:728  %tmp_383 = zext i15 %p_addr48 to i64

]]></node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="2458" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:729  %in_addr_239 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_383

]]></node>
<StgValue><ssdm name="in_addr_239"/></StgValue>
</operation>

<operation id="2459" st_id="242" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="32" op_0_bw="15">
<![CDATA[
:730  %in_load_247 = load i32* %in_addr_239, align 4

]]></node>
<StgValue><ssdm name="in_load_247"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2460" st_id="243" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:713  %tmp_7_115 = mul nsw i32 %in_load_244, %in_load_116

]]></node>
<StgValue><ssdm name="tmp_7_115"/></StgValue>
</operation>

<operation id="2461" st_id="243" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:719  %tmp_7_116 = mul nsw i32 %in_load_245, %in_load_117

]]></node>
<StgValue><ssdm name="tmp_7_116"/></StgValue>
</operation>

<operation id="2462" st_id="243" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:725  %tmp_7_117 = mul nsw i32 %in_load_246, %in_load_118

]]></node>
<StgValue><ssdm name="tmp_7_117"/></StgValue>
</operation>

<operation id="2463" st_id="243" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="32" op_0_bw="15">
<![CDATA[
:730  %in_load_247 = load i32* %in_addr_239, align 4

]]></node>
<StgValue><ssdm name="in_load_247"/></StgValue>
</operation>

<operation id="2464" st_id="243" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="32" op_0_bw="15">
<![CDATA[
:732  %in_load_120 = load i32* %in_addr_240, align 4

]]></node>
<StgValue><ssdm name="in_load_120"/></StgValue>
</operation>

<operation id="2465" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:890  %tmp116 = add i32 %tmp_7_113, %tmp_7_114

]]></node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2466" st_id="244" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:713  %tmp_7_115 = mul nsw i32 %in_load_244, %in_load_116

]]></node>
<StgValue><ssdm name="tmp_7_115"/></StgValue>
</operation>

<operation id="2467" st_id="244" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:719  %tmp_7_116 = mul nsw i32 %in_load_245, %in_load_117

]]></node>
<StgValue><ssdm name="tmp_7_116"/></StgValue>
</operation>

<operation id="2468" st_id="244" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:725  %tmp_7_117 = mul nsw i32 %in_load_246, %in_load_118

]]></node>
<StgValue><ssdm name="tmp_7_117"/></StgValue>
</operation>

<operation id="2469" st_id="244" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:731  %tmp_7_118 = mul nsw i32 %in_load_247, %in_load_119

]]></node>
<StgValue><ssdm name="tmp_7_118"/></StgValue>
</operation>

<operation id="2470" st_id="244" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="32" op_0_bw="15">
<![CDATA[
:732  %in_load_120 = load i32* %in_addr_240, align 4

]]></node>
<StgValue><ssdm name="in_load_120"/></StgValue>
</operation>

<operation id="2471" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:733  %p_addr125 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 31, i10 %tmp_268)

]]></node>
<StgValue><ssdm name="p_addr125"/></StgValue>
</operation>

<operation id="2472" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="64" op_0_bw="32">
<![CDATA[
:734  %tmp_384 = zext i32 %p_addr125 to i64

]]></node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="2473" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:735  %in_addr_241 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_384

]]></node>
<StgValue><ssdm name="in_addr_241"/></StgValue>
</operation>

<operation id="2474" st_id="244" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="15">
<![CDATA[
:736  %in_load_248 = load i32* %in_addr_241, align 4

]]></node>
<StgValue><ssdm name="in_load_248"/></StgValue>
</operation>

<operation id="2475" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:891  %tmp114 = add i32 %tmp116, %tmp115

]]></node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2476" st_id="245" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:719  %tmp_7_116 = mul nsw i32 %in_load_245, %in_load_117

]]></node>
<StgValue><ssdm name="tmp_7_116"/></StgValue>
</operation>

<operation id="2477" st_id="245" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:725  %tmp_7_117 = mul nsw i32 %in_load_246, %in_load_118

]]></node>
<StgValue><ssdm name="tmp_7_117"/></StgValue>
</operation>

<operation id="2478" st_id="245" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:731  %tmp_7_118 = mul nsw i32 %in_load_247, %in_load_119

]]></node>
<StgValue><ssdm name="tmp_7_118"/></StgValue>
</operation>

<operation id="2479" st_id="245" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="15">
<![CDATA[
:736  %in_load_248 = load i32* %in_addr_241, align 4

]]></node>
<StgValue><ssdm name="in_load_248"/></StgValue>
</operation>

<operation id="2480" st_id="245" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="32" op_0_bw="15">
<![CDATA[
:738  %in_load_121 = load i32* %in_addr_242, align 4

]]></node>
<StgValue><ssdm name="in_load_121"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2481" st_id="246" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:719  %tmp_7_116 = mul nsw i32 %in_load_245, %in_load_117

]]></node>
<StgValue><ssdm name="tmp_7_116"/></StgValue>
</operation>

<operation id="2482" st_id="246" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:725  %tmp_7_117 = mul nsw i32 %in_load_246, %in_load_118

]]></node>
<StgValue><ssdm name="tmp_7_117"/></StgValue>
</operation>

<operation id="2483" st_id="246" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:731  %tmp_7_118 = mul nsw i32 %in_load_247, %in_load_119

]]></node>
<StgValue><ssdm name="tmp_7_118"/></StgValue>
</operation>

<operation id="2484" st_id="246" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:737  %tmp_7_119 = mul nsw i32 %in_load_248, %in_load_120

]]></node>
<StgValue><ssdm name="tmp_7_119"/></StgValue>
</operation>

<operation id="2485" st_id="246" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="32" op_0_bw="15">
<![CDATA[
:738  %in_load_121 = load i32* %in_addr_242, align 4

]]></node>
<StgValue><ssdm name="in_load_121"/></StgValue>
</operation>

<operation id="2486" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:739  %p_addr36 = add i15 %tmp_2_trn_cast1, -896

]]></node>
<StgValue><ssdm name="p_addr36"/></StgValue>
</operation>

<operation id="2487" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="64" op_0_bw="15">
<![CDATA[
:740  %tmp_385 = zext i15 %p_addr36 to i64

]]></node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2488" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:741  %in_addr_243 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_385

]]></node>
<StgValue><ssdm name="in_addr_243"/></StgValue>
</operation>

<operation id="2489" st_id="246" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="15">
<![CDATA[
:742  %in_load_249 = load i32* %in_addr_243, align 4

]]></node>
<StgValue><ssdm name="in_load_249"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2490" st_id="247" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:725  %tmp_7_117 = mul nsw i32 %in_load_246, %in_load_118

]]></node>
<StgValue><ssdm name="tmp_7_117"/></StgValue>
</operation>

<operation id="2491" st_id="247" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:731  %tmp_7_118 = mul nsw i32 %in_load_247, %in_load_119

]]></node>
<StgValue><ssdm name="tmp_7_118"/></StgValue>
</operation>

<operation id="2492" st_id="247" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:737  %tmp_7_119 = mul nsw i32 %in_load_248, %in_load_120

]]></node>
<StgValue><ssdm name="tmp_7_119"/></StgValue>
</operation>

<operation id="2493" st_id="247" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="15">
<![CDATA[
:742  %in_load_249 = load i32* %in_addr_243, align 4

]]></node>
<StgValue><ssdm name="in_load_249"/></StgValue>
</operation>

<operation id="2494" st_id="247" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1156" bw="32" op_0_bw="15">
<![CDATA[
:744  %in_load_122 = load i32* %in_addr_244, align 4

]]></node>
<StgValue><ssdm name="in_load_122"/></StgValue>
</operation>

<operation id="2495" st_id="247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:892  %tmp118 = add i32 %tmp_7_115, %tmp_7_116

]]></node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2496" st_id="248" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:725  %tmp_7_117 = mul nsw i32 %in_load_246, %in_load_118

]]></node>
<StgValue><ssdm name="tmp_7_117"/></StgValue>
</operation>

<operation id="2497" st_id="248" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:731  %tmp_7_118 = mul nsw i32 %in_load_247, %in_load_119

]]></node>
<StgValue><ssdm name="tmp_7_118"/></StgValue>
</operation>

<operation id="2498" st_id="248" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:737  %tmp_7_119 = mul nsw i32 %in_load_248, %in_load_120

]]></node>
<StgValue><ssdm name="tmp_7_119"/></StgValue>
</operation>

<operation id="2499" st_id="248" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:743  %tmp_7_120 = mul nsw i32 %in_load_249, %in_load_121

]]></node>
<StgValue><ssdm name="tmp_7_120"/></StgValue>
</operation>

<operation id="2500" st_id="248" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1156" bw="32" op_0_bw="15">
<![CDATA[
:744  %in_load_122 = load i32* %in_addr_244, align 4

]]></node>
<StgValue><ssdm name="in_load_122"/></StgValue>
</operation>

<operation id="2501" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:745  %p_addr126 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 125, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr126"/></StgValue>
</operation>

<operation id="2502" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="64" op_0_bw="32">
<![CDATA[
:746  %tmp_386 = zext i32 %p_addr126 to i64

]]></node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2503" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:747  %in_addr_245 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_386

]]></node>
<StgValue><ssdm name="in_addr_245"/></StgValue>
</operation>

<operation id="2504" st_id="248" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="32" op_0_bw="15">
<![CDATA[
:748  %in_load_250 = load i32* %in_addr_245, align 4

]]></node>
<StgValue><ssdm name="in_load_250"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2505" st_id="249" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:731  %tmp_7_118 = mul nsw i32 %in_load_247, %in_load_119

]]></node>
<StgValue><ssdm name="tmp_7_118"/></StgValue>
</operation>

<operation id="2506" st_id="249" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:737  %tmp_7_119 = mul nsw i32 %in_load_248, %in_load_120

]]></node>
<StgValue><ssdm name="tmp_7_119"/></StgValue>
</operation>

<operation id="2507" st_id="249" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:743  %tmp_7_120 = mul nsw i32 %in_load_249, %in_load_121

]]></node>
<StgValue><ssdm name="tmp_7_120"/></StgValue>
</operation>

<operation id="2508" st_id="249" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="32" op_0_bw="15">
<![CDATA[
:748  %in_load_250 = load i32* %in_addr_245, align 4

]]></node>
<StgValue><ssdm name="in_load_250"/></StgValue>
</operation>

<operation id="2509" st_id="249" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="32" op_0_bw="15">
<![CDATA[
:750  %in_load_123 = load i32* %in_addr_246, align 4

]]></node>
<StgValue><ssdm name="in_load_123"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2510" st_id="250" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:731  %tmp_7_118 = mul nsw i32 %in_load_247, %in_load_119

]]></node>
<StgValue><ssdm name="tmp_7_118"/></StgValue>
</operation>

<operation id="2511" st_id="250" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:737  %tmp_7_119 = mul nsw i32 %in_load_248, %in_load_120

]]></node>
<StgValue><ssdm name="tmp_7_119"/></StgValue>
</operation>

<operation id="2512" st_id="250" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:743  %tmp_7_120 = mul nsw i32 %in_load_249, %in_load_121

]]></node>
<StgValue><ssdm name="tmp_7_120"/></StgValue>
</operation>

<operation id="2513" st_id="250" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:749  %tmp_7_121 = mul nsw i32 %in_load_250, %in_load_122

]]></node>
<StgValue><ssdm name="tmp_7_121"/></StgValue>
</operation>

<operation id="2514" st_id="250" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="32" op_0_bw="15">
<![CDATA[
:750  %in_load_123 = load i32* %in_addr_246, align 4

]]></node>
<StgValue><ssdm name="in_load_123"/></StgValue>
</operation>

<operation id="2515" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:751  %p_addr24 = add i15 %tmp_2_trn_cast1, -640

]]></node>
<StgValue><ssdm name="p_addr24"/></StgValue>
</operation>

<operation id="2516" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="64" op_0_bw="15">
<![CDATA[
:752  %tmp_387 = zext i15 %p_addr24 to i64

]]></node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="2517" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:753  %in_addr_247 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_387

]]></node>
<StgValue><ssdm name="in_addr_247"/></StgValue>
</operation>

<operation id="2518" st_id="250" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="32" op_0_bw="15">
<![CDATA[
:754  %in_load_251 = load i32* %in_addr_247, align 4

]]></node>
<StgValue><ssdm name="in_load_251"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2519" st_id="251" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:737  %tmp_7_119 = mul nsw i32 %in_load_248, %in_load_120

]]></node>
<StgValue><ssdm name="tmp_7_119"/></StgValue>
</operation>

<operation id="2520" st_id="251" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:743  %tmp_7_120 = mul nsw i32 %in_load_249, %in_load_121

]]></node>
<StgValue><ssdm name="tmp_7_120"/></StgValue>
</operation>

<operation id="2521" st_id="251" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:749  %tmp_7_121 = mul nsw i32 %in_load_250, %in_load_122

]]></node>
<StgValue><ssdm name="tmp_7_121"/></StgValue>
</operation>

<operation id="2522" st_id="251" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="32" op_0_bw="15">
<![CDATA[
:754  %in_load_251 = load i32* %in_addr_247, align 4

]]></node>
<StgValue><ssdm name="in_load_251"/></StgValue>
</operation>

<operation id="2523" st_id="251" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="15">
<![CDATA[
:756  %in_load_124 = load i32* %in_addr_248, align 4

]]></node>
<StgValue><ssdm name="in_load_124"/></StgValue>
</operation>

<operation id="2524" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:893  %tmp119 = add i32 %tmp_7_117, %tmp_7_118

]]></node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2525" st_id="252" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:737  %tmp_7_119 = mul nsw i32 %in_load_248, %in_load_120

]]></node>
<StgValue><ssdm name="tmp_7_119"/></StgValue>
</operation>

<operation id="2526" st_id="252" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:743  %tmp_7_120 = mul nsw i32 %in_load_249, %in_load_121

]]></node>
<StgValue><ssdm name="tmp_7_120"/></StgValue>
</operation>

<operation id="2527" st_id="252" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:749  %tmp_7_121 = mul nsw i32 %in_load_250, %in_load_122

]]></node>
<StgValue><ssdm name="tmp_7_121"/></StgValue>
</operation>

<operation id="2528" st_id="252" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:755  %tmp_7_122 = mul nsw i32 %in_load_251, %in_load_123

]]></node>
<StgValue><ssdm name="tmp_7_122"/></StgValue>
</operation>

<operation id="2529" st_id="252" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="15">
<![CDATA[
:756  %in_load_124 = load i32* %in_addr_248, align 4

]]></node>
<StgValue><ssdm name="in_load_124"/></StgValue>
</operation>

<operation id="2530" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
:757  %p_addr127 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 63, i9 %tmp_263)

]]></node>
<StgValue><ssdm name="p_addr127"/></StgValue>
</operation>

<operation id="2531" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="64" op_0_bw="32">
<![CDATA[
:758  %tmp_388 = zext i32 %p_addr127 to i64

]]></node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="2532" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:759  %in_addr_249 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_388

]]></node>
<StgValue><ssdm name="in_addr_249"/></StgValue>
</operation>

<operation id="2533" st_id="252" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="32" op_0_bw="15">
<![CDATA[
:760  %in_load_252 = load i32* %in_addr_249, align 4

]]></node>
<StgValue><ssdm name="in_load_252"/></StgValue>
</operation>

<operation id="2534" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:894  %tmp117 = add i32 %tmp119, %tmp118

]]></node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2535" st_id="253" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:743  %tmp_7_120 = mul nsw i32 %in_load_249, %in_load_121

]]></node>
<StgValue><ssdm name="tmp_7_120"/></StgValue>
</operation>

<operation id="2536" st_id="253" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:749  %tmp_7_121 = mul nsw i32 %in_load_250, %in_load_122

]]></node>
<StgValue><ssdm name="tmp_7_121"/></StgValue>
</operation>

<operation id="2537" st_id="253" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:755  %tmp_7_122 = mul nsw i32 %in_load_251, %in_load_123

]]></node>
<StgValue><ssdm name="tmp_7_122"/></StgValue>
</operation>

<operation id="2538" st_id="253" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="32" op_0_bw="15">
<![CDATA[
:760  %in_load_252 = load i32* %in_addr_249, align 4

]]></node>
<StgValue><ssdm name="in_load_252"/></StgValue>
</operation>

<operation id="2539" st_id="253" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="32" op_0_bw="15">
<![CDATA[
:762  %in_load_125 = load i32* %in_addr_250, align 4

]]></node>
<StgValue><ssdm name="in_load_125"/></StgValue>
</operation>

<operation id="2540" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:895  %tmp113 = add i32 %tmp117, %tmp114

]]></node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2541" st_id="254" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:743  %tmp_7_120 = mul nsw i32 %in_load_249, %in_load_121

]]></node>
<StgValue><ssdm name="tmp_7_120"/></StgValue>
</operation>

<operation id="2542" st_id="254" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:749  %tmp_7_121 = mul nsw i32 %in_load_250, %in_load_122

]]></node>
<StgValue><ssdm name="tmp_7_121"/></StgValue>
</operation>

<operation id="2543" st_id="254" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:755  %tmp_7_122 = mul nsw i32 %in_load_251, %in_load_123

]]></node>
<StgValue><ssdm name="tmp_7_122"/></StgValue>
</operation>

<operation id="2544" st_id="254" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:761  %tmp_7_123 = mul nsw i32 %in_load_252, %in_load_124

]]></node>
<StgValue><ssdm name="tmp_7_123"/></StgValue>
</operation>

<operation id="2545" st_id="254" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="32" op_0_bw="15">
<![CDATA[
:762  %in_load_125 = load i32* %in_addr_250, align 4

]]></node>
<StgValue><ssdm name="in_load_125"/></StgValue>
</operation>

<operation id="2546" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:763  %p_addr12 = add i15 %tmp_2_trn_cast1, -384

]]></node>
<StgValue><ssdm name="p_addr12"/></StgValue>
</operation>

<operation id="2547" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="64" op_0_bw="15">
<![CDATA[
:764  %tmp_389 = zext i15 %p_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="2548" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:765  %in_addr_251 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_389

]]></node>
<StgValue><ssdm name="in_addr_251"/></StgValue>
</operation>

<operation id="2549" st_id="254" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="15">
<![CDATA[
:766  %in_load_253 = load i32* %in_addr_251, align 4

]]></node>
<StgValue><ssdm name="in_load_253"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2550" st_id="255" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:749  %tmp_7_121 = mul nsw i32 %in_load_250, %in_load_122

]]></node>
<StgValue><ssdm name="tmp_7_121"/></StgValue>
</operation>

<operation id="2551" st_id="255" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:755  %tmp_7_122 = mul nsw i32 %in_load_251, %in_load_123

]]></node>
<StgValue><ssdm name="tmp_7_122"/></StgValue>
</operation>

<operation id="2552" st_id="255" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:761  %tmp_7_123 = mul nsw i32 %in_load_252, %in_load_124

]]></node>
<StgValue><ssdm name="tmp_7_123"/></StgValue>
</operation>

<operation id="2553" st_id="255" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="15">
<![CDATA[
:766  %in_load_253 = load i32* %in_addr_251, align 4

]]></node>
<StgValue><ssdm name="in_load_253"/></StgValue>
</operation>

<operation id="2554" st_id="255" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1180" bw="32" op_0_bw="15">
<![CDATA[
:768  %in_load_126 = load i32* %in_addr_252, align 4

]]></node>
<StgValue><ssdm name="in_load_126"/></StgValue>
</operation>

<operation id="2555" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:896  %tmp122 = add i32 %tmp_7_119, %tmp_7_120

]]></node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2556" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="16" op_0_bw="8">
<![CDATA[
:2  %tmp_2_trn_cast = zext i8 %j to i16

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast"/></StgValue>
</operation>

<operation id="2557" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %p_addr2 = add i16 %p_addr_cast, %tmp_2_trn_cast

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="2558" st_id="256" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:749  %tmp_7_121 = mul nsw i32 %in_load_250, %in_load_122

]]></node>
<StgValue><ssdm name="tmp_7_121"/></StgValue>
</operation>

<operation id="2559" st_id="256" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:755  %tmp_7_122 = mul nsw i32 %in_load_251, %in_load_123

]]></node>
<StgValue><ssdm name="tmp_7_122"/></StgValue>
</operation>

<operation id="2560" st_id="256" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:761  %tmp_7_123 = mul nsw i32 %in_load_252, %in_load_124

]]></node>
<StgValue><ssdm name="tmp_7_123"/></StgValue>
</operation>

<operation id="2561" st_id="256" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:767  %tmp_7_124 = mul nsw i32 %in_load_253, %in_load_125

]]></node>
<StgValue><ssdm name="tmp_7_124"/></StgValue>
</operation>

<operation id="2562" st_id="256" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1180" bw="32" op_0_bw="15">
<![CDATA[
:768  %in_load_126 = load i32* %in_addr_252, align 4

]]></node>
<StgValue><ssdm name="in_load_126"/></StgValue>
</operation>

<operation id="2563" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:769  %p_addr128 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 127, i8 %j)

]]></node>
<StgValue><ssdm name="p_addr128"/></StgValue>
</operation>

<operation id="2564" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1182" bw="64" op_0_bw="32">
<![CDATA[
:770  %tmp_390 = zext i32 %p_addr128 to i64

]]></node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="2565" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:771  %in_addr_253 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_390

]]></node>
<StgValue><ssdm name="in_addr_253"/></StgValue>
</operation>

<operation id="2566" st_id="256" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="32" op_0_bw="15">
<![CDATA[
:772  %in_load_254 = load i32* %in_addr_253, align 4

]]></node>
<StgValue><ssdm name="in_load_254"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2567" st_id="257" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:755  %tmp_7_122 = mul nsw i32 %in_load_251, %in_load_123

]]></node>
<StgValue><ssdm name="tmp_7_122"/></StgValue>
</operation>

<operation id="2568" st_id="257" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:761  %tmp_7_123 = mul nsw i32 %in_load_252, %in_load_124

]]></node>
<StgValue><ssdm name="tmp_7_123"/></StgValue>
</operation>

<operation id="2569" st_id="257" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:767  %tmp_7_124 = mul nsw i32 %in_load_253, %in_load_125

]]></node>
<StgValue><ssdm name="tmp_7_124"/></StgValue>
</operation>

<operation id="2570" st_id="257" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="32" op_0_bw="15">
<![CDATA[
:772  %in_load_254 = load i32* %in_addr_253, align 4

]]></node>
<StgValue><ssdm name="in_load_254"/></StgValue>
</operation>

<operation id="2571" st_id="257" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="32" op_0_bw="15">
<![CDATA[
:774  %in_load_127 = load i32* %in_addr_254, align 4

]]></node>
<StgValue><ssdm name="in_load_127"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2572" st_id="258" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:755  %tmp_7_122 = mul nsw i32 %in_load_251, %in_load_123

]]></node>
<StgValue><ssdm name="tmp_7_122"/></StgValue>
</operation>

<operation id="2573" st_id="258" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:761  %tmp_7_123 = mul nsw i32 %in_load_252, %in_load_124

]]></node>
<StgValue><ssdm name="tmp_7_123"/></StgValue>
</operation>

<operation id="2574" st_id="258" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:767  %tmp_7_124 = mul nsw i32 %in_load_253, %in_load_125

]]></node>
<StgValue><ssdm name="tmp_7_124"/></StgValue>
</operation>

<operation id="2575" st_id="258" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:773  %tmp_7_125 = mul nsw i32 %in_load_254, %in_load_126

]]></node>
<StgValue><ssdm name="tmp_7_125"/></StgValue>
</operation>

<operation id="2576" st_id="258" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="32" op_0_bw="15">
<![CDATA[
:774  %in_load_127 = load i32* %in_addr_254, align 4

]]></node>
<StgValue><ssdm name="in_load_127"/></StgValue>
</operation>

<operation id="2577" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1187" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:775  %p_addr1 = add i15 %tmp_2_trn_cast1, -128

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="2578" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1188" bw="64" op_0_bw="15">
<![CDATA[
:776  %tmp_391 = zext i15 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="2579" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:777  %in_addr_255 = getelementptr [32768 x i32]* %in_r, i64 0, i64 %tmp_391

]]></node>
<StgValue><ssdm name="in_addr_255"/></StgValue>
</operation>

<operation id="2580" st_id="258" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="32" op_0_bw="15">
<![CDATA[
:778  %in_load_255 = load i32* %in_addr_255, align 4

]]></node>
<StgValue><ssdm name="in_load_255"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2581" st_id="259" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:761  %tmp_7_123 = mul nsw i32 %in_load_252, %in_load_124

]]></node>
<StgValue><ssdm name="tmp_7_123"/></StgValue>
</operation>

<operation id="2582" st_id="259" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:767  %tmp_7_124 = mul nsw i32 %in_load_253, %in_load_125

]]></node>
<StgValue><ssdm name="tmp_7_124"/></StgValue>
</operation>

<operation id="2583" st_id="259" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:773  %tmp_7_125 = mul nsw i32 %in_load_254, %in_load_126

]]></node>
<StgValue><ssdm name="tmp_7_125"/></StgValue>
</operation>

<operation id="2584" st_id="259" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="32" op_0_bw="15">
<![CDATA[
:778  %in_load_255 = load i32* %in_addr_255, align 4

]]></node>
<StgValue><ssdm name="in_load_255"/></StgValue>
</operation>

<operation id="2585" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:897  %tmp123 = add i32 %tmp_7_121, %tmp_7_122

]]></node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2586" st_id="260" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:761  %tmp_7_123 = mul nsw i32 %in_load_252, %in_load_124

]]></node>
<StgValue><ssdm name="tmp_7_123"/></StgValue>
</operation>

<operation id="2587" st_id="260" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:767  %tmp_7_124 = mul nsw i32 %in_load_253, %in_load_125

]]></node>
<StgValue><ssdm name="tmp_7_124"/></StgValue>
</operation>

<operation id="2588" st_id="260" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:773  %tmp_7_125 = mul nsw i32 %in_load_254, %in_load_126

]]></node>
<StgValue><ssdm name="tmp_7_125"/></StgValue>
</operation>

<operation id="2589" st_id="260" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:779  %tmp_7_126 = mul nsw i32 %in_load_255, %in_load_127

]]></node>
<StgValue><ssdm name="tmp_7_126"/></StgValue>
</operation>

<operation id="2590" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:898  %tmp121 = add i32 %tmp123, %tmp122

]]></node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2591" st_id="261" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:767  %tmp_7_124 = mul nsw i32 %in_load_253, %in_load_125

]]></node>
<StgValue><ssdm name="tmp_7_124"/></StgValue>
</operation>

<operation id="2592" st_id="261" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:773  %tmp_7_125 = mul nsw i32 %in_load_254, %in_load_126

]]></node>
<StgValue><ssdm name="tmp_7_125"/></StgValue>
</operation>

<operation id="2593" st_id="261" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:779  %tmp_7_126 = mul nsw i32 %in_load_255, %in_load_127

]]></node>
<StgValue><ssdm name="tmp_7_126"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2594" st_id="262" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:767  %tmp_7_124 = mul nsw i32 %in_load_253, %in_load_125

]]></node>
<StgValue><ssdm name="tmp_7_124"/></StgValue>
</operation>

<operation id="2595" st_id="262" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:773  %tmp_7_125 = mul nsw i32 %in_load_254, %in_load_126

]]></node>
<StgValue><ssdm name="tmp_7_125"/></StgValue>
</operation>

<operation id="2596" st_id="262" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:779  %tmp_7_126 = mul nsw i32 %in_load_255, %in_load_127

]]></node>
<StgValue><ssdm name="tmp_7_126"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2597" st_id="263" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:773  %tmp_7_125 = mul nsw i32 %in_load_254, %in_load_126

]]></node>
<StgValue><ssdm name="tmp_7_125"/></StgValue>
</operation>

<operation id="2598" st_id="263" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:779  %tmp_7_126 = mul nsw i32 %in_load_255, %in_load_127

]]></node>
<StgValue><ssdm name="tmp_7_126"/></StgValue>
</operation>

<operation id="2599" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:899  %tmp125 = add i32 %tmp_7_123, %tmp_7_124

]]></node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2600" st_id="264" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:773  %tmp_7_125 = mul nsw i32 %in_load_254, %in_load_126

]]></node>
<StgValue><ssdm name="tmp_7_125"/></StgValue>
</operation>

<operation id="2601" st_id="264" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:779  %tmp_7_126 = mul nsw i32 %in_load_255, %in_load_127

]]></node>
<StgValue><ssdm name="tmp_7_126"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2602" st_id="265" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:779  %tmp_7_126 = mul nsw i32 %in_load_255, %in_load_127

]]></node>
<StgValue><ssdm name="tmp_7_126"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2603" st_id="266" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:779  %tmp_7_126 = mul nsw i32 %in_load_255, %in_load_127

]]></node>
<StgValue><ssdm name="tmp_7_126"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2604" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:900  %tmp126 = add i32 %tmp_7_125, %tmp_7_126

]]></node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2605" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:901  %tmp124 = add i32 %tmp126, %tmp125

]]></node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2606" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:902  %tmp120 = add i32 %tmp124, %tmp121

]]></node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2607" st_id="270" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:903  %tmp112 = add i32 %tmp120, %tmp113

]]></node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2608" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:904  %tmp96 = add i32 %tmp112, %tmp97

]]></node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2609" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:905  %tmp64 = add i32 %tmp96, %tmp65

]]></node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2610" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:906  %tmp_8_s = add nsw i32 %tmp64, %tmp1

]]></node>
<StgValue><ssdm name="tmp_8_s"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2611" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2612" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="64" op_0_bw="16">
<![CDATA[
:4  %tmp_257 = zext i16 %p_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="2613" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %out_addr = getelementptr [16384 x i32]* %out_r, i64 0, i64 %tmp_257

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="2614" st_id="274" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:907  store i32 %tmp_8_s, i32* %out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2615" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="0" op_0_bw="0">
<![CDATA[
:908  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
