import { Interface } from 'tssv/lib/core/TSSV';
/**
 * TSSV Interface bundle for the AXI4_Lite_rtl protocol
 */
export class AXI4_Lite_rtl extends Interface {
    /**
     * Create a new AXI4_Lite_rtl Interface bundle with either master or slave port interface
     * or just a bundle of interconnect wires
     * @param params param value set
     * @param role sets the role of this instance to choose master or slave port interface
     * or just a bundle of interconnect wires
     */
    constructor(params = {}, role = undefined) {
        super('AXI4_Lite_rtl', {
            AIW: params.AIW || 8,
            AW: params.AW || 32,
            DIW: params.DIW || 8,
            DW: params.DW || 32
        }, role);
        this.signals = {
            ACLK: { width: 1 },
            ACLKEN: { width: 1 },
            ARESETn: { width: 1 },
            AWID: { width: params.DIW || 8 },
            AWADDR: { width: params.AW || 32 },
            AWLEN: { width: params.DIW || 8 },
            AWSIZE: { width: params.DIW || 8 },
            AWBURST: { width: params.DIW || 8 },
            AWLOCK: { width: params.DIW || 8 },
            AWCACHE: { width: params.DIW || 8 },
            AWPROT: { width: 3 },
            AWQOS: { width: params.DIW || 8 },
            AWREGION: { width: params.AW || 32 },
            AWUSER: { width: params.DIW || 8 },
            AWVALID: { width: 1 },
            AWREADY: { width: 1 },
            WDATA: { width: params.DW || 32 },
            WSTRB: { width: params.DIW || 8 },
            WLAST: { width: params.DIW || 8 },
            WUSER: { width: params.DIW || 8 },
            WVALID: { width: 1 },
            WREADY: { width: 1 },
            BID: { width: params.DIW || 8 },
            BRESP: { width: 2 },
            BUSER: { width: params.DIW || 8 },
            BVALID: { width: 1 },
            BREADY: { width: 1 },
            ARID: { width: params.DIW || 8 },
            ARADDR: { width: params.AW || 32 },
            ARLEN: { width: params.DIW || 8 },
            ARSIZE: { width: params.DIW || 8 },
            ARBURST: { width: params.DIW || 8 },
            ARLOCK: { width: params.DIW || 8 },
            ARCACHE: { width: params.DIW || 8 },
            ARPROT: { width: 3 },
            ARQOS: { width: params.DIW || 8 },
            ARREGION: { width: params.AW || 32 },
            ARUSER: { width: params.DIW || 8 },
            ARVALID: { width: 1 },
            ARREADY: { width: 1 },
            RID: { width: params.DIW || 8 },
            RDATA: { width: params.DW || 32 },
            RRESP: { width: 2 },
            RLAST: { width: params.DIW || 8 },
            RUSER: { width: params.DIW || 8 },
            RVALID: { width: 1 },
            RREADY: { width: 1 }
        };
        this.modports = {
            master: {
                ACLK: 'input',
                ACLKEN: 'input',
                ARESETn: 'input',
                AWID: 'output',
                AWADDR: 'output',
                AWLEN: 'output',
                AWSIZE: 'output',
                AWBURST: 'output',
                AWLOCK: 'output',
                AWCACHE: 'output',
                AWPROT: 'output',
                AWQOS: 'output',
                AWREGION: 'output',
                AWUSER: 'output',
                AWVALID: 'output',
                AWREADY: 'input',
                WDATA: 'output',
                WSTRB: 'output',
                WLAST: 'output',
                WUSER: 'output',
                WVALID: 'output',
                WREADY: 'input',
                BID: 'input',
                BRESP: 'input',
                BUSER: 'input',
                BVALID: 'input',
                BREADY: 'output',
                ARID: 'output',
                ARADDR: 'output',
                ARLEN: 'output',
                ARSIZE: 'output',
                ARBURST: 'output',
                ARLOCK: 'output',
                ARCACHE: 'output',
                ARPROT: 'output',
                ARQOS: 'output',
                ARREGION: 'output',
                ARUSER: 'output',
                ARVALID: 'output',
                ARREADY: 'input',
                RID: 'input',
                RDATA: 'input',
                RRESP: 'input',
                RLAST: 'input',
                RUSER: 'input',
                RVALID: 'input',
                RREADY: 'output'
            },
            slave: {
                ACLK: 'input',
                ACLKEN: 'input',
                ARESETn: 'input',
                AWID: 'input',
                AWADDR: 'input',
                AWLEN: 'input',
                AWSIZE: 'input',
                AWBURST: 'input',
                AWLOCK: 'input',
                AWCACHE: 'input',
                AWPROT: 'input',
                AWQOS: 'input',
                AWREGION: 'input',
                AWUSER: 'input',
                AWVALID: 'input',
                AWREADY: 'output',
                WDATA: 'input',
                WSTRB: 'input',
                WLAST: 'input',
                WUSER: 'input',
                WVALID: 'input',
                WREADY: 'output',
                BID: 'output',
                BRESP: 'output',
                BUSER: 'output',
                BVALID: 'output',
                BREADY: 'input',
                ARID: 'input',
                ARADDR: 'input',
                ARLEN: 'input',
                ARSIZE: 'input',
                ARBURST: 'input',
                ARLOCK: 'input',
                ARCACHE: 'input',
                ARPROT: 'input',
                ARQOS: 'input',
                ARREGION: 'input',
                ARUSER: 'input',
                ARVALID: 'input',
                ARREADY: 'output',
                RID: 'output',
                RDATA: 'output',
                RRESP: 'output',
                RLAST: 'output',
                RUSER: 'output',
                RVALID: 'output',
                RREADY: 'input'
            }
        };
    }
}
/**
 * VLNV Metadata
 */
AXI4_Lite_rtl.VLNV = {
    vendor: 'amba.com',
    library: 'AMBA4',
    name: 'AXI4-Lite_rtl',
    version: 'r0p0_0'
};
