AArch64 A05

(* Tests ldrh (register), UXTW *)
{ uint64_t 0:X0; 0:X1=x; uint64_t x; 0:X2=0; }

P0;
  LDRH W0, [X1, X2, UXTW];

exists (0:X0=0)
