{:input (genetic.crossover/dumb-crossover 1721109347 (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))))) (genetic.mutation/change-constant-value 472290878 (genetic.mutation/change-constant-value 268082848 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_29, wire1_32, wire2_35, \\wire:missing_edge , \\wire4_:missing , wire6_50, wire8_28, wire9_31, wire10_34, wire11_59, wire13_44, wire14_59, wire15_59, wire16_59, wire55_86, \\wire57_:missing , \\wire58_:missing , \\wire60_:missing , wire61_101, \\wire63_:missing , \\wire64_:missing \n, \\wire102_92_91_109_89_100_111_66_107_:missing , wire67_59, wire68_59, wire69_95, wire71_59, wire72_59);\n  wire \\:missing_edge ;\n  input wire0_29;\n  wire wire0_29;\n  input \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  wire \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  wire \\wire104_:missing ;\n  output wire10_34;\n  wire wire10_34;\n  inout wire11_59;\n  wire wire11_59;\n  output wire13_44;\n  wire wire13_44;\n  output wire14_59;\n  wire wire14_59;\n  output wire15_59;\n  wire wire15_59;\n  output wire16_59;\n  wire wire16_59;\n  wire wire18;\n  wire wire19_27;\n  wire wire19_29;\n  wire wire19_59;\n  input wire1_32;\n  wire wire1_32;\n  wire wire20_30;\n  wire wire20_32;\n  wire wire20_33;\n  wire wire21_46;\n  wire wire21_47;\n  wire wire22_50;\n  wire \\wire22_:missing ;\n  wire wire23_59;\n  wire \\wire24_:missing ;\n  wire wire25_59;\n  wire \\wire25_:missing ;\n  wire \\wire26_:missing ;\n  wire wire27_28;\n  input wire2_35;\n  wire wire2_35;\n  wire wire30_31;\n  wire \\wire37_:missing_54_48_51_86_33_40 ;\n  wire wire41_42;\n  wire wire43;\n  wire wire43_106;\n  wire wire43_110;\n  wire wire43_34;\n  wire wire43_36;\n  wire wire43_41;\n  wire wire43_44;\n  wire wire43_87;\n  wire wire43_93;\n  wire \\wire43_:missing ;\n  wire \\wire45_:missing ;\n  wire \\wire46_:missing ;\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  wire \\wire53_:missing ;\n  input wire55_86;\n  wire wire55_86;\n  input \\wire57_:missing ;\n  wire \\wire57_:missing ;\n  input \\wire58_:missing ;\n  wire \\wire58_:missing ;\n  input \\wire60_:missing ;\n  wire \\wire60_:missing ;\n  input wire61_101;\n  wire wire61_101;\n  input \\wire63_:missing ;\n  wire \\wire63_:missing ;\n  input \\wire64_:missing ;\n  wire \\wire64_:missing ;\n  output wire67_59;\n  wire wire67_59;\n  output wire68_59;\n  wire wire68_59;\n  output wire69_95;\n  wire wire69_95;\n  input wire6_50;\n  wire wire6_50;\n  output wire71_59;\n  wire wire71_59;\n  output wire72_59;\n  wire wire72_59;\n  wire wire75;\n  wire wire76;\n  wire wire77_104;\n  wire wire78_105;\n  wire wire78_106;\n  wire wire78_107;\n  wire wire79_59;\n  wire wire80_108;\n  wire wire80_109;\n  wire wire81_59;\n  wire wire81_90;\n  wire wire81_91;\n  wire wire82_59;\n  wire \\wire82_:missing ;\n  wire wire83_59;\n  wire wire84_100;\n  wire wire84_59;\n  wire wire84_98;\n  wire wire85_59;\n  wire \\wire85_:missing ;\n  output wire8_28;\n  wire wire8_28;\n  wire wire96_97;\n  wire wire98_99;\n  output wire9_31;\n  wire wire9_31;\n  wire \\wire:missing_101 ;\n  wire \\wire:missing_103 ;\n  wire \\wire:missing_110 ;\n  wire \\wire:missing_111 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_52 ;\n  wire \\wire:missing_87 ;\n  wire \\wire:missing_88 ;\n  wire \\wire:missing_89 ;\n  wire \\wire:missing_94 ;\n  wire \\wire:missing_99 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire19_27 = 4'h8 >> { wire19_59, wire19_29 };\n  assign wire20_30 = 4'h8 >> { wire20_33, wire20_32 };\n  assign wire21_46 = 4'h8 >> { \\wire:missing_edge , wire21_47 };\n  assign wire77_104 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire78_105 = 4'h8 >> { wire78_107, wire78_106 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire79_59, wire79_59 };\n  assign \\wire22_:missing  = 4'h8 >> { \\wire:missing_edge , wire22_50 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire80_109, wire80_108 };\n  assign wire81_90 = 4'h8 >> { wire81_91, wire81_59 };\n  assign \\wire82_:missing  = 4'h8 >> { \\wire:missing_edge , wire82_59 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire83_59, wire83_59 };\n  assign wire84_98 = 4'h8 >> { wire84_100, wire84_59 };\n  assign \\wire85_:missing  = 4'h8 >> { \\wire:missing_edge , wire85_59 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire23_59, wire23_59 };\n  assign \\wire24_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire25_:missing  = 4'h8 >> { wire25_59, wire25_59 };\n  assign \\wire26_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire18 = 1'h0;\n  assign wire75 = 1'h0;\n  assign wire76 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_111  = \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  assign \\wire:missing_110  = wire43_110;\n  assign wire80_109 = \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  assign wire80_108 = \\wire:missing_edge ;\n  assign wire78_107 = \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  assign wire78_106 = wire43_106;\n  assign \\wire:missing_edge  = wire78_105;\n  assign \\wire104_:missing  = wire77_104;\n  assign \\wire:missing_103  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  assign \\wire:missing_101  = wire61_101;\n  assign wire84_100 = \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  assign \\wire:missing_99  = wire98_99;\n  assign wire98_99 = wire84_98;\n  assign \\wire:missing_edge  = wire96_97;\n  assign wire96_97 = \\wire:missing_edge ;\n  assign wire69_95 = \\wire:missing_edge ;\n  assign \\wire:missing_94  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire43_93;\n  assign \\wire:missing_edge  = \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  assign wire81_91 = \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  assign \\wire:missing_edge  = wire81_90;\n  assign \\wire:missing_89  = \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  assign \\wire:missing_88  = \\wire:missing_edge ;\n  assign \\wire:missing_87  = wire43_87;\n  assign \\wire37_:missing_54_48_51_86_33_40  = wire55_86;\n  assign \\wire:missing_edge  = \\wire37_:missing_54_48_51_86_33_40 ;\n  assign \\wire53_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_52  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire37_:missing_54_48_51_86_33_40 ;\n  assign wire22_50 = wire6_50;\n  assign \\wire:missing_49  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire37_:missing_54_48_51_86_33_40 ;\n  assign wire21_47 = \\wire:missing_edge ;\n  assign \\wire46_:missing  = wire21_46;\n  assign \\wire45_:missing  = \\wire:missing_edge ;\n  assign wire13_44 = wire43_44;\n  assign \\wire43_:missing  = wire43;\n  assign \\wire:missing_42  = wire41_42;\n  assign wire41_42 = wire43_41;\n  assign \\wire:missing_edge  = \\wire37_:missing_54_48_51_86_33_40 ;\n  assign \\wire:missing_39  = \\wire:missing_edge ;\n  assign \\wire:missing_38  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire37_:missing_54_48_51_86_33_40 ;\n  assign \\wire:missing_edge  = wire43_36;\n  assign \\wire:missing_edge  = wire2_35;\n  assign wire10_34 = wire43_34;\n  assign wire20_33 = \\wire37_:missing_54_48_51_86_33_40 ;\n  assign wire20_32 = wire1_32;\n  assign wire9_31 = wire30_31;\n  assign wire30_31 = wire20_30;\n  assign wire19_29 = wire0_29;\n  assign wire8_28 = wire27_28;\n  assign wire27_28 = wire19_27;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:3.1-206.10\" *)\nmodule postsynth(wire0_29, wire1_32, wire2_35, \\wire:missing_edge , \\wire4_:missing , wire6_50, wire8_28, wire9_31, wire10_34, wire11_59, wire13_44, wire14_59, wire15_59, wire16_59, wire55_86, \\wire57_:missing , \\wire58_:missing , \\wire60_:missing , wire61_101, \\wire63_:missing , \\wire64_:missing \n, \\wire102_92_91_109_89_100_111_66_107_:missing , wire67_59, wire68_59, wire69_95, wire71_59, wire72_59);\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:6.9-6.17\" *)\n  input wire0_29;\n  wire wire0_29;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:8.9-8.54\" *)\n  input \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  wire \\wire102_92_91_109_89_100_111_66_107_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:10.8-10.25\" *)\n  wire \\wire104_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:11.10-11.19\" *)\n  output wire10_34;\n  wire wire10_34;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:13.9-13.18\" *)\n  inout wire11_59;\n  wire wire11_59;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:15.10-15.19\" *)\n  output wire13_44;\n  wire wire13_44;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:17.10-17.19\" *)\n  output wire14_59;\n  wire wire14_59;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:19.10-19.19\" *)\n  output wire15_59;\n  wire wire15_59;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:21.10-21.19\" *)\n  output wire16_59;\n  wire wire16_59;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:23.8-23.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:24.8-24.17\" *)\n  wire wire19_27;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:25.8-25.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire19_29;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:26.8-26.17\" *)\n  wire wire19_59;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:27.9-27.17\" *)\n  input wire1_32;\n  wire wire1_32;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:29.8-29.17\" *)\n  wire wire20_30;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:30.8-30.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire20_32;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:31.8-31.17\" *)\n  wire wire20_33;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:32.8-32.17\" *)\n  wire wire21_46;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:33.8-33.17\" *)\n  wire wire21_47;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:34.8-34.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire22_50;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:37.8-37.24\" *)\n  wire \\wire24_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:40.8-40.24\" *)\n  wire \\wire26_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:41.8-41.17\" *)\n  wire wire27_28;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:42.9-42.17\" *)\n  input wire2_35;\n  wire wire2_35;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:44.8-44.17\" *)\n  wire wire30_31;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:45.8-45.42\" *)\n  wire \\wire37_:missing_54_48_51_86_33_40 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:50.8-50.17\" *)\n  wire wire43_34;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:51.8-51.17\" *)\n  wire wire43_36;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:53.8-53.17\" *)\n  wire wire43_44;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:55.8-55.17\" *)\n  wire wire43_93;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:57.8-57.24\" *)\n  wire \\wire45_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:58.8-58.24\" *)\n  wire \\wire46_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:59.9-59.24\" *)\n  input \\wire4_:missing ;\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:61.8-61.24\" *)\n  wire \\wire53_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:62.9-62.18\" *)\n  input wire55_86;\n  wire wire55_86;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:64.9-64.25\" *)\n  input \\wire57_:missing ;\n  wire \\wire57_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:66.9-66.25\" *)\n  input \\wire58_:missing ;\n  wire \\wire58_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:68.9-68.25\" *)\n  input \\wire60_:missing ;\n  wire \\wire60_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:70.9-70.19\" *)\n  input wire61_101;\n  wire wire61_101;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:72.9-72.25\" *)\n  input \\wire63_:missing ;\n  wire \\wire63_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:74.9-74.25\" *)\n  input \\wire64_:missing ;\n  wire \\wire64_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:76.10-76.19\" *)\n  output wire67_59;\n  wire wire67_59;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:78.10-78.19\" *)\n  output wire68_59;\n  wire wire68_59;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:80.10-80.19\" *)\n  output wire69_95;\n  wire wire69_95;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:82.9-82.17\" *)\n  input wire6_50;\n  wire wire6_50;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:84.10-84.19\" *)\n  output wire71_59;\n  wire wire71_59;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:86.10-86.19\" *)\n  output wire72_59;\n  wire wire72_59;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:88.8-88.14\" *)\n  wire wire75;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:89.8-89.14\" *)\n  wire wire76;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:90.8-90.18\" *)\n  wire wire77_104;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:91.8-91.18\" *)\n  wire wire78_105;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:93.8-93.18\" *)\n  wire wire78_107;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:95.8-95.18\" *)\n  wire wire80_108;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:96.8-96.18\" *)\n  wire wire80_109;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:98.8-98.17\" *)\n  wire wire81_90;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:99.8-99.17\" *)\n  wire wire81_91;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:103.8-103.18\" *)\n  wire wire84_100;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:108.10-108.18\" *)\n  output wire8_28;\n  wire wire8_28;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:110.8-110.17\" *)\n  wire wire96_97;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:112.10-112.18\" *)\n  output wire9_31;\n  wire wire9_31;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:114.8-114.25\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_101 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:115.8-115.25\" *)\n  wire \\wire:missing_103 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:117.8-117.25\" *)\n  wire \\wire:missing_111 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:118.8-118.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:119.8-119.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:121.8-121.24\" *)\n  wire \\wire:missing_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:122.8-122.24\" *)\n  wire \\wire:missing_52 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:124.8-124.24\" *)\n  wire \\wire:missing_88 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:125.8-125.24\" *)\n  wire \\wire:missing_89 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:126.8-126.24\" *)\n  wire \\wire:missing_94 ;\n  (* src = \"/tmp/fuzzmount745B5940/2CBFB11D.v:128.9-128.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire102_92_91_109_89_100_111_66_107_:missing  = 1'h0;\n  assign \\wire104_:missing  = 1'h0;\n  assign wire10_34 = 1'hx;\n  assign wire13_44 = 1'hx;\n  assign wire14_59 = 1'hx;\n  assign wire15_59 = 1'hx;\n  assign wire16_59 = 1'hx;\n  assign wire18 = 1'h0;\n  assign wire19_27 = 1'hx;\n  assign wire19_29 = wire0_29;\n  assign wire19_59 = 1'hx;\n  assign wire20_30 = 1'h0;\n  assign wire20_32 = wire1_32;\n  assign wire20_33 = 1'h0;\n  assign wire21_46 = 1'h0;\n  assign wire21_47 = 1'h0;\n  assign wire22_50 = wire6_50;\n  assign \\wire24_:missing  = 1'h0;\n  assign \\wire26_:missing  = 1'h0;\n  assign wire27_28 = 1'hx;\n  assign wire2_35 = 1'h0;\n  assign wire30_31 = 1'h0;\n  assign \\wire37_:missing_54_48_51_86_33_40  = 1'h0;\n  assign wire43_34 = 1'hx;\n  assign wire43_36 = 1'h0;\n  assign wire43_44 = 1'hx;\n  assign wire43_93 = 1'h0;\n  assign \\wire45_:missing  = 1'h0;\n  assign \\wire46_:missing  = 1'h0;\n  assign \\wire53_:missing  = 1'h0;\n  assign wire55_86 = 1'h0;\n  assign wire67_59 = 1'hx;\n  assign wire68_59 = 1'hx;\n  assign wire69_95 = 1'h0;\n  assign wire71_59 = 1'hx;\n  assign wire72_59 = 1'hx;\n  assign wire75 = 1'h0;\n  assign wire76 = 1'h1;\n  assign wire77_104 = 1'h0;\n  assign wire78_105 = 1'h0;\n  assign wire78_107 = 1'h0;\n  assign wire80_108 = 1'h0;\n  assign wire80_109 = 1'h0;\n  assign wire81_90 = 1'h0;\n  assign wire81_91 = 1'h0;\n  assign wire84_100 = 1'h0;\n  assign wire8_28 = 1'hx;\n  assign wire96_97 = 1'h0;\n  assign wire9_31 = 1'h0;\n  assign \\wire:missing_101  = wire61_101;\n  assign \\wire:missing_103  = 1'h0;\n  assign \\wire:missing_111  = 1'h0;\n  assign \\wire:missing_38  = 1'h0;\n  assign \\wire:missing_39  = 1'h0;\n  assign \\wire:missing_49  = 1'h0;\n  assign \\wire:missing_52  = 1'h0;\n  assign \\wire:missing_88  = 1'h0;\n  assign \\wire:missing_89  = 1'h0;\n  assign \\wire:missing_94  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:57:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5/src/top.v'.\nSBY 23:57:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] Copy '/tmp/fuzzmount745B5940/2CBFB11D.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5/src/2CBFB11D.v'.\nSBY 23:57:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] Copy '/tmp/fuzzmount745B5940/2CBFB11D.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5/src/2CBFB11D.post.v'.\nSBY 23:57:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] engine_0: abc pdr\nSBY 23:57:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: /tmp/fuzzmount745B5940/top.v:58: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/2CBFB11D.v:140$131_Y [0] between cell $shr$/tmp/fuzzmount745B5940/2CBFB11D.v:140$131.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/2CBFB11D.v:138$129_Y [0] between cell $shr$/tmp/fuzzmount745B5940/2CBFB11D.v:138$129.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/2CBFB11D.v:143$134_Y [0] between cell $shr$/tmp/fuzzmount745B5940/2CBFB11D.v:143$134.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/2CBFB11D.v:135$126_Y [0] between cell $shr$/tmp/fuzzmount745B5940/2CBFB11D.v:135$126.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/2CBFB11D.v:134$125_Y [0] between cell $shr$/tmp/fuzzmount745B5940/2CBFB11D.v:134$125.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire presynth.\\wire72_59 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire presynth.\\wire71_59 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire presynth.\\wire68_59 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire presynth.\\wire67_59 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire presynth.\\wire16_59 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire presynth.\\wire15_59 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire presynth.\\wire14_59 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire presynth.\\wire13_44 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire presynth.\\wire10_34 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire presynth.\\wire19_59 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire top.\\y_post_15 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire top.\\y_pre_15 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire top.\\y_post_12 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire top.\\y_pre_12 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:57:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:57:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] base: finished (returncode=0)\nSBY 23:57:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire presynth.\\wire72_59 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire presynth.\\wire71_59 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire presynth.\\wire68_59 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire presynth.\\wire67_59 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire presynth.\\wire16_59 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire presynth.\\wire15_59 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire presynth.\\wire14_59 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire presynth.\\wire13_44 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire presynth.\\wire10_34 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire presynth.\\wire19_59 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire top.\\y_post_15 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire top.\\y_pre_15 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire top.\\y_post_12 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire top.\\y_pre_12 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire top.\\y_post_4 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire top.\\y_pre_4 is used but has no driver.\nSBY 23:57:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] aig: finished (returncode=0)\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] engine_0: Warning: The network has no constraints.\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] engine_0: finished (returncode=0)\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] engine_0: Status returned by engine: FAIL\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5'.\nSBY 23:57:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq5vye5x5] DONE (FAIL, rc=2)\n", :err ""}}}