INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Documents/PCID/processador_DCP/processador_DCP.srcs/sources_1/new/memoria_instrucoes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoria_instrucoes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Documents/PCID/processador_DCP/processador_DCP.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Documents/PCID/processador_DCP/processador_DCP.srcs/sim_1/new/test_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Haroldo/Documents/PCID/processador_DCP/processador_DCP.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
