Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\US_Sensor.v" into library work
Parsing module <ping>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\Sensor_Data_Display.v" into library work
Parsing module <SevenDisplay>.
Analyzing Verilog file "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <ping>.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\US_Sensor.v" Line 84: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\US_Sensor.v" Line 157: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\US_Sensor.v" Line 161: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\US_Sensor.v" Line 79: Assignment to test ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\main.v" Line 44: Size mismatch in connection of port <dist>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:1127 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\main.v" Line 45: Assignment to enable ignored, since the identifier is never used

Elaborating module <SevenDisplay>.
WARNING:HDLCompiler:189 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\main.v" Line 59: Size mismatch in connection of port <DISPLAY>. Formal port size is 16-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\main.v" Line 66: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\main.v" Line 67: Result of 28-bit expression is truncated to fit in 27-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\main.v".
INFO:Xst:3210 - "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\main.v" line 40: Output port <enable> of the instance <instance_name> is unconnected or connected to loadless signal.
    Found 27-bit register for signal <count>.
    Found 1-bit register for signal <SCLK>.
    Found 1-bit adder for signal <SCLK_PWR_1_o_add_2_OUT<0>> created at line 66.
    Found 27-bit adder for signal <count[26]_GND_1_o_add_3_OUT> created at line 67.
    Found 27-bit comparator greater for signal <n0004> created at line 68
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <main> synthesized.

Synthesizing Unit <ping>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\US_Sensor.v".
        INCH = 7231
        CENT = 2847
        UNIT_CLKS = 7231
        trigger = 250
        pause_for_input = 37500
        min_input = 1000
        max_input = 925000
        cycle_time = 1500000
WARNING:Xst:653 - Signal <dist<9:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ENABLE>.
    Found 1-bit register for signal <WriteData>.
    Found 1-bit register for signal <RW>.
    Found 8-bit register for signal <inRead>.
    Found 8-bit register for signal <distCount>.
    Found 16-bit register for signal <i>.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_2_o_add_4_OUT> created at line 84.
    Found 16-bit adder for signal <i[15]_GND_2_o_add_16_OUT> created at line 157.
    Found 8-bit adder for signal <distCount[7]_GND_2_o_add_19_OUT> created at line 161.
    Found 1-bit tristate buffer for signal <sig> created at line 64
    Found 26-bit comparator greater for signal <count[25]_GND_2_o_LessThan_9_o> created at line 112
    Found 26-bit comparator greater for signal <count[25]_GND_2_o_LessThan_12_o> created at line 131
    Found 26-bit comparator greater for signal <count[25]_GND_2_o_LessThan_14_o> created at line 143
    Found 26-bit comparator greater for signal <count[25]_GND_2_o_LessThan_15_o> created at line 149
    Found 16-bit comparator lessequal for signal <i[15]_GND_2_o_LessThan_16_o> created at line 156
    Found 26-bit comparator greater for signal <count[25]_GND_2_o_LessThan_26_o> created at line 174
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ping> synthesized.

Synthesizing Unit <SevenDisplay>.
    Related source file is "C:\fa12sp13_SourceCode\team2\branches\FPGA_Development\Navigation System\US_Sensors\Sensor_Data_Display.v".
WARNING:Xst:2999 - Signal 'SSEG_DISPLAY', unconnected in block 'SevenDisplay', is tied to its initial value.
WARNING:Xst:2999 - Signal 'SSEG_LED', unconnected in block 'SevenDisplay', is tied to its initial value.
    Found 16x8-bit single-port Read Only RAM <Mram_SSEG_DISPLAY> for signal <SSEG_DISPLAY>.
    Found 4x4-bit single-port Read Only RAM <Mram_SSEG_LED> for signal <SSEG_LED>.
    Found 8-bit register for signal <SSEG_CA>.
    Found 4-bit register for signal <SSEG_AN>.
    Found 4-bit 4-to-1 multiplexer for signal <_n0026> created at line 30.
    Summary:
	inferred   2 RAM(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SevenDisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 1-bit adder                                           : 1
 16-bit adder                                          : 1
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 4
 16-bit register                                       : 1
 26-bit register                                       : 1
 27-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 7
 16-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 5
 27-bit comparator greater                             : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SevenDisplay>.
INFO:Xst:3231 - The small RAM <Mram_SSEG_DISPLAY> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <_n0026>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_SSEG_LED> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SCLK>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SevenDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <SCLK>: 1 register on signal <SCLK>.
Unit <main> synthesized (advanced).

Synthesizing (advanced) Unit <ping>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <distCount>: 1 register on signal <distCount>.
Unit <ping> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 4
 1-bit up counter                                      : 1
 26-bit up counter                                     : 1
 27-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Comparators                                          : 7
 16-bit comparator lessequal                           : 1
 26-bit comparator greater                             : 5
 27-bit comparator greater                             : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SSEG_CA_7> (without init value) has a constant value of 1 in block <SevenDisplay>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <instance_name/ENABLE> of sequential type is unconnected in block <main>.

Optimizing unit <main> ...

Optimizing unit <SevenDisplay> ...
WARNING:Xst:1293 - FF/Latch <instance_name/count_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <instance_name/count_23> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <instance_name/count_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <instance_name/count_22> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <instance_name/count_21> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <instance_name/i_15> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <instance_name/i_14> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <instance_name/i_13> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.
FlipFlop instance_name/count_8 has been replicated 2 time(s)
FlipFlop instance_name/count_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 397
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 39
#      LUT2                        : 38
#      LUT3                        : 35
#      LUT4                        : 16
#      LUT5                        : 49
#      LUT6                        : 52
#      MUXCY                       : 93
#      VCC                         : 1
#      XORCY                       : 69
# FlipFlops/Latches                : 94
#      FD                          : 38
#      FDR                         : 40
#      FDRE                        : 12
#      FDSE                        : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      IOBUF                       : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              94  out of  18224     0%  
 Number of Slice LUTs:                  233  out of   9112     2%  
    Number used as Logic:               233  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    236
   Number with an unused Flip Flop:     142  out of    236    60%  
   Number with an unused LUT:             3  out of    236     1%  
   Number of fully used LUT-FF pairs:    91  out of    236    38%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 39    |
SCLK                               | BUFG                   | 55    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.001ns (Maximum Frequency: 166.635MHz)
   Minimum input arrival time before clock: 4.876ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.831ns (frequency: 206.993MHz)
  Total number of paths / destination ports: 956 / 66
-------------------------------------------------------------------------
Delay:               4.831ns (Levels of Logic = 3)
  Source:            count_8 (FF)
  Destination:       count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: count_8 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.961  count_8 (count_8)
     LUT5:I0->O            1   0.203   0.580  n0004_inv2 (n0004_inv2)
     LUT6:I5->O            1   0.205   0.580  n0004_inv3 (n0004_inv3)
     LUT6:I5->O           27   0.205   1.220  n0004_inv4 (n0004_inv)
     FDR:R                     0.430          count_0
    ----------------------------------------
    Total                      4.831ns (1.490ns logic, 3.341ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCLK'
  Clock period: 6.001ns (frequency: 166.635MHz)
  Total number of paths / destination ports: 25128 / 92
-------------------------------------------------------------------------
Delay:               6.001ns (Levels of Logic = 8)
  Source:            instance_name/count_7 (FF)
  Destination:       instance_name/count_19 (FF)
  Source Clock:      SCLK rising
  Destination Clock: SCLK rising

  Data Path: instance_name/count_7 to instance_name/count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   1.277  instance_name/count_7 (instance_name/count_7)
     LUT5:I0->O            1   0.203   0.000  instance_name/Mcompar_count[25]_GND_2_o_LessThan_15_o_lut<1> (instance_name/Mcompar_count[25]_GND_2_o_LessThan_15_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  instance_name/Mcompar_count[25]_GND_2_o_LessThan_15_o_cy<1> (instance_name/Mcompar_count[25]_GND_2_o_LessThan_15_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  instance_name/Mcompar_count[25]_GND_2_o_LessThan_15_o_cy<2> (instance_name/Mcompar_count[25]_GND_2_o_LessThan_15_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  instance_name/Mcompar_count[25]_GND_2_o_LessThan_15_o_cy<3> (instance_name/Mcompar_count[25]_GND_2_o_LessThan_15_o_cy<3>)
     MUXCY:CI->O          46   0.019   1.595  instance_name/Mcompar_count[25]_GND_2_o_LessThan_15_o_cy<4> (instance_name/Mcompar_count[25]_GND_2_o_LessThan_15_o_cy<4>)
     LUT6:I4->O            3   0.203   0.651  instance_name/_n0254_inv2_SW1 (N22)
     LUT6:I5->O           11   0.205   0.883  instance_name/Mcount_count_val1 (instance_name/Mcount_count_val)
     LUT2:I1->O            1   0.205   0.000  instance_name/count_19_rstpot (instance_name/count_19_rstpot)
     FD:D                      0.102          instance_name/count_19
    ----------------------------------------
    Total                      6.001ns (1.594ns logic, 4.407ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCLK'
  Total number of paths / destination ports: 359 / 76
-------------------------------------------------------------------------
Offset:              4.876ns (Levels of Logic = 4)
  Source:            SIG (PAD)
  Destination:       instance_name/i_12 (FF)
  Destination Clock: SCLK rising

  Data Path: SIG to instance_name/i_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.961  SIG_IOBUF (N16)
     LUT5:I0->O            1   0.203   0.944  instance_name/_n0280_inv1_SW0 (N14)
     LUT6:I0->O           13   0.203   1.037  instance_name/_n0254_inv2_SW2 (N24)
     LUT6:I4->O            1   0.203   0.000  instance_name/i_12_rstpot (instance_name/i_12_rstpot)
     FDR:D                     0.102          instance_name/i_12
    ----------------------------------------
    Total                      4.876ns (1.933ns logic, 2.943ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            show/SSEG_CA_6 (FF)
  Destination:       SSEG_CA<6> (PAD)
  Source Clock:      CLK rising

  Data Path: show/SSEG_CA_6 to SSEG_CA<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  show/SSEG_CA_6 (show/SSEG_CA_6)
     OBUF:I->O                 2.571          SSEG_CA_6_OBUF (SSEG_CA<6>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SCLK'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            instance_name/WriteData (FF)
  Destination:       SIG (PAD)
  Source Clock:      SCLK rising

  Data Path: instance_name/WriteData to SIG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  instance_name/WriteData (instance_name/WriteData)
     IOBUF:I->IO               2.571          SIG_IOBUF (SIG)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.831|         |         |         |
SCLK           |    2.697|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCLK           |    6.001|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.81 secs
 
--> 

Total memory usage is 255376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    3 (   0 filtered)

