{"vcs1":{"timestamp_begin":1719326433.363403720, "rt":1.98, "ut":0.20, "st":0.15}}
{"vcselab":{"timestamp_begin":1719326435.419313464, "rt":1.88, "ut":0.20, "st":0.16}}
{"link":{"timestamp_begin":1719326437.353849732, "rt":0.14, "ut":0.07, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1719326433.071597543}
{"VCS_COMP_START_TIME": 1719326433.071597543}
{"VCS_COMP_END_TIME": 1719326437.617559606}
{"VCS_USER_OPTIONS": "-sverilog -lca -debug_access+all -Mdir=sim_build/csrc -o sim_build/simv src/tb_pc.sv src/pc.sv"}
{"vcs1": {"peak_mem": 384556}}
{"vcselab": {"peak_mem": 245432}}
