# Single-Cycle-MIPS
Implements a Single Cycle MIPS using VeriLog Language
