
{{base_dir}}
{{commons_dir}}

set target_part {{target_part}}
set target_module {{target_module}}

set vlog_synth_sources [list {% for source in vlog_synth_sources %}{{source}} {% endfor %}]
set vhdl_synth_sources [list {% for source in vhdl_synth_sources %}{{source}} {% endfor %}]

set constraints_sources [list {% for source in constraints_sources %}{{source}} {% endfor %}]

set outputDir $base_dir/build
file mkdir $outputDir


read_verilog $vlog_synth_sources
read_vhdl $vhdl_synth_sources
read_xdc $constraints_sources


synth_design -top $target_module -part $target_part -flatten rebuilt
write_checkpoint -force $outputDir/post_synth
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
# report_power -file $outputDir/post_synth_power.rpt


opt_design
power_opt_design
place_design
phys_opt_design
write_checkpoint -force $outputDir/post_place
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt


route_design
write_checkpoint -force $outputDir/post_route
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -sort_by group -max_paths 100 -path_type summary -file $output-Dir/post_route_timing.rpt
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
# report_drc -file $outputDir/post_imp_drc.rpt
write_verilog -force $outputDir/bft_impl_netlist.v
write_xdc -no_fixed_only -force $outputDir/bft_impl.xdc

write_bitstream -force $outputDir/bft.bit