{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623247086526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623247086532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 09 14:58:06 2021 " "Processing started: Wed Jun 09 14:58:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623247086532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247086532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjFinalFase1 -c ProjFinalFase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjFinalFase1 -c ProjFinalFase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247086532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623247087305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623247087305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase1-shell " "Found design unit 1: Fase1-shell" {  } { { "Fase1.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101580 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase1 " "Found entity 1: Fase1" {  } { { "Fase1.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101580 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-v1 " "Found design unit 1: FreqDivider-v1" {  } { { "FreqDivider.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/FreqDivider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101596 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase1fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase1FSM-v1 " "Found design unit 1: Fase1FSM-v1" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101602 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase1FSM " "Found entity 1: Fase1FSM" {  } { { "Fase1FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101602 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerFSM-Behavioral " "Found design unit 1: TimerFSM-Behavioral" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/TimerFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101602 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerFSM " "Found entity 1: TimerFSM" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/TimerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "olaintermit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file olaintermit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OlaIntermit-v1 " "Found design unit 1: OlaIntermit-v1" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101618 ""} { "Info" "ISGN_ENTITY_NAME" "1 OlaIntermit " "Found entity 1: OlaIntermit" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayepro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayepro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayEPRO-v1 " "Found design unit 1: DisplayEPRO-v1" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101621 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayEPRO " "Found entity 1: DisplayEPRO" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycoca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaycoca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayCOCA-v1 " "Found design unit 1: DisplayCOCA-v1" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101624 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayCOCA " "Found entity 1: DisplayCOCA" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayagua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayagua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayAGUA-v1 " "Found design unit 1: DisplayAGUA-v1" {  } { { "DisplayAGUA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayAGUA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101624 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayAGUA " "Found entity 1: DisplayAGUA" {  } { { "DisplayAGUA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayAGUA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayslar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayslar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplaySLAR-v1 " "Found design unit 1: DisplaySLAR-v1" {  } { { "DisplaySLAR.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplaySLAR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101624 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplaySLAR " "Found entity 1: DisplaySLAR" {  } { { "DisplaySLAR.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplaySLAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623247101624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fase1 " "Elaborating entity \"Fase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623247101670 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..1\] Fase1.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[17..1\]\" at Fase1.vhd(9)" {  } { { "Fase1.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101670 "|Fase1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..0\] Fase1.vhd(10) " "Using initial value X (don't care) for net \"LEDG\[6..0\]\" at Fase1.vhd(10)" {  } { { "Fase1.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101670 "|Fase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider FreqDivider:u0 A:v1 " "Elaborating entity \"FreqDivider\" using architecture \"A:v1\" for hierarchy \"FreqDivider:u0\"" {  } { { "Fase1.vhd" "u0" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623247101695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OlaIntermit OlaIntermit:u1 A:v1 " "Elaborating entity \"OlaIntermit\" using architecture \"A:v1\" for hierarchy \"OlaIntermit:u1\"" {  } { { "Fase1.vhd" "u1" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623247101701 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[0\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_cen\[0\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101702 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[1\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_cen\[1\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[2\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_cen\[2\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[3\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_cen\[3\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[4\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_cen\[4\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[5\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_cen\[5\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[6\] OlaIntermit.vhd(25) " "Inferred latch for \"visor_cen\[6\]\" at OlaIntermit.vhd(25)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[0\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_dez\[0\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[1\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_dez\[1\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[2\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_dez\[2\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[3\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_dez\[3\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[4\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_dez\[4\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[5\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_dez\[5\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[6\] OlaIntermit.vhd(24) " "Inferred latch for \"visor_dez\[6\]\" at OlaIntermit.vhd(24)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[0\] OlaIntermit.vhd(23) " "Inferred latch for \"visor_uni\[0\]\" at OlaIntermit.vhd(23)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[1\] OlaIntermit.vhd(23) " "Inferred latch for \"visor_uni\[1\]\" at OlaIntermit.vhd(23)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[2\] OlaIntermit.vhd(23) " "Inferred latch for \"visor_uni\[2\]\" at OlaIntermit.vhd(23)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[3\] OlaIntermit.vhd(23) " "Inferred latch for \"visor_uni\[3\]\" at OlaIntermit.vhd(23)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[4\] OlaIntermit.vhd(23) " "Inferred latch for \"visor_uni\[4\]\" at OlaIntermit.vhd(23)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[5\] OlaIntermit.vhd(23) " "Inferred latch for \"visor_uni\[5\]\" at OlaIntermit.vhd(23)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[6\] OlaIntermit.vhd(23) " "Inferred latch for \"visor_uni\[6\]\" at OlaIntermit.vhd(23)" {  } { { "OlaIntermit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101703 "|Fase1|OlaIntermit:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerFSM TimerFSM:u2 A:behavioral " "Elaborating entity \"TimerFSM\" using architecture \"A:behavioral\" for hierarchy \"TimerFSM:u2\"" {  } { { "Fase1.vhd" "u2" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623247101705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Fase1FSM Fase1FSM:u3 A:v1 " "Elaborating entity \"Fase1FSM\" using architecture \"A:v1\" for hierarchy \"Fase1FSM:u3\"" {  } { { "Fase1.vhd" "u3" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623247101708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayEPRO DisplayEPRO:u4 A:v1 " "Elaborating entity \"DisplayEPRO\" using architecture \"A:v1\" for hierarchy \"DisplayEPRO:u4\"" {  } { { "Fase1.vhd" "u4" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623247101721 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[0\] DisplayEPRO.vhd(25) " "Inferred latch for \"visor_mil\[0\]\" at DisplayEPRO.vhd(25)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101722 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[1\] DisplayEPRO.vhd(25) " "Inferred latch for \"visor_mil\[1\]\" at DisplayEPRO.vhd(25)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101722 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[2\] DisplayEPRO.vhd(25) " "Inferred latch for \"visor_mil\[2\]\" at DisplayEPRO.vhd(25)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101722 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[3\] DisplayEPRO.vhd(25) " "Inferred latch for \"visor_mil\[3\]\" at DisplayEPRO.vhd(25)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[4\] DisplayEPRO.vhd(25) " "Inferred latch for \"visor_mil\[4\]\" at DisplayEPRO.vhd(25)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[5\] DisplayEPRO.vhd(25) " "Inferred latch for \"visor_mil\[5\]\" at DisplayEPRO.vhd(25)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[6\] DisplayEPRO.vhd(25) " "Inferred latch for \"visor_mil\[6\]\" at DisplayEPRO.vhd(25)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[0\] DisplayEPRO.vhd(24) " "Inferred latch for \"visor_cen\[0\]\" at DisplayEPRO.vhd(24)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[1\] DisplayEPRO.vhd(24) " "Inferred latch for \"visor_cen\[1\]\" at DisplayEPRO.vhd(24)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[2\] DisplayEPRO.vhd(24) " "Inferred latch for \"visor_cen\[2\]\" at DisplayEPRO.vhd(24)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[3\] DisplayEPRO.vhd(24) " "Inferred latch for \"visor_cen\[3\]\" at DisplayEPRO.vhd(24)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[4\] DisplayEPRO.vhd(24) " "Inferred latch for \"visor_cen\[4\]\" at DisplayEPRO.vhd(24)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[5\] DisplayEPRO.vhd(24) " "Inferred latch for \"visor_cen\[5\]\" at DisplayEPRO.vhd(24)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[6\] DisplayEPRO.vhd(24) " "Inferred latch for \"visor_cen\[6\]\" at DisplayEPRO.vhd(24)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[0\] DisplayEPRO.vhd(23) " "Inferred latch for \"visor_dez\[0\]\" at DisplayEPRO.vhd(23)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101723 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[1\] DisplayEPRO.vhd(23) " "Inferred latch for \"visor_dez\[1\]\" at DisplayEPRO.vhd(23)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101724 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[2\] DisplayEPRO.vhd(23) " "Inferred latch for \"visor_dez\[2\]\" at DisplayEPRO.vhd(23)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101724 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[3\] DisplayEPRO.vhd(23) " "Inferred latch for \"visor_dez\[3\]\" at DisplayEPRO.vhd(23)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101724 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[4\] DisplayEPRO.vhd(23) " "Inferred latch for \"visor_dez\[4\]\" at DisplayEPRO.vhd(23)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101724 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[5\] DisplayEPRO.vhd(23) " "Inferred latch for \"visor_dez\[5\]\" at DisplayEPRO.vhd(23)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101724 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[6\] DisplayEPRO.vhd(23) " "Inferred latch for \"visor_dez\[6\]\" at DisplayEPRO.vhd(23)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101724 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[0\] DisplayEPRO.vhd(22) " "Inferred latch for \"visor_uni\[0\]\" at DisplayEPRO.vhd(22)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101724 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[1\] DisplayEPRO.vhd(22) " "Inferred latch for \"visor_uni\[1\]\" at DisplayEPRO.vhd(22)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101724 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[2\] DisplayEPRO.vhd(22) " "Inferred latch for \"visor_uni\[2\]\" at DisplayEPRO.vhd(22)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101724 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[3\] DisplayEPRO.vhd(22) " "Inferred latch for \"visor_uni\[3\]\" at DisplayEPRO.vhd(22)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101725 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[4\] DisplayEPRO.vhd(22) " "Inferred latch for \"visor_uni\[4\]\" at DisplayEPRO.vhd(22)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101725 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[5\] DisplayEPRO.vhd(22) " "Inferred latch for \"visor_uni\[5\]\" at DisplayEPRO.vhd(22)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101725 "|Fase1|DisplayEPRO:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[6\] DisplayEPRO.vhd(22) " "Inferred latch for \"visor_uni\[6\]\" at DisplayEPRO.vhd(22)" {  } { { "DisplayEPRO.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101725 "|Fase1|DisplayEPRO:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayCOCA DisplayCOCA:u5 A:v1 " "Elaborating entity \"DisplayCOCA\" using architecture \"A:v1\" for hierarchy \"DisplayCOCA:u5\"" {  } { { "Fase1.vhd" "u5" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623247101736 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[0\] DisplayCOCA.vhd(24) " "Inferred latch for \"visor_mil\[0\]\" at DisplayCOCA.vhd(24)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101737 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[1\] DisplayCOCA.vhd(24) " "Inferred latch for \"visor_mil\[1\]\" at DisplayCOCA.vhd(24)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101737 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[2\] DisplayCOCA.vhd(24) " "Inferred latch for \"visor_mil\[2\]\" at DisplayCOCA.vhd(24)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101737 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[3\] DisplayCOCA.vhd(24) " "Inferred latch for \"visor_mil\[3\]\" at DisplayCOCA.vhd(24)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101737 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[4\] DisplayCOCA.vhd(24) " "Inferred latch for \"visor_mil\[4\]\" at DisplayCOCA.vhd(24)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101737 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[5\] DisplayCOCA.vhd(24) " "Inferred latch for \"visor_mil\[5\]\" at DisplayCOCA.vhd(24)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101737 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_mil\[6\] DisplayCOCA.vhd(24) " "Inferred latch for \"visor_mil\[6\]\" at DisplayCOCA.vhd(24)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101737 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[0\] DisplayCOCA.vhd(23) " "Inferred latch for \"visor_cen\[0\]\" at DisplayCOCA.vhd(23)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101737 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[1\] DisplayCOCA.vhd(23) " "Inferred latch for \"visor_cen\[1\]\" at DisplayCOCA.vhd(23)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101737 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[2\] DisplayCOCA.vhd(23) " "Inferred latch for \"visor_cen\[2\]\" at DisplayCOCA.vhd(23)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101737 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[3\] DisplayCOCA.vhd(23) " "Inferred latch for \"visor_cen\[3\]\" at DisplayCOCA.vhd(23)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[4\] DisplayCOCA.vhd(23) " "Inferred latch for \"visor_cen\[4\]\" at DisplayCOCA.vhd(23)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[5\] DisplayCOCA.vhd(23) " "Inferred latch for \"visor_cen\[5\]\" at DisplayCOCA.vhd(23)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_cen\[6\] DisplayCOCA.vhd(23) " "Inferred latch for \"visor_cen\[6\]\" at DisplayCOCA.vhd(23)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[0\] DisplayCOCA.vhd(22) " "Inferred latch for \"visor_dez\[0\]\" at DisplayCOCA.vhd(22)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[1\] DisplayCOCA.vhd(22) " "Inferred latch for \"visor_dez\[1\]\" at DisplayCOCA.vhd(22)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[2\] DisplayCOCA.vhd(22) " "Inferred latch for \"visor_dez\[2\]\" at DisplayCOCA.vhd(22)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[3\] DisplayCOCA.vhd(22) " "Inferred latch for \"visor_dez\[3\]\" at DisplayCOCA.vhd(22)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[4\] DisplayCOCA.vhd(22) " "Inferred latch for \"visor_dez\[4\]\" at DisplayCOCA.vhd(22)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[5\] DisplayCOCA.vhd(22) " "Inferred latch for \"visor_dez\[5\]\" at DisplayCOCA.vhd(22)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_dez\[6\] DisplayCOCA.vhd(22) " "Inferred latch for \"visor_dez\[6\]\" at DisplayCOCA.vhd(22)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101738 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[0\] DisplayCOCA.vhd(21) " "Inferred latch for \"visor_uni\[0\]\" at DisplayCOCA.vhd(21)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101739 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[1\] DisplayCOCA.vhd(21) " "Inferred latch for \"visor_uni\[1\]\" at DisplayCOCA.vhd(21)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101739 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[2\] DisplayCOCA.vhd(21) " "Inferred latch for \"visor_uni\[2\]\" at DisplayCOCA.vhd(21)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101739 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[3\] DisplayCOCA.vhd(21) " "Inferred latch for \"visor_uni\[3\]\" at DisplayCOCA.vhd(21)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101739 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[4\] DisplayCOCA.vhd(21) " "Inferred latch for \"visor_uni\[4\]\" at DisplayCOCA.vhd(21)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101739 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[5\] DisplayCOCA.vhd(21) " "Inferred latch for \"visor_uni\[5\]\" at DisplayCOCA.vhd(21)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101739 "|Fase1|DisplayCOCA:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visor_uni\[6\] DisplayCOCA.vhd(21) " "Inferred latch for \"visor_uni\[6\]\" at DisplayCOCA.vhd(21)" {  } { { "DisplayCOCA.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247101739 "|Fase1|DisplayCOCA:u5"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[6\] HEX0\[6\] " "Net \"HEX0\[6\]\", which fans out to \"HEX0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_uni\[6\] " "Net is fed by \"OlaIntermit:u1\|visor_uni\[6\]\"" {  } { { "OlaIntermit.vhd" "visor_uni\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101826 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_uni\[6\] " "Net is fed by \"DisplayEPRO:u4\|visor_uni\[6\]\"" {  } { { "DisplayEPRO.vhd" "visor_uni\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101826 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_uni\[6\] " "Net is fed by \"DisplayCOCA:u5\|visor_uni\[6\]\"" {  } { { "DisplayCOCA.vhd" "visor_uni\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101826 ""}  } { { "Fase1.vhd" "HEX0\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101826 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[5\] HEX0\[5\] " "Net \"HEX0\[5\]\", which fans out to \"HEX0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_uni\[5\] " "Net is fed by \"OlaIntermit:u1\|visor_uni\[5\]\"" {  } { { "OlaIntermit.vhd" "visor_uni\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101826 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_uni\[5\] " "Net is fed by \"DisplayEPRO:u4\|visor_uni\[5\]\"" {  } { { "DisplayEPRO.vhd" "visor_uni\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101826 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_uni\[5\] " "Net is fed by \"DisplayCOCA:u5\|visor_uni\[5\]\"" {  } { { "DisplayCOCA.vhd" "visor_uni\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101826 ""}  } { { "Fase1.vhd" "HEX0\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101826 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[4\] HEX0\[4\] " "Net \"HEX0\[4\]\", which fans out to \"HEX0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_uni\[4\] " "Net is fed by \"OlaIntermit:u1\|visor_uni\[4\]\"" {  } { { "OlaIntermit.vhd" "visor_uni\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_uni\[4\] " "Net is fed by \"DisplayEPRO:u4\|visor_uni\[4\]\"" {  } { { "DisplayEPRO.vhd" "visor_uni\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_uni\[4\] " "Net is fed by \"DisplayCOCA:u5\|visor_uni\[4\]\"" {  } { { "DisplayCOCA.vhd" "visor_uni\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""}  } { { "Fase1.vhd" "HEX0\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101830 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[3\] HEX0\[3\] " "Net \"HEX0\[3\]\", which fans out to \"HEX0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_uni\[3\] " "Net is fed by \"OlaIntermit:u1\|visor_uni\[3\]\"" {  } { { "OlaIntermit.vhd" "visor_uni\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_uni\[3\] " "Net is fed by \"DisplayEPRO:u4\|visor_uni\[3\]\"" {  } { { "DisplayEPRO.vhd" "visor_uni\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_uni\[3\] " "Net is fed by \"DisplayCOCA:u5\|visor_uni\[3\]\"" {  } { { "DisplayCOCA.vhd" "visor_uni\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""}  } { { "Fase1.vhd" "HEX0\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101830 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[2\] HEX0\[2\] " "Net \"HEX0\[2\]\", which fans out to \"HEX0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_uni\[2\] " "Net is fed by \"OlaIntermit:u1\|visor_uni\[2\]\"" {  } { { "OlaIntermit.vhd" "visor_uni\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_uni\[2\] " "Net is fed by \"DisplayEPRO:u4\|visor_uni\[2\]\"" {  } { { "DisplayEPRO.vhd" "visor_uni\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_uni\[2\] " "Net is fed by \"DisplayCOCA:u5\|visor_uni\[2\]\"" {  } { { "DisplayCOCA.vhd" "visor_uni\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""}  } { { "Fase1.vhd" "HEX0\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101830 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[1\] HEX0\[1\] " "Net \"HEX0\[1\]\", which fans out to \"HEX0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_uni\[1\] " "Net is fed by \"OlaIntermit:u1\|visor_uni\[1\]\"" {  } { { "OlaIntermit.vhd" "visor_uni\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_uni\[1\] " "Net is fed by \"DisplayEPRO:u4\|visor_uni\[1\]\"" {  } { { "DisplayEPRO.vhd" "visor_uni\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_uni\[1\] " "Net is fed by \"DisplayCOCA:u5\|visor_uni\[1\]\"" {  } { { "DisplayCOCA.vhd" "visor_uni\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""}  } { { "Fase1.vhd" "HEX0\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101830 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[0\] HEX0\[0\] " "Net \"HEX0\[0\]\", which fans out to \"HEX0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_uni\[0\] " "Net is fed by \"OlaIntermit:u1\|visor_uni\[0\]\"" {  } { { "OlaIntermit.vhd" "visor_uni\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_uni\[0\] " "Net is fed by \"DisplayEPRO:u4\|visor_uni\[0\]\"" {  } { { "DisplayEPRO.vhd" "visor_uni\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_uni\[0\] " "Net is fed by \"DisplayCOCA:u5\|visor_uni\[0\]\"" {  } { { "DisplayCOCA.vhd" "visor_uni\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""}  } { { "Fase1.vhd" "HEX0\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101830 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[6\] HEX1\[6\] " "Net \"HEX1\[6\]\", which fans out to \"HEX1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_dez\[6\] " "Net is fed by \"OlaIntermit:u1\|visor_dez\[6\]\"" {  } { { "OlaIntermit.vhd" "visor_dez\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_dez\[6\] " "Net is fed by \"DisplayEPRO:u4\|visor_dez\[6\]\"" {  } { { "DisplayEPRO.vhd" "visor_dez\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_dez\[6\] " "Net is fed by \"DisplayCOCA:u5\|visor_dez\[6\]\"" {  } { { "DisplayCOCA.vhd" "visor_dez\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101830 ""}  } { { "Fase1.vhd" "HEX1\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101830 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[5\] HEX1\[5\] " "Net \"HEX1\[5\]\", which fans out to \"HEX1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_dez\[5\] " "Net is fed by \"OlaIntermit:u1\|visor_dez\[5\]\"" {  } { { "OlaIntermit.vhd" "visor_dez\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_dez\[5\] " "Net is fed by \"DisplayEPRO:u4\|visor_dez\[5\]\"" {  } { { "DisplayEPRO.vhd" "visor_dez\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_dez\[5\] " "Net is fed by \"DisplayCOCA:u5\|visor_dez\[5\]\"" {  } { { "DisplayCOCA.vhd" "visor_dez\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""}  } { { "Fase1.vhd" "HEX1\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101831 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[4\] HEX1\[4\] " "Net \"HEX1\[4\]\", which fans out to \"HEX1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_dez\[4\] " "Net is fed by \"OlaIntermit:u1\|visor_dez\[4\]\"" {  } { { "OlaIntermit.vhd" "visor_dez\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_dez\[4\] " "Net is fed by \"DisplayEPRO:u4\|visor_dez\[4\]\"" {  } { { "DisplayEPRO.vhd" "visor_dez\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_dez\[4\] " "Net is fed by \"DisplayCOCA:u5\|visor_dez\[4\]\"" {  } { { "DisplayCOCA.vhd" "visor_dez\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""}  } { { "Fase1.vhd" "HEX1\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101831 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[3\] HEX1\[3\] " "Net \"HEX1\[3\]\", which fans out to \"HEX1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_dez\[3\] " "Net is fed by \"OlaIntermit:u1\|visor_dez\[3\]\"" {  } { { "OlaIntermit.vhd" "visor_dez\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_dez\[3\] " "Net is fed by \"DisplayEPRO:u4\|visor_dez\[3\]\"" {  } { { "DisplayEPRO.vhd" "visor_dez\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_dez\[3\] " "Net is fed by \"DisplayCOCA:u5\|visor_dez\[3\]\"" {  } { { "DisplayCOCA.vhd" "visor_dez\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""}  } { { "Fase1.vhd" "HEX1\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101831 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[2\] HEX1\[2\] " "Net \"HEX1\[2\]\", which fans out to \"HEX1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_dez\[2\] " "Net is fed by \"OlaIntermit:u1\|visor_dez\[2\]\"" {  } { { "OlaIntermit.vhd" "visor_dez\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_dez\[2\] " "Net is fed by \"DisplayEPRO:u4\|visor_dez\[2\]\"" {  } { { "DisplayEPRO.vhd" "visor_dez\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_dez\[2\] " "Net is fed by \"DisplayCOCA:u5\|visor_dez\[2\]\"" {  } { { "DisplayCOCA.vhd" "visor_dez\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""}  } { { "Fase1.vhd" "HEX1\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101831 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[1\] HEX1\[1\] " "Net \"HEX1\[1\]\", which fans out to \"HEX1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_dez\[1\] " "Net is fed by \"OlaIntermit:u1\|visor_dez\[1\]\"" {  } { { "OlaIntermit.vhd" "visor_dez\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_dez\[1\] " "Net is fed by \"DisplayEPRO:u4\|visor_dez\[1\]\"" {  } { { "DisplayEPRO.vhd" "visor_dez\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_dez\[1\] " "Net is fed by \"DisplayCOCA:u5\|visor_dez\[1\]\"" {  } { { "DisplayCOCA.vhd" "visor_dez\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101831 ""}  } { { "Fase1.vhd" "HEX1\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101831 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[0\] HEX1\[0\] " "Net \"HEX1\[0\]\", which fans out to \"HEX1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_dez\[0\] " "Net is fed by \"OlaIntermit:u1\|visor_dez\[0\]\"" {  } { { "OlaIntermit.vhd" "visor_dez\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101832 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_dez\[0\] " "Net is fed by \"DisplayEPRO:u4\|visor_dez\[0\]\"" {  } { { "DisplayEPRO.vhd" "visor_dez\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101832 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_dez\[0\] " "Net is fed by \"DisplayCOCA:u5\|visor_dez\[0\]\"" {  } { { "DisplayCOCA.vhd" "visor_dez\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101832 ""}  } { { "Fase1.vhd" "HEX1\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101832 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[6\] HEX2\[6\] " "Net \"HEX2\[6\]\", which fans out to \"HEX2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_cen\[6\] " "Net is fed by \"OlaIntermit:u1\|visor_cen\[6\]\"" {  } { { "OlaIntermit.vhd" "visor_cen\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101832 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_cen\[6\] " "Net is fed by \"DisplayEPRO:u4\|visor_cen\[6\]\"" {  } { { "DisplayEPRO.vhd" "visor_cen\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101832 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_cen\[6\] " "Net is fed by \"DisplayCOCA:u5\|visor_cen\[6\]\"" {  } { { "DisplayCOCA.vhd" "visor_cen\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101832 ""}  } { { "Fase1.vhd" "HEX2\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101832 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[5\] HEX2\[5\] " "Net \"HEX2\[5\]\", which fans out to \"HEX2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_cen\[5\] " "Net is fed by \"OlaIntermit:u1\|visor_cen\[5\]\"" {  } { { "OlaIntermit.vhd" "visor_cen\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_cen\[5\] " "Net is fed by \"DisplayEPRO:u4\|visor_cen\[5\]\"" {  } { { "DisplayEPRO.vhd" "visor_cen\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_cen\[5\] " "Net is fed by \"DisplayCOCA:u5\|visor_cen\[5\]\"" {  } { { "DisplayCOCA.vhd" "visor_cen\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""}  } { { "Fase1.vhd" "HEX2\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101833 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[4\] HEX2\[4\] " "Net \"HEX2\[4\]\", which fans out to \"HEX2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_cen\[4\] " "Net is fed by \"OlaIntermit:u1\|visor_cen\[4\]\"" {  } { { "OlaIntermit.vhd" "visor_cen\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_cen\[4\] " "Net is fed by \"DisplayEPRO:u4\|visor_cen\[4\]\"" {  } { { "DisplayEPRO.vhd" "visor_cen\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_cen\[4\] " "Net is fed by \"DisplayCOCA:u5\|visor_cen\[4\]\"" {  } { { "DisplayCOCA.vhd" "visor_cen\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""}  } { { "Fase1.vhd" "HEX2\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101833 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[3\] HEX2\[3\] " "Net \"HEX2\[3\]\", which fans out to \"HEX2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_cen\[3\] " "Net is fed by \"OlaIntermit:u1\|visor_cen\[3\]\"" {  } { { "OlaIntermit.vhd" "visor_cen\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_cen\[3\] " "Net is fed by \"DisplayEPRO:u4\|visor_cen\[3\]\"" {  } { { "DisplayEPRO.vhd" "visor_cen\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_cen\[3\] " "Net is fed by \"DisplayCOCA:u5\|visor_cen\[3\]\"" {  } { { "DisplayCOCA.vhd" "visor_cen\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""}  } { { "Fase1.vhd" "HEX2\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101833 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[2\] HEX2\[2\] " "Net \"HEX2\[2\]\", which fans out to \"HEX2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_cen\[2\] " "Net is fed by \"OlaIntermit:u1\|visor_cen\[2\]\"" {  } { { "OlaIntermit.vhd" "visor_cen\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_cen\[2\] " "Net is fed by \"DisplayEPRO:u4\|visor_cen\[2\]\"" {  } { { "DisplayEPRO.vhd" "visor_cen\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_cen\[2\] " "Net is fed by \"DisplayCOCA:u5\|visor_cen\[2\]\"" {  } { { "DisplayCOCA.vhd" "visor_cen\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""}  } { { "Fase1.vhd" "HEX2\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101833 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[1\] HEX2\[1\] " "Net \"HEX2\[1\]\", which fans out to \"HEX2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_cen\[1\] " "Net is fed by \"OlaIntermit:u1\|visor_cen\[1\]\"" {  } { { "OlaIntermit.vhd" "visor_cen\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_cen\[1\] " "Net is fed by \"DisplayEPRO:u4\|visor_cen\[1\]\"" {  } { { "DisplayEPRO.vhd" "visor_cen\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_cen\[1\] " "Net is fed by \"DisplayCOCA:u5\|visor_cen\[1\]\"" {  } { { "DisplayCOCA.vhd" "visor_cen\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101833 ""}  } { { "Fase1.vhd" "HEX2\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101833 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[0\] HEX2\[0\] " "Net \"HEX2\[0\]\", which fans out to \"HEX2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "OlaIntermit:u1\|visor_cen\[0\] " "Net is fed by \"OlaIntermit:u1\|visor_cen\[0\]\"" {  } { { "OlaIntermit.vhd" "visor_cen\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/OlaIntermit.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_cen\[0\] " "Net is fed by \"DisplayEPRO:u4\|visor_cen\[0\]\"" {  } { { "DisplayEPRO.vhd" "visor_cen\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_cen\[0\] " "Net is fed by \"DisplayCOCA:u5\|visor_cen\[0\]\"" {  } { { "DisplayCOCA.vhd" "visor_cen\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 23 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""}  } { { "Fase1.vhd" "HEX2\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101834 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[6\] HEX3\[6\] " "Net \"HEX3\[6\]\", which fans out to \"HEX3\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_mil\[6\] " "Net is fed by \"DisplayEPRO:u4\|visor_mil\[6\]\"" {  } { { "DisplayEPRO.vhd" "visor_mil\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_mil\[6\] " "Net is fed by \"DisplayCOCA:u5\|visor_mil\[6\]\"" {  } { { "DisplayCOCA.vhd" "visor_mil\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""}  } { { "Fase1.vhd" "HEX3\[6\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101834 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[5\] HEX3\[5\] " "Net \"HEX3\[5\]\", which fans out to \"HEX3\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_mil\[5\] " "Net is fed by \"DisplayEPRO:u4\|visor_mil\[5\]\"" {  } { { "DisplayEPRO.vhd" "visor_mil\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_mil\[5\] " "Net is fed by \"DisplayCOCA:u5\|visor_mil\[5\]\"" {  } { { "DisplayCOCA.vhd" "visor_mil\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""}  } { { "Fase1.vhd" "HEX3\[5\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101834 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[4\] HEX3\[4\] " "Net \"HEX3\[4\]\", which fans out to \"HEX3\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_mil\[4\] " "Net is fed by \"DisplayEPRO:u4\|visor_mil\[4\]\"" {  } { { "DisplayEPRO.vhd" "visor_mil\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_mil\[4\] " "Net is fed by \"DisplayCOCA:u5\|visor_mil\[4\]\"" {  } { { "DisplayCOCA.vhd" "visor_mil\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""}  } { { "Fase1.vhd" "HEX3\[4\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101834 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[3\] HEX3\[3\] " "Net \"HEX3\[3\]\", which fans out to \"HEX3\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_mil\[3\] " "Net is fed by \"DisplayEPRO:u4\|visor_mil\[3\]\"" {  } { { "DisplayEPRO.vhd" "visor_mil\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_mil\[3\] " "Net is fed by \"DisplayCOCA:u5\|visor_mil\[3\]\"" {  } { { "DisplayCOCA.vhd" "visor_mil\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""}  } { { "Fase1.vhd" "HEX3\[3\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101834 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[2\] HEX3\[2\] " "Net \"HEX3\[2\]\", which fans out to \"HEX3\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_mil\[2\] " "Net is fed by \"DisplayEPRO:u4\|visor_mil\[2\]\"" {  } { { "DisplayEPRO.vhd" "visor_mil\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_mil\[2\] " "Net is fed by \"DisplayCOCA:u5\|visor_mil\[2\]\"" {  } { { "DisplayCOCA.vhd" "visor_mil\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""}  } { { "Fase1.vhd" "HEX3\[2\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101834 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[1\] HEX3\[1\] " "Net \"HEX3\[1\]\", which fans out to \"HEX3\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_mil\[1\] " "Net is fed by \"DisplayEPRO:u4\|visor_mil\[1\]\"" {  } { { "DisplayEPRO.vhd" "visor_mil\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_mil\[1\] " "Net is fed by \"DisplayCOCA:u5\|visor_mil\[1\]\"" {  } { { "DisplayCOCA.vhd" "visor_mil\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""}  } { { "Fase1.vhd" "HEX3\[1\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101834 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX3\[0\] HEX3\[0\] " "Net \"HEX3\[0\]\", which fans out to \"HEX3\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayEPRO:u4\|visor_mil\[0\] " "Net is fed by \"DisplayEPRO:u4\|visor_mil\[0\]\"" {  } { { "DisplayEPRO.vhd" "visor_mil\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayEPRO.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DisplayCOCA:u5\|visor_mil\[0\] " "Net is fed by \"DisplayCOCA:u5\|visor_mil\[0\]\"" {  } { { "DisplayCOCA.vhd" "visor_mil\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/DisplayCOCA.vhd" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1623247101834 ""}  } { { "Fase1.vhd" "HEX3\[0\]" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_1/Fase1.vhd" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1623247101834 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 105 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 105 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623247102092 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 09 14:58:22 2021 " "Processing ended: Wed Jun 09 14:58:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623247102092 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623247102092 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623247102092 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623247102092 ""}
