Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:49:10 2019
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================================
==== Latency Reporting for Corner mode_norm.fast.RCmin ====
===========================================================

============================================ Summary Table for Corner mode_norm.fast.RCmin =============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock                                   M,D       214        --      0.00        --      0.00      0.00      0.00      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214        --      0.00        --      0.00      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=================================== Details Table for Corner mode_norm.fast.RCmin ====================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin, Scenario: mode_norm.fast.RCmin
clock


======================================================
==== Path Reports for Corner mode_norm.fast.RCmin ====
======================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

==============================================================
==== Latency Reporting for Corner mode_norm.fast.RCmin_bc ====
==============================================================

=========================================== Summary Table for Corner mode_norm.fast.RCmin_bc ===========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock                                   M,D       214     40.00     26.23        --     74.96     48.73     60.65      6.39        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214        --     26.23        --     74.96     48.73        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
================================== Details Table for Corner mode_norm.fast.RCmin_bc ==================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.fast.RCmin_bc, Scenario: mode_norm.fast.RCmin_bc
clock
                                   L   remainder_reg_50_/CLK             74.96 r     74.46 r      0.00        0.00
                                   L   remainder_reg_31_/CLK             74.96 r     74.46 r      0.00        0.00
                                   L   remainder_reg_13_/CLK             74.20 r     74.16 r      0.00        0.00
                                   L   remainder_reg_12_/CLK             74.18 r     74.14 r      0.00        0.00
                                   L   remainder_reg_21_/CLK             73.99 r     73.95 r      0.00        0.00
                                   S   remainder_reg_65_/CLK             48.77 r     48.73 r        --          --
                                   S   remainder_reg_66_/CLK             48.83 r     48.79 r        --          --
                                   S   remainder_reg_17_/CLK             49.80 r     49.76 r        --          --
                                   S   remainder_reg_40_/CLK             49.82 r     49.78 r        --          --
                                   S   remainder_reg_1_/CLK              49.82 r     49.78 r        --          --


=========================================================
==== Path Reports for Corner mode_norm.fast.RCmin_bc ====
=========================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_50_/CLK
Latency             : 74.96
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.38    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.18    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.10    1.62    1.45    1.45 f
  cts_inv_10394723/I (INV_X1)                                      1.62    0.06    1.51 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.72    3.53    2.54    4.04 r
  cts_inv_10034687/I (INV_X1)                                      3.64    0.29    4.33 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.10    2.16    1.93    6.26 f
  cts_inv_9994683/I (INV_X1)                                       2.16    0.06    6.31 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.25    6.10    3.24    9.56 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.25   6.10   0.00   9.56 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 6.68    1.07   10.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.25    2.78    5.91   16.54 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            2.78    0.06   16.59 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.61   4.41   4.41  21.00 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                4.84    0.11   21.11 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.35    4.25    5.44   26.55 r
  clk_gate_remainder_reg/cto_dtrdly_5566/I (INV_X1)                4.48    0.44   26.99 r
  clk_gate_remainder_reg/cto_dtrdly_5566/ZN (INV_X1)    1   1.50   2.56    2.21   29.20 f
  clk_gate_remainder_reg/cto_dtrdly_5568/I (INV_X1)                2.59    0.13   29.34 f
  clk_gate_remainder_reg/cto_dtrdly_5568/ZN (INV_X1)    1   1.74   2.56    2.16   31.49 r
  clk_gate_remainder_reg/cto_dtrdly_5567/I (INV_X1)                2.63    0.19   31.68 r
  clk_gate_remainder_reg/cto_dtrdly_5567/ZN (INV_X1)    1   1.32   2.08    1.91   33.59 f
  clk_gate_remainder_reg/cto_dtrdly_5565/I (INV_X1)                2.10    0.11   33.70 f
  clk_gate_remainder_reg/cto_dtrdly_5565/ZN (INV_X1)    1   3.23   4.88    2.27   35.97 r
  clk_gate_remainder_reg/cts_inv_7724456/I (INV_X1)                6.81    1.79   37.77 r
  clk_gate_remainder_reg/cts_inv_7724456/ZN (INV_X1)    1   1.18   2.84    2.17   39.94 f
  clk_gate_remainder_reg/cts_inv_7634447/I (INV_X1)                2.84    0.00   39.94 f
  clk_gate_remainder_reg/cts_inv_7634447/ZN (INV_X1)    1   1.54   2.42    2.10   42.04 r
  clk_gate_remainder_reg/cts_inv_7544438/I (INV_X1)                2.46    0.13   42.17 r
  clk_gate_remainder_reg/cts_inv_7544438/ZN (INV_X1)    1   1.39   2.10    1.85   44.02 f
  clk_gate_remainder_reg/cts_inv_7454429/I (INV_X1)                2.12    0.10   44.12 f
  clk_gate_remainder_reg/cts_inv_7454429/ZN (INV_X1)    1   1.74   2.52    2.04   46.16 r
  clk_gate_remainder_reg/cts_inv_7364420/I (INV_X1)                2.56    0.15   46.31 r
  clk_gate_remainder_reg/cts_inv_7364420/ZN (INV_X1)    1   0.95   1.79    1.68   47.99 f
  clk_gate_remainder_reg/cts_inv_7264410/I (INV_X1)                1.79    0.00   47.99 f
  clk_gate_remainder_reg/cts_inv_7264410/ZN (INV_X1)    1   2.81   4.48    2.17   50.16 r
  clk_gate_remainder_reg/cts_inv_6694353/I (INV_X1)                5.72    1.41   51.57 r
  clk_gate_remainder_reg/cts_inv_6694353/ZN (INV_X1)    1   1.33   2.77    2.42   54.00 f
  clk_gate_remainder_reg/cts_inv_6354319/I (INV_X1)                2.80    0.11   54.11 f
  clk_gate_remainder_reg/cts_inv_6354319/ZN (INV_X1)    2   7.11   9.23    4.58   58.69 r
  clk_gate_remainder_reg/cts_inv_6074291/I (INV_X1)                9.37    0.27   58.96 r
  clk_gate_remainder_reg/cts_inv_6074291/ZN (INV_X1)    1   2.20   4.37    3.41   62.37 f
  clk_gate_remainder_reg/cts_inv_5434227/I (INV_X2)                4.37    0.08   62.45 f
  clk_gate_remainder_reg/cts_inv_5434227/ZN (INV_X2)    8   9.47   6.89    3.68   66.13 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    8   9.47   6.89   0.00  66.13 r
  cto_buf_drc_5208/I (CLKBUF_X2)                                   7.80    1.35   67.48 r
  cto_buf_drc_5208/Z (CLKBUF_X2)                    3      4.75    4.44    5.46   72.94 r
  remainder_reg_50_/CLK (SDFFSNQ_X1)                               7.06    2.02   74.96 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             74.96
  total clock latency                                                             74.96


---------------------------------------------
Largest Path #2
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_31_/CLK
Latency             : 74.96
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.38    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.18    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.10    1.62    1.45    1.45 f
  cts_inv_10394723/I (INV_X1)                                      1.62    0.06    1.51 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.72    3.53    2.54    4.04 r
  cts_inv_10034687/I (INV_X1)                                      3.64    0.29    4.33 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.10    2.16    1.93    6.26 f
  cts_inv_9994683/I (INV_X1)                                       2.16    0.06    6.31 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.25    6.10    3.24    9.56 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.25   6.10   0.00   9.56 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 6.68    1.07   10.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.25    2.78    5.91   16.54 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            2.78    0.06   16.59 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.61   4.41   4.41  21.00 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                4.84    0.11   21.11 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.35    4.25    5.44   26.55 r
  clk_gate_remainder_reg/cto_dtrdly_5566/I (INV_X1)                4.48    0.44   26.99 r
  clk_gate_remainder_reg/cto_dtrdly_5566/ZN (INV_X1)    1   1.50   2.56    2.21   29.20 f
  clk_gate_remainder_reg/cto_dtrdly_5568/I (INV_X1)                2.59    0.13   29.34 f
  clk_gate_remainder_reg/cto_dtrdly_5568/ZN (INV_X1)    1   1.74   2.56    2.16   31.49 r
  clk_gate_remainder_reg/cto_dtrdly_5567/I (INV_X1)                2.63    0.19   31.68 r
  clk_gate_remainder_reg/cto_dtrdly_5567/ZN (INV_X1)    1   1.32   2.08    1.91   33.59 f
  clk_gate_remainder_reg/cto_dtrdly_5565/I (INV_X1)                2.10    0.11   33.70 f
  clk_gate_remainder_reg/cto_dtrdly_5565/ZN (INV_X1)    1   3.23   4.88    2.27   35.97 r
  clk_gate_remainder_reg/cts_inv_7724456/I (INV_X1)                6.81    1.79   37.77 r
  clk_gate_remainder_reg/cts_inv_7724456/ZN (INV_X1)    1   1.18   2.84    2.17   39.94 f
  clk_gate_remainder_reg/cts_inv_7634447/I (INV_X1)                2.84    0.00   39.94 f
  clk_gate_remainder_reg/cts_inv_7634447/ZN (INV_X1)    1   1.54   2.42    2.10   42.04 r
  clk_gate_remainder_reg/cts_inv_7544438/I (INV_X1)                2.46    0.13   42.17 r
  clk_gate_remainder_reg/cts_inv_7544438/ZN (INV_X1)    1   1.39   2.10    1.85   44.02 f
  clk_gate_remainder_reg/cts_inv_7454429/I (INV_X1)                2.12    0.10   44.12 f
  clk_gate_remainder_reg/cts_inv_7454429/ZN (INV_X1)    1   1.74   2.52    2.04   46.16 r
  clk_gate_remainder_reg/cts_inv_7364420/I (INV_X1)                2.56    0.15   46.31 r
  clk_gate_remainder_reg/cts_inv_7364420/ZN (INV_X1)    1   0.95   1.79    1.68   47.99 f
  clk_gate_remainder_reg/cts_inv_7264410/I (INV_X1)                1.79    0.00   47.99 f
  clk_gate_remainder_reg/cts_inv_7264410/ZN (INV_X1)    1   2.81   4.48    2.17   50.16 r
  clk_gate_remainder_reg/cts_inv_6694353/I (INV_X1)                5.72    1.41   51.57 r
  clk_gate_remainder_reg/cts_inv_6694353/ZN (INV_X1)    1   1.33   2.77    2.42   54.00 f
  clk_gate_remainder_reg/cts_inv_6354319/I (INV_X1)                2.80    0.11   54.11 f
  clk_gate_remainder_reg/cts_inv_6354319/ZN (INV_X1)    2   7.11   9.23    4.58   58.69 r
  clk_gate_remainder_reg/cts_inv_6074291/I (INV_X1)                9.37    0.27   58.96 r
  clk_gate_remainder_reg/cts_inv_6074291/ZN (INV_X1)    1   2.20   4.37    3.41   62.37 f
  clk_gate_remainder_reg/cts_inv_5434227/I (INV_X2)                4.37    0.08   62.45 f
  clk_gate_remainder_reg/cts_inv_5434227/ZN (INV_X2)    8   9.47   6.89    3.68   66.13 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    8   9.47   6.89   0.00  66.13 r
  cto_buf_drc_5208/I (CLKBUF_X2)                                   7.80    1.35   67.48 r
  cto_buf_drc_5208/Z (CLKBUF_X2)                    3      4.75    4.44    5.46   72.94 r
  remainder_reg_31_/CLK (SDFFSNQ_X1)                               7.06    2.02   74.96 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             74.96
  total clock latency                                                             74.96


---------------------------------------------
Largest Path #3
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_13_/CLK
Latency             : 74.20
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.38    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.18    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.10    1.62    1.45    1.45 f
  cts_inv_10394723/I (INV_X1)                                      1.62    0.06    1.51 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.72    3.53    2.54    4.04 r
  cts_inv_10034687/I (INV_X1)                                      3.64    0.29    4.33 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.10    2.16    1.93    6.26 f
  cts_inv_9994683/I (INV_X1)                                       2.16    0.06    6.31 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.25    6.10    3.24    9.56 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.25   6.10   0.00   9.56 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 6.68    1.07   10.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.25    2.78    5.91   16.54 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            2.78    0.06   16.59 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.61   4.41   4.41  21.00 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                4.84    0.11   21.11 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.35    4.25    5.44   26.55 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                4.48    0.44   26.99 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.82   1.89    1.77   28.76 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.08    0.27   29.03 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.41   2.25    1.96   30.99 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.27    0.11   31.11 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.62   3.22    2.38   33.49 f
  clk_gate_remainder_reg/cts_inv_7274411/I (INV_X1)                3.22    0.10   33.59 f
  clk_gate_remainder_reg/cts_inv_7274411/ZN (INV_X1)    2   2.77   4.04    3.01   36.60 r
  clk_gate_remainder_reg/cts_inv_7124396/I (INV_X1)                4.04    0.00   36.60 r
  clk_gate_remainder_reg/cts_inv_7124396/ZN (INV_X1)    2   3.77   4.48    3.20   39.81 f
  clk_gate_remainder_reg/cto_buf_drc_5197/I (BUF_X1)               4.52    0.21   40.02 f
  clk_gate_remainder_reg/cto_buf_drc_5197/Z (BUF_X1)    1   1.46   2.17    3.78   43.79 f
  clk_gate_remainder_reg/cts_inv_6374321/I (INV_X1)                2.21    0.11   43.91 f
  clk_gate_remainder_reg/cts_inv_6374321/ZN (INV_X1)    1   1.36   2.21    1.89   45.80 r
  clk_gate_remainder_reg/cto_buf_drc_5199/I (CLKBUF_X1)            2.21    0.06   45.85 r
  clk_gate_remainder_reg/cto_buf_drc_5199/Z (CLKBUF_X1)    1   1.71   2.46   3.43  49.29 r
  clk_gate_remainder_reg/cts_inv_6084292/I (INV_X1)                2.56    0.21   49.50 r
  clk_gate_remainder_reg/cts_inv_6084292/ZN (INV_X1)    1   1.51   2.16    1.85   51.35 f
  clk_gate_remainder_reg/cto_buf_drc_5201/I (BUF_X1)               2.19    0.11   51.46 f
  clk_gate_remainder_reg/cto_buf_drc_5201/Z (BUF_X1)    1   1.53   2.16    3.43   54.89 f
  clk_gate_remainder_reg/cts_inv_5444228/I (INV_X1)                2.27    0.21   55.10 f
  clk_gate_remainder_reg/cts_inv_5444228/ZN (INV_X1)    2   3.32   4.75    2.86   57.96 r
  clk_gate_remainder_reg/p_abuf5 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   3.32   4.75   0.00  57.96 r
  cto_buf_drc_5234/I (BUF_X1)                                      4.83    0.10   58.06 r
  cto_buf_drc_5234/Z (BUF_X1)                       4      6.36    8.83    5.99   64.05 r
  clk_gate_remainder_reg/cts13 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    4   6.36   8.83   0.00  64.05 r
  clk_gate_remainder_reg/cts_inv_4934177/I (INV_X2)                9.10    0.44   64.49 r
  clk_gate_remainder_reg/cts_inv_4934177/ZN (INV_X2)    1   4.16   4.86    2.99   67.48 f
  clk_gate_remainder_reg/cts_inv_4684152/I (INV_X4)                5.53    0.93   68.42 f
  clk_gate_remainder_reg/cts_inv_4684152/ZN (INV_X4)   14  15.45   5.82    3.24   71.66 r
  clk_gate_remainder_reg/p_abuf0 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   14  15.45   5.82   0.00  71.66 r
  remainder_reg_13_/CLK (SDFFSNQ_X1)                               9.37    2.54   74.20 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             74.20
  total clock latency                                                             74.20


---------------------------------------------
Largest Path #4
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_12_/CLK
Latency             : 74.18
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.38    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.18    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.10    1.62    1.45    1.45 f
  cts_inv_10394723/I (INV_X1)                                      1.62    0.06    1.51 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.72    3.53    2.54    4.04 r
  cts_inv_10034687/I (INV_X1)                                      3.64    0.29    4.33 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.10    2.16    1.93    6.26 f
  cts_inv_9994683/I (INV_X1)                                       2.16    0.06    6.31 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.25    6.10    3.24    9.56 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.25   6.10   0.00   9.56 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 6.68    1.07   10.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.25    2.78    5.91   16.54 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            2.78    0.06   16.59 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.61   4.41   4.41  21.00 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                4.84    0.11   21.11 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.35    4.25    5.44   26.55 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                4.48    0.44   26.99 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.82   1.89    1.77   28.76 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.08    0.27   29.03 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.41   2.25    1.96   30.99 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.27    0.11   31.11 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.62   3.22    2.38   33.49 f
  clk_gate_remainder_reg/cts_inv_7274411/I (INV_X1)                3.22    0.10   33.59 f
  clk_gate_remainder_reg/cts_inv_7274411/ZN (INV_X1)    2   2.77   4.04    3.01   36.60 r
  clk_gate_remainder_reg/cts_inv_7124396/I (INV_X1)                4.04    0.00   36.60 r
  clk_gate_remainder_reg/cts_inv_7124396/ZN (INV_X1)    2   3.77   4.48    3.20   39.81 f
  clk_gate_remainder_reg/cto_buf_drc_5197/I (BUF_X1)               4.52    0.21   40.02 f
  clk_gate_remainder_reg/cto_buf_drc_5197/Z (BUF_X1)    1   1.46   2.17    3.78   43.79 f
  clk_gate_remainder_reg/cts_inv_6374321/I (INV_X1)                2.21    0.11   43.91 f
  clk_gate_remainder_reg/cts_inv_6374321/ZN (INV_X1)    1   1.36   2.21    1.89   45.80 r
  clk_gate_remainder_reg/cto_buf_drc_5199/I (CLKBUF_X1)            2.21    0.06   45.85 r
  clk_gate_remainder_reg/cto_buf_drc_5199/Z (CLKBUF_X1)    1   1.71   2.46   3.43  49.29 r
  clk_gate_remainder_reg/cts_inv_6084292/I (INV_X1)                2.56    0.21   49.50 r
  clk_gate_remainder_reg/cts_inv_6084292/ZN (INV_X1)    1   1.51   2.16    1.85   51.35 f
  clk_gate_remainder_reg/cto_buf_drc_5201/I (BUF_X1)               2.19    0.11   51.46 f
  clk_gate_remainder_reg/cto_buf_drc_5201/Z (BUF_X1)    1   1.53   2.16    3.43   54.89 f
  clk_gate_remainder_reg/cts_inv_5444228/I (INV_X1)                2.27    0.21   55.10 f
  clk_gate_remainder_reg/cts_inv_5444228/ZN (INV_X1)    2   3.32   4.75    2.86   57.96 r
  clk_gate_remainder_reg/p_abuf5 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   3.32   4.75   0.00  57.96 r
  cto_buf_drc_5234/I (BUF_X1)                                      4.83    0.10   58.06 r
  cto_buf_drc_5234/Z (BUF_X1)                       4      6.36    8.83    5.99   64.05 r
  clk_gate_remainder_reg/cts13 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    4   6.36   8.83   0.00  64.05 r
  clk_gate_remainder_reg/cts_inv_4934177/I (INV_X2)                9.10    0.44   64.49 r
  clk_gate_remainder_reg/cts_inv_4934177/ZN (INV_X2)    1   4.16   4.86    2.99   67.48 f
  clk_gate_remainder_reg/cts_inv_4684152/I (INV_X4)                5.53    0.93   68.42 f
  clk_gate_remainder_reg/cts_inv_4684152/ZN (INV_X4)   14  15.45   5.82    3.24   71.66 r
  clk_gate_remainder_reg/p_abuf0 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   14  15.45   5.82   0.00  71.66 r
  remainder_reg_12_/CLK (SDFFSNQ_X1)                               9.37    2.52   74.18 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             74.18
  total clock latency                                                             74.18


---------------------------------------------
Largest Path #5
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_21_/CLK
Latency             : 73.99
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.38    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.18    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.10    1.62    1.45    1.45 f
  cts_inv_10394723/I (INV_X1)                                      1.62    0.06    1.51 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.72    3.53    2.54    4.04 r
  cts_inv_10034687/I (INV_X1)                                      3.64    0.29    4.33 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.10    2.16    1.93    6.26 f
  cts_inv_9994683/I (INV_X1)                                       2.16    0.06    6.31 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.25    6.10    3.24    9.56 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.25   6.10   0.00   9.56 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 6.68    1.07   10.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.25    2.78    5.91   16.54 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            2.78    0.06   16.59 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.61   4.41   4.41  21.00 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                4.84    0.11   21.11 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.35    4.25    5.44   26.55 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                4.48    0.44   26.99 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.82   1.89    1.77   28.76 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.08    0.27   29.03 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.41   2.25    1.96   30.99 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.27    0.11   31.11 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.62   3.22    2.38   33.49 f
  clk_gate_remainder_reg/cts_inv_7274411/I (INV_X1)                3.22    0.10   33.59 f
  clk_gate_remainder_reg/cts_inv_7274411/ZN (INV_X1)    2   2.77   4.04    3.01   36.60 r
  clk_gate_remainder_reg/cts_inv_7124396/I (INV_X1)                4.04    0.00   36.60 r
  clk_gate_remainder_reg/cts_inv_7124396/ZN (INV_X1)    2   3.77   4.48    3.20   39.81 f
  clk_gate_remainder_reg/cto_buf_drc_5197/I (BUF_X1)               4.52    0.21   40.02 f
  clk_gate_remainder_reg/cto_buf_drc_5197/Z (BUF_X1)    1   1.46   2.17    3.78   43.79 f
  clk_gate_remainder_reg/cts_inv_6374321/I (INV_X1)                2.21    0.11   43.91 f
  clk_gate_remainder_reg/cts_inv_6374321/ZN (INV_X1)    1   1.36   2.21    1.89   45.80 r
  clk_gate_remainder_reg/cto_buf_drc_5199/I (CLKBUF_X1)            2.21    0.06   45.85 r
  clk_gate_remainder_reg/cto_buf_drc_5199/Z (CLKBUF_X1)    1   1.71   2.46   3.43  49.29 r
  clk_gate_remainder_reg/cts_inv_6084292/I (INV_X1)                2.56    0.21   49.50 r
  clk_gate_remainder_reg/cts_inv_6084292/ZN (INV_X1)    1   1.51   2.16    1.85   51.35 f
  clk_gate_remainder_reg/cto_buf_drc_5201/I (BUF_X1)               2.19    0.11   51.46 f
  clk_gate_remainder_reg/cto_buf_drc_5201/Z (BUF_X1)    1   1.53   2.16    3.43   54.89 f
  clk_gate_remainder_reg/cts_inv_5444228/I (INV_X1)                2.27    0.21   55.10 f
  clk_gate_remainder_reg/cts_inv_5444228/ZN (INV_X1)    2   3.32   4.75    2.86   57.96 r
  clk_gate_remainder_reg/p_abuf5 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   3.32   4.75   0.00  57.96 r
  cto_buf_drc_5234/I (BUF_X1)                                      4.83    0.10   58.06 r
  cto_buf_drc_5234/Z (BUF_X1)                       4      6.36    8.83    5.99   64.05 r
  clk_gate_remainder_reg/cts13 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    4   6.36   8.83   0.00  64.05 r
  clk_gate_remainder_reg/cts_inv_4934177/I (INV_X2)                9.10    0.44   64.49 r
  clk_gate_remainder_reg/cts_inv_4934177/ZN (INV_X2)    1   4.16   4.86    2.99   67.48 f
  clk_gate_remainder_reg/cts_inv_4684152/I (INV_X4)                5.53    0.93   68.42 f
  clk_gate_remainder_reg/cts_inv_4684152/ZN (INV_X4)   14  15.45   5.82    3.24   71.66 r
  clk_gate_remainder_reg/p_abuf0 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   14  15.45   5.82   0.00  71.66 r
  remainder_reg_21_/CLK (SDFFSNQ_X1)                               9.31    2.33   73.99 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             73.99
  total clock latency                                                             73.99


---------------------------------------------
Smallest Path #1
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_65_/CLK
Latency             : 48.73
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.38    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.18    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.10    1.62    1.45    1.45 f
  cts_inv_10394723/I (INV_X1)                                      1.62    0.06    1.51 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.72    3.53    2.54    4.04 r
  cts_inv_10034687/I (INV_X1)                                      3.64    0.29    4.33 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.10    2.16    1.93    6.26 f
  cts_inv_9994683/I (INV_X1)                                       2.16    0.06    6.31 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.25    6.10    3.24    9.56 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.25   6.10   0.00   9.56 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 6.68    1.07   10.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.25    2.78    5.91   16.54 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            2.78    0.06   16.59 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.61   4.41   4.41  21.00 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                4.84    0.11   21.11 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.35    4.25    5.44   26.55 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                4.48    0.40   26.95 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.82   1.89    1.77   28.72 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.08    0.27   28.99 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.41   2.25    1.96   30.96 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.27    0.11   31.07 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.62   3.22    2.38   33.45 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.22    0.10   33.55 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.39   2.38    2.19   35.74 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.44    0.15   35.90 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.48   4.81    3.17   39.06 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               5.00    0.44   39.50 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   4.39   6.31    5.07   44.57 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                6.83    0.86   45.43 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  13.27   5.87    3.17   48.60 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  13.27   5.87   0.00  48.60 r
  remainder_reg_65_/CLK (SDFFSNQ_X1)                               5.99    0.13   48.73 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             48.73


---------------------------------------------
Smallest Path #2
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_66_/CLK
Latency             : 48.79
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.38    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.18    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.10    1.62    1.45    1.45 f
  cts_inv_10394723/I (INV_X1)                                      1.62    0.06    1.51 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.72    3.53    2.54    4.04 r
  cts_inv_10034687/I (INV_X1)                                      3.64    0.29    4.33 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.10    2.16    1.93    6.26 f
  cts_inv_9994683/I (INV_X1)                                       2.16    0.06    6.31 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.25    6.10    3.24    9.56 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.25   6.10   0.00   9.56 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 6.68    1.07   10.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.25    2.78    5.91   16.54 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            2.78    0.06   16.59 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.61   4.41   4.41  21.00 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                4.84    0.11   21.11 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.35    4.25    5.44   26.55 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                4.48    0.40   26.95 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.82   1.89    1.77   28.72 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.08    0.27   28.99 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.41   2.25    1.96   30.96 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.27    0.11   31.07 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.62   3.22    2.38   33.45 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.22    0.10   33.55 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.39   2.38    2.19   35.74 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.44    0.15   35.90 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.48   4.81    3.17   39.06 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               5.00    0.44   39.50 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   4.39   6.31    5.07   44.57 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                6.83    0.86   45.43 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  13.27   5.87    3.17   48.60 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  13.27   5.87   0.00  48.60 r
  remainder_reg_66_/CLK (SDFFSNQ_X1)                               6.01    0.19   48.79 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             48.79


---------------------------------------------
Smallest Path #3
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_17_/CLK
Latency             : 49.76
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.38    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.18    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.10    1.62    1.45    1.45 f
  cts_inv_10394723/I (INV_X1)                                      1.62    0.06    1.51 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.72    3.53    2.54    4.04 r
  cts_inv_10034687/I (INV_X1)                                      3.64    0.29    4.33 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.10    2.16    1.93    6.26 f
  cts_inv_9994683/I (INV_X1)                                       2.16    0.06    6.31 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.25    6.10    3.24    9.56 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.25   6.10   0.00   9.56 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 6.68    1.07   10.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.25    2.78    5.91   16.54 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            2.78    0.06   16.59 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.61   4.41   4.41  21.00 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                4.84    0.11   21.11 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.35    4.25    5.44   26.55 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                4.48    0.40   26.95 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.82   1.89    1.77   28.72 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.08    0.27   28.99 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.41   2.25    1.96   30.96 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.27    0.11   31.07 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.62   3.22    2.38   33.45 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.22    0.10   33.55 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.39   2.38    2.19   35.74 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.44    0.15   35.90 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.48   4.81    3.17   39.06 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               5.00    0.44   39.50 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   4.39   6.31    5.07   44.57 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                6.83    0.86   45.43 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  13.27   5.87    3.17   48.60 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  13.27   5.87   0.00  48.60 r
  remainder_reg_17_/CLK (SDFFSNQ_X1)                               7.92    1.16   49.76 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             49.76


---------------------------------------------
Smallest Path #4
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_40_/CLK
Latency             : 49.78
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.38    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.18    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.10    1.62    1.45    1.45 f
  cts_inv_10394723/I (INV_X1)                                      1.62    0.06    1.51 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.72    3.53    2.54    4.04 r
  cts_inv_10034687/I (INV_X1)                                      3.64    0.29    4.33 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.10    2.16    1.93    6.26 f
  cts_inv_9994683/I (INV_X1)                                       2.16    0.06    6.31 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.25    6.10    3.24    9.56 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.25   6.10   0.00   9.56 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 6.68    1.07   10.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.25    2.78    5.91   16.54 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            2.78    0.06   16.59 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.61   4.41   4.41  21.00 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                4.84    0.11   21.11 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.35    4.25    5.44   26.55 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                4.48    0.40   26.95 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.82   1.89    1.77   28.72 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.08    0.27   28.99 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.41   2.25    1.96   30.96 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.27    0.11   31.07 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.62   3.22    2.38   33.45 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.22    0.10   33.55 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.39   2.38    2.19   35.74 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.44    0.15   35.90 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.48   4.81    3.17   39.06 f
  clk_gate_remainder_reg/cto_buf_drc_5204/I (CLKBUF_X1)            5.00    0.44   39.50 f
  clk_gate_remainder_reg/cto_buf_drc_5204/Z (CLKBUF_X1)    1   5.17   7.69   5.46  44.96 f
  clk_gate_remainder_reg/cts_inv_5494233/I (INV_X4)                8.28    0.72   45.68 f
  clk_gate_remainder_reg/cts_inv_5494233/ZN (INV_X4)    7   7.29   4.63    2.61   48.29 r
  clk_gate_remainder_reg/p_abuf10 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    7   7.29   4.63   0.00  48.29 r
  remainder_reg_40_/CLK (SDFFSNQ_X1)                               6.87    1.49   49.78 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             49.78


---------------------------------------------
Smallest Path #5
Mode                : mode_norm.fast.RCmin_bc
Corner              : mode_norm.fast.RCmin_bc
Scenario            : mode_norm.fast.RCmin_bc
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_1_/CLK
Latency             : 49.78
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.38    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.18    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.10    1.62    1.45    1.45 f
  cts_inv_10394723/I (INV_X1)                                      1.62    0.06    1.51 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.72    3.53    2.54    4.04 r
  cts_inv_10034687/I (INV_X1)                                      3.64    0.29    4.33 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.10    2.16    1.93    6.26 f
  cts_inv_9994683/I (INV_X1)                                       2.16    0.06    6.31 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.25    6.10    3.24    9.56 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.25   6.10   0.00   9.56 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 6.68    1.07   10.62 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.25    2.78    5.91   16.54 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            2.78    0.06   16.59 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.61   4.41   4.41  21.00 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                4.84    0.11   21.11 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.35    4.25    5.44   26.55 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                4.48    0.40   26.95 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.82   1.89    1.77   28.72 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.08    0.27   28.99 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.41   2.25    1.96   30.96 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.27    0.11   31.07 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.62   3.22    2.38   33.45 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.22    0.10   33.55 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.39   2.38    2.19   35.74 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.44    0.15   35.90 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.48   4.81    3.17   39.06 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               5.00    0.44   39.50 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   4.39   6.31    5.07   44.57 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                6.83    0.86   45.43 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  13.27   5.87    3.17   48.60 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  13.27   5.87   0.00  48.60 r
  remainder_reg_1_/CLK (SDFFSNQ_X1)                                7.92    1.18   49.78 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             49.78


===========================================================
==== Latency Reporting for Corner mode_norm.slow.RCmax ====
===========================================================

============================================ Summary Table for Corner mode_norm.slow.RCmax =============================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock                                   M,D       214     40.00     28.27        --     78.05     49.78     62.18      6.73        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214        --     28.27        --     78.05     49.78        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
=================================== Details Table for Corner mode_norm.slow.RCmax ====================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.slow.RCmax, Scenario: mode_norm.slow.RCmax
clock
                                   L   remainder_reg_50_/CLK             78.05 r     77.25 r      0.00        0.00
                                   L   remainder_reg_31_/CLK             78.05 r     77.25 r      0.00        0.00
                                   L   remainder_reg_128_/CLK            76.48 r     75.68 r      0.00        0.00
                                   L   remainder_reg_129_/CLK            76.45 r     75.65 r      0.00        0.00
                                   L   remainder_reg_127_/CLK            76.39 r     75.59 r      0.00        0.00
                                   S   remainder_reg_65_/CLK             49.92 r     49.78 r        --          --
                                   S   remainder_reg_66_/CLK             49.99 r     49.86 r        --          --
                                   S   remainder_reg_17_/CLK             51.04 r     50.91 r        --          --
                                   S   remainder_reg_40_/CLK             51.06 r     50.93 r        --          --
                                   S   remainder_reg_55_/CLK             51.06 r     50.93 r        --          --


======================================================
==== Path Reports for Corner mode_norm.slow.RCmax ====
======================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_50_/CLK
Latency             : 78.05
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.34    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.32    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.07    1.68    1.49    1.49 f
  cts_inv_10394723/I (INV_X1)                                      1.70    0.06    1.54 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.84    3.91    2.52    4.06 r
  cts_inv_10034687/I (INV_X1)                                      4.06    0.34    4.41 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.09    2.37    2.02    6.43 f
  cts_inv_9994683/I (INV_X1)                                       2.37    0.08    6.50 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.37    6.98    3.13    9.63 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.37   6.98   0.00   9.63 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 7.65    1.24   10.87 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.27    3.11    6.29   17.17 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.11    0.08   17.24 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.90   5.38   4.39  21.63 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                5.87    0.11   21.74 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.32    5.70    5.51   27.26 r
  clk_gate_remainder_reg/cto_dtrdly_5566/I (INV_X1)                5.97    0.67   27.92 r
  clk_gate_remainder_reg/cto_dtrdly_5566/ZN (INV_X1)    1   1.58   3.19    2.54   30.46 f
  clk_gate_remainder_reg/cto_dtrdly_5568/I (INV_X1)                3.22    0.17   30.63 f
  clk_gate_remainder_reg/cto_dtrdly_5568/ZN (INV_X1)    1   1.78   2.90    2.17   32.81 r
  clk_gate_remainder_reg/cto_dtrdly_5567/I (INV_X1)                2.98    0.21   33.02 r
  clk_gate_remainder_reg/cto_dtrdly_5567/ZN (INV_X1)    1   1.33   2.27    1.98   35.00 f
  clk_gate_remainder_reg/cto_dtrdly_5565/I (INV_X1)                2.31    0.13   35.13 f
  clk_gate_remainder_reg/cto_dtrdly_5565/ZN (INV_X1)    1   3.48   6.01    2.25   37.38 r
  clk_gate_remainder_reg/cts_inv_7724456/I (INV_X1)                8.30    2.14   39.52 r
  clk_gate_remainder_reg/cts_inv_7724456/ZN (INV_X1)    1   1.20   3.45    2.42   41.94 f
  clk_gate_remainder_reg/cts_inv_7634447/I (INV_X1)                3.45    0.00   41.94 f
  clk_gate_remainder_reg/cts_inv_7634447/ZN (INV_X1)    1   1.55   2.73    2.08   44.02 r
  clk_gate_remainder_reg/cts_inv_7544438/I (INV_X1)                2.77    0.15   44.17 r
  clk_gate_remainder_reg/cts_inv_7544438/ZN (INV_X1)    1   1.42   2.29    1.95   46.12 f
  clk_gate_remainder_reg/cts_inv_7454429/I (INV_X1)                2.31    0.11   46.23 f
  clk_gate_remainder_reg/cts_inv_7454429/ZN (INV_X1)    1   1.77   2.75    1.98   48.22 r
  clk_gate_remainder_reg/cts_inv_7364420/I (INV_X1)                2.78    0.17   48.39 r
  clk_gate_remainder_reg/cts_inv_7364420/ZN (INV_X1)    1   0.91   1.89    1.72   50.11 f
  clk_gate_remainder_reg/cts_inv_7264410/I (INV_X1)                1.89    0.00   50.11 f
  clk_gate_remainder_reg/cts_inv_7264410/ZN (INV_X1)    1   2.99   5.32    2.12   52.22 r
  clk_gate_remainder_reg/cts_inv_6694353/I (INV_X1)                6.75    1.68   53.90 r
  clk_gate_remainder_reg/cts_inv_6694353/ZN (INV_X1)    1   1.37   3.34    2.65   56.55 f
  clk_gate_remainder_reg/cts_inv_6354319/I (INV_X1)                3.36    0.13   56.69 f
  clk_gate_remainder_reg/cts_inv_6354319/ZN (INV_X1)    2   7.12   9.90    4.35   61.04 r
  clk_gate_remainder_reg/cts_inv_6074291/I (INV_X1)               10.13    0.31   61.34 r
  clk_gate_remainder_reg/cts_inv_6074291/ZN (INV_X1)    1   1.85   4.79    3.62   64.96 f
  clk_gate_remainder_reg/cts_inv_5434227/I (INV_X2)                4.79    0.00   64.96 f
  clk_gate_remainder_reg/cts_inv_5434227/ZN (INV_X2)    8   9.55   7.97    3.51   68.47 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    8   9.55   7.97   0.00  68.47 r
  cto_buf_drc_5208/I (CLKBUF_X2)                                   9.04    1.58   70.06 r
  cto_buf_drc_5208/Z (CLKBUF_X2)                    3      5.02    5.21    5.63   75.68 r
  remainder_reg_50_/CLK (SDFFSNQ_X1)                               8.05    2.37   78.05 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             78.05
  total clock latency                                                             78.05


---------------------------------------------
Largest Path #2
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_31_/CLK
Latency             : 78.05
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.34    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.32    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.07    1.68    1.49    1.49 f
  cts_inv_10394723/I (INV_X1)                                      1.70    0.06    1.54 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.84    3.91    2.52    4.06 r
  cts_inv_10034687/I (INV_X1)                                      4.06    0.34    4.41 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.09    2.37    2.02    6.43 f
  cts_inv_9994683/I (INV_X1)                                       2.37    0.08    6.50 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.37    6.98    3.13    9.63 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.37   6.98   0.00   9.63 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 7.65    1.24   10.87 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.27    3.11    6.29   17.17 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.11    0.08   17.24 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.90   5.38   4.39  21.63 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                5.87    0.11   21.74 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.32    5.70    5.51   27.26 r
  clk_gate_remainder_reg/cto_dtrdly_5566/I (INV_X1)                5.97    0.67   27.92 r
  clk_gate_remainder_reg/cto_dtrdly_5566/ZN (INV_X1)    1   1.58   3.19    2.54   30.46 f
  clk_gate_remainder_reg/cto_dtrdly_5568/I (INV_X1)                3.22    0.17   30.63 f
  clk_gate_remainder_reg/cto_dtrdly_5568/ZN (INV_X1)    1   1.78   2.90    2.17   32.81 r
  clk_gate_remainder_reg/cto_dtrdly_5567/I (INV_X1)                2.98    0.21   33.02 r
  clk_gate_remainder_reg/cto_dtrdly_5567/ZN (INV_X1)    1   1.33   2.27    1.98   35.00 f
  clk_gate_remainder_reg/cto_dtrdly_5565/I (INV_X1)                2.31    0.13   35.13 f
  clk_gate_remainder_reg/cto_dtrdly_5565/ZN (INV_X1)    1   3.48   6.01    2.25   37.38 r
  clk_gate_remainder_reg/cts_inv_7724456/I (INV_X1)                8.30    2.14   39.52 r
  clk_gate_remainder_reg/cts_inv_7724456/ZN (INV_X1)    1   1.20   3.45    2.42   41.94 f
  clk_gate_remainder_reg/cts_inv_7634447/I (INV_X1)                3.45    0.00   41.94 f
  clk_gate_remainder_reg/cts_inv_7634447/ZN (INV_X1)    1   1.55   2.73    2.08   44.02 r
  clk_gate_remainder_reg/cts_inv_7544438/I (INV_X1)                2.77    0.15   44.17 r
  clk_gate_remainder_reg/cts_inv_7544438/ZN (INV_X1)    1   1.42   2.29    1.95   46.12 f
  clk_gate_remainder_reg/cts_inv_7454429/I (INV_X1)                2.31    0.11   46.23 f
  clk_gate_remainder_reg/cts_inv_7454429/ZN (INV_X1)    1   1.77   2.75    1.98   48.22 r
  clk_gate_remainder_reg/cts_inv_7364420/I (INV_X1)                2.78    0.17   48.39 r
  clk_gate_remainder_reg/cts_inv_7364420/ZN (INV_X1)    1   0.91   1.89    1.72   50.11 f
  clk_gate_remainder_reg/cts_inv_7264410/I (INV_X1)                1.89    0.00   50.11 f
  clk_gate_remainder_reg/cts_inv_7264410/ZN (INV_X1)    1   2.99   5.32    2.12   52.22 r
  clk_gate_remainder_reg/cts_inv_6694353/I (INV_X1)                6.75    1.68   53.90 r
  clk_gate_remainder_reg/cts_inv_6694353/ZN (INV_X1)    1   1.37   3.34    2.65   56.55 f
  clk_gate_remainder_reg/cts_inv_6354319/I (INV_X1)                3.36    0.13   56.69 f
  clk_gate_remainder_reg/cts_inv_6354319/ZN (INV_X1)    2   7.12   9.90    4.35   61.04 r
  clk_gate_remainder_reg/cts_inv_6074291/I (INV_X1)               10.13    0.31   61.34 r
  clk_gate_remainder_reg/cts_inv_6074291/ZN (INV_X1)    1   1.85   4.79    3.62   64.96 f
  clk_gate_remainder_reg/cts_inv_5434227/I (INV_X2)                4.79    0.00   64.96 f
  clk_gate_remainder_reg/cts_inv_5434227/ZN (INV_X2)    8   9.55   7.97    3.51   68.47 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    8   9.55   7.97   0.00  68.47 r
  cto_buf_drc_5208/I (CLKBUF_X2)                                   9.04    1.58   70.06 r
  cto_buf_drc_5208/Z (CLKBUF_X2)                    3      5.02    5.21    5.63   75.68 r
  remainder_reg_31_/CLK (SDFFSNQ_X1)                               8.05    2.37   78.05 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             78.05
  total clock latency                                                             78.05


---------------------------------------------
Largest Path #3
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_128_/CLK
Latency             : 76.48
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.34    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.32    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.07    1.68    1.49    1.49 f
  cts_inv_10394723/I (INV_X1)                                      1.70    0.06    1.54 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.84    3.91    2.52    4.06 r
  cts_inv_10034687/I (INV_X1)                                      4.06    0.34    4.41 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.09    2.37    2.02    6.43 f
  cts_inv_9994683/I (INV_X1)                                       2.37    0.08    6.50 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.37    6.98    3.13    9.63 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.37   6.98   0.00   9.63 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 7.65    1.24   10.87 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.27    3.11    6.29   17.17 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.11    0.08   17.24 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.90   5.38   4.39  21.63 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                5.87    0.11   21.74 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.32    5.70    5.51   27.26 r
  clk_gate_remainder_reg/cto_dtrdly_5566/I (INV_X1)                5.97    0.67   27.92 r
  clk_gate_remainder_reg/cto_dtrdly_5566/ZN (INV_X1)    1   1.58   3.19    2.54   30.46 f
  clk_gate_remainder_reg/cto_dtrdly_5568/I (INV_X1)                3.22    0.17   30.63 f
  clk_gate_remainder_reg/cto_dtrdly_5568/ZN (INV_X1)    1   1.78   2.90    2.17   32.81 r
  clk_gate_remainder_reg/cto_dtrdly_5567/I (INV_X1)                2.98    0.21   33.02 r
  clk_gate_remainder_reg/cto_dtrdly_5567/ZN (INV_X1)    1   1.33   2.27    1.98   35.00 f
  clk_gate_remainder_reg/cto_dtrdly_5565/I (INV_X1)                2.31    0.13   35.13 f
  clk_gate_remainder_reg/cto_dtrdly_5565/ZN (INV_X1)    1   3.48   6.01    2.25   37.38 r
  clk_gate_remainder_reg/cts_inv_7724456/I (INV_X1)                8.30    2.14   39.52 r
  clk_gate_remainder_reg/cts_inv_7724456/ZN (INV_X1)    1   1.20   3.45    2.42   41.94 f
  clk_gate_remainder_reg/cts_inv_7634447/I (INV_X1)                3.45    0.00   41.94 f
  clk_gate_remainder_reg/cts_inv_7634447/ZN (INV_X1)    1   1.55   2.73    2.08   44.02 r
  clk_gate_remainder_reg/cts_inv_7544438/I (INV_X1)                2.77    0.15   44.17 r
  clk_gate_remainder_reg/cts_inv_7544438/ZN (INV_X1)    1   1.42   2.29    1.95   46.12 f
  clk_gate_remainder_reg/cts_inv_7454429/I (INV_X1)                2.31    0.11   46.23 f
  clk_gate_remainder_reg/cts_inv_7454429/ZN (INV_X1)    1   1.77   2.75    1.98   48.22 r
  clk_gate_remainder_reg/cts_inv_7364420/I (INV_X1)                2.78    0.17   48.39 r
  clk_gate_remainder_reg/cts_inv_7364420/ZN (INV_X1)    1   0.91   1.89    1.72   50.11 f
  clk_gate_remainder_reg/cts_inv_7264410/I (INV_X1)                1.89    0.00   50.11 f
  clk_gate_remainder_reg/cts_inv_7264410/ZN (INV_X1)    1   2.99   5.32    2.12   52.22 r
  clk_gate_remainder_reg/cts_inv_6694353/I (INV_X1)                6.75    1.68   53.90 r
  clk_gate_remainder_reg/cts_inv_6694353/ZN (INV_X1)    1   1.37   3.34    2.65   56.55 f
  clk_gate_remainder_reg/cts_inv_6354319/I (INV_X1)                3.36    0.13   56.69 f
  clk_gate_remainder_reg/cts_inv_6354319/ZN (INV_X1)    2   7.12   9.90    4.35   61.04 r
  clk_gate_remainder_reg/cts_inv_6074291/I (INV_X1)               10.13    0.31   61.34 r
  clk_gate_remainder_reg/cts_inv_6074291/ZN (INV_X1)    1   1.85   4.79    3.62   64.96 f
  clk_gate_remainder_reg/cts_inv_5434227/I (INV_X2)                4.79    0.00   64.96 f
  clk_gate_remainder_reg/cts_inv_5434227/ZN (INV_X2)    8   9.55   7.97    3.51   68.47 r
  clk_gate_remainder_reg/cts_inv_4924176/I (INV_X1)                8.47    0.65   69.12 r
  clk_gate_remainder_reg/cts_inv_4924176/ZN (INV_X1)    1   1.32   3.62    2.73   71.85 f
  clk_gate_remainder_reg/cts_inv_4694153/I (INV_X1)                3.66    0.15   72.00 f
  clk_gate_remainder_reg/cts_inv_4694153/ZN (INV_X1)    4   4.66   7.88    3.03   75.04 r
  clk_gate_remainder_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    4   4.66   7.88   0.00  75.04 r
  remainder_reg_128_/CLK (SDFFSNQ_X1)                              9.02    1.45   76.48 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             76.48
  total clock latency                                                             76.48


---------------------------------------------
Largest Path #4
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_129_/CLK
Latency             : 76.45
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.34    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.32    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.07    1.68    1.49    1.49 f
  cts_inv_10394723/I (INV_X1)                                      1.70    0.06    1.54 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.84    3.91    2.52    4.06 r
  cts_inv_10034687/I (INV_X1)                                      4.06    0.34    4.41 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.09    2.37    2.02    6.43 f
  cts_inv_9994683/I (INV_X1)                                       2.37    0.08    6.50 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.37    6.98    3.13    9.63 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.37   6.98   0.00   9.63 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 7.65    1.24   10.87 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.27    3.11    6.29   17.17 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.11    0.08   17.24 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.90   5.38   4.39  21.63 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                5.87    0.11   21.74 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.32    5.70    5.51   27.26 r
  clk_gate_remainder_reg/cto_dtrdly_5566/I (INV_X1)                5.97    0.67   27.92 r
  clk_gate_remainder_reg/cto_dtrdly_5566/ZN (INV_X1)    1   1.58   3.19    2.54   30.46 f
  clk_gate_remainder_reg/cto_dtrdly_5568/I (INV_X1)                3.22    0.17   30.63 f
  clk_gate_remainder_reg/cto_dtrdly_5568/ZN (INV_X1)    1   1.78   2.90    2.17   32.81 r
  clk_gate_remainder_reg/cto_dtrdly_5567/I (INV_X1)                2.98    0.21   33.02 r
  clk_gate_remainder_reg/cto_dtrdly_5567/ZN (INV_X1)    1   1.33   2.27    1.98   35.00 f
  clk_gate_remainder_reg/cto_dtrdly_5565/I (INV_X1)                2.31    0.13   35.13 f
  clk_gate_remainder_reg/cto_dtrdly_5565/ZN (INV_X1)    1   3.48   6.01    2.25   37.38 r
  clk_gate_remainder_reg/cts_inv_7724456/I (INV_X1)                8.30    2.14   39.52 r
  clk_gate_remainder_reg/cts_inv_7724456/ZN (INV_X1)    1   1.20   3.45    2.42   41.94 f
  clk_gate_remainder_reg/cts_inv_7634447/I (INV_X1)                3.45    0.00   41.94 f
  clk_gate_remainder_reg/cts_inv_7634447/ZN (INV_X1)    1   1.55   2.73    2.08   44.02 r
  clk_gate_remainder_reg/cts_inv_7544438/I (INV_X1)                2.77    0.15   44.17 r
  clk_gate_remainder_reg/cts_inv_7544438/ZN (INV_X1)    1   1.42   2.29    1.95   46.12 f
  clk_gate_remainder_reg/cts_inv_7454429/I (INV_X1)                2.31    0.11   46.23 f
  clk_gate_remainder_reg/cts_inv_7454429/ZN (INV_X1)    1   1.77   2.75    1.98   48.22 r
  clk_gate_remainder_reg/cts_inv_7364420/I (INV_X1)                2.78    0.17   48.39 r
  clk_gate_remainder_reg/cts_inv_7364420/ZN (INV_X1)    1   0.91   1.89    1.72   50.11 f
  clk_gate_remainder_reg/cts_inv_7264410/I (INV_X1)                1.89    0.00   50.11 f
  clk_gate_remainder_reg/cts_inv_7264410/ZN (INV_X1)    1   2.99   5.32    2.12   52.22 r
  clk_gate_remainder_reg/cts_inv_6694353/I (INV_X1)                6.75    1.68   53.90 r
  clk_gate_remainder_reg/cts_inv_6694353/ZN (INV_X1)    1   1.37   3.34    2.65   56.55 f
  clk_gate_remainder_reg/cts_inv_6354319/I (INV_X1)                3.36    0.13   56.69 f
  clk_gate_remainder_reg/cts_inv_6354319/ZN (INV_X1)    2   7.12   9.90    4.35   61.04 r
  clk_gate_remainder_reg/cts_inv_6074291/I (INV_X1)               10.13    0.31   61.34 r
  clk_gate_remainder_reg/cts_inv_6074291/ZN (INV_X1)    1   1.85   4.79    3.62   64.96 f
  clk_gate_remainder_reg/cts_inv_5434227/I (INV_X2)                4.79    0.00   64.96 f
  clk_gate_remainder_reg/cts_inv_5434227/ZN (INV_X2)    8   9.55   7.97    3.51   68.47 r
  clk_gate_remainder_reg/cts_inv_4924176/I (INV_X1)                8.47    0.65   69.12 r
  clk_gate_remainder_reg/cts_inv_4924176/ZN (INV_X1)    1   1.32   3.62    2.73   71.85 f
  clk_gate_remainder_reg/cts_inv_4694153/I (INV_X1)                3.66    0.15   72.00 f
  clk_gate_remainder_reg/cts_inv_4694153/ZN (INV_X1)    4   4.66   7.88    3.03   75.04 r
  clk_gate_remainder_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    4   4.66   7.88   0.00  75.04 r
  remainder_reg_129_/CLK (SDFFSNQ_X1)                              9.02    1.41   76.45 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             76.45
  total clock latency                                                             76.45


---------------------------------------------
Largest Path #5
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_127_/CLK
Latency             : 76.39
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.34    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.32    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.07    1.68    1.49    1.49 f
  cts_inv_10394723/I (INV_X1)                                      1.70    0.06    1.54 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.84    3.91    2.52    4.06 r
  cts_inv_10034687/I (INV_X1)                                      4.06    0.34    4.41 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.09    2.37    2.02    6.43 f
  cts_inv_9994683/I (INV_X1)                                       2.37    0.08    6.50 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.37    6.98    3.13    9.63 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.37   6.98   0.00   9.63 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 7.65    1.24   10.87 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.27    3.11    6.29   17.17 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.11    0.08   17.24 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.90   5.38   4.39  21.63 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                5.87    0.11   21.74 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.32    5.70    5.51   27.26 r
  clk_gate_remainder_reg/cto_dtrdly_5566/I (INV_X1)                5.97    0.67   27.92 r
  clk_gate_remainder_reg/cto_dtrdly_5566/ZN (INV_X1)    1   1.58   3.19    2.54   30.46 f
  clk_gate_remainder_reg/cto_dtrdly_5568/I (INV_X1)                3.22    0.17   30.63 f
  clk_gate_remainder_reg/cto_dtrdly_5568/ZN (INV_X1)    1   1.78   2.90    2.17   32.81 r
  clk_gate_remainder_reg/cto_dtrdly_5567/I (INV_X1)                2.98    0.21   33.02 r
  clk_gate_remainder_reg/cto_dtrdly_5567/ZN (INV_X1)    1   1.33   2.27    1.98   35.00 f
  clk_gate_remainder_reg/cto_dtrdly_5565/I (INV_X1)                2.31    0.13   35.13 f
  clk_gate_remainder_reg/cto_dtrdly_5565/ZN (INV_X1)    1   3.48   6.01    2.25   37.38 r
  clk_gate_remainder_reg/cts_inv_7724456/I (INV_X1)                8.30    2.14   39.52 r
  clk_gate_remainder_reg/cts_inv_7724456/ZN (INV_X1)    1   1.20   3.45    2.42   41.94 f
  clk_gate_remainder_reg/cts_inv_7634447/I (INV_X1)                3.45    0.00   41.94 f
  clk_gate_remainder_reg/cts_inv_7634447/ZN (INV_X1)    1   1.55   2.73    2.08   44.02 r
  clk_gate_remainder_reg/cts_inv_7544438/I (INV_X1)                2.77    0.15   44.17 r
  clk_gate_remainder_reg/cts_inv_7544438/ZN (INV_X1)    1   1.42   2.29    1.95   46.12 f
  clk_gate_remainder_reg/cts_inv_7454429/I (INV_X1)                2.31    0.11   46.23 f
  clk_gate_remainder_reg/cts_inv_7454429/ZN (INV_X1)    1   1.77   2.75    1.98   48.22 r
  clk_gate_remainder_reg/cts_inv_7364420/I (INV_X1)                2.78    0.17   48.39 r
  clk_gate_remainder_reg/cts_inv_7364420/ZN (INV_X1)    1   0.91   1.89    1.72   50.11 f
  clk_gate_remainder_reg/cts_inv_7264410/I (INV_X1)                1.89    0.00   50.11 f
  clk_gate_remainder_reg/cts_inv_7264410/ZN (INV_X1)    1   2.99   5.32    2.12   52.22 r
  clk_gate_remainder_reg/cts_inv_6694353/I (INV_X1)                6.75    1.68   53.90 r
  clk_gate_remainder_reg/cts_inv_6694353/ZN (INV_X1)    1   1.37   3.34    2.65   56.55 f
  clk_gate_remainder_reg/cts_inv_6354319/I (INV_X1)                3.36    0.13   56.69 f
  clk_gate_remainder_reg/cts_inv_6354319/ZN (INV_X1)    2   7.12   9.90    4.35   61.04 r
  clk_gate_remainder_reg/cts_inv_6074291/I (INV_X1)               10.13    0.31   61.34 r
  clk_gate_remainder_reg/cts_inv_6074291/ZN (INV_X1)    1   1.85   4.79    3.62   64.96 f
  clk_gate_remainder_reg/cts_inv_5434227/I (INV_X2)                4.79    0.00   64.96 f
  clk_gate_remainder_reg/cts_inv_5434227/ZN (INV_X2)    8   9.55   7.97    3.51   68.47 r
  clk_gate_remainder_reg/cts_inv_4924176/I (INV_X1)                8.47    0.65   69.12 r
  clk_gate_remainder_reg/cts_inv_4924176/ZN (INV_X1)    1   1.32   3.62    2.73   71.85 f
  clk_gate_remainder_reg/cts_inv_4694153/I (INV_X1)                3.66    0.15   72.00 f
  clk_gate_remainder_reg/cts_inv_4694153/ZN (INV_X1)    4   4.66   7.88    3.03   75.04 r
  clk_gate_remainder_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    4   4.66   7.88   0.00  75.04 r
  remainder_reg_127_/CLK (SDFFSNQ_X1)                              9.00    1.35   76.39 r
  ----------------------------------------------------------------------------------------------
  clock balancing offset                                                           0.00
  clock network delay                                                             76.39
  total clock latency                                                             76.39


---------------------------------------------
Smallest Path #1
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_65_/CLK
Latency             : 49.78
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.34    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.32   -0.06   -0.06 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.07    1.68    1.49    1.43 f
  cts_inv_10394723/I (INV_X1)                                      1.70    0.06    1.49 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.84    3.91    2.52    4.01 r
  cts_inv_10034687/I (INV_X1)                                      4.06    0.34    4.35 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.09    2.37    2.02    6.37 f
  cts_inv_9994683/I (INV_X1)                                       2.37    0.08    6.45 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.37    6.98    3.13    9.57 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.37   6.98   0.00   9.57 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 7.65    1.24   10.81 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.27    3.11    6.29   17.11 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.11    0.08   17.19 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.90   5.38   4.39  21.57 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                5.87    0.11   21.69 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.32    5.70    5.51   27.20 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                5.84    0.11   27.31 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.94   2.33    2.00   29.32 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.56    0.32   29.64 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.43   2.46    1.95   31.59 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.50    0.13   31.72 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.63   3.57    2.48   34.20 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.59    0.13   34.33 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.41   2.67    2.14   36.47 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.71    0.17   36.64 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.57   5.44    3.40   40.04 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               5.70    0.55   40.59 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   4.45   7.06    5.00   45.59 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                7.74    0.99   46.58 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  13.58   6.87    3.01   49.59 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  13.58   6.87   0.00  49.59 r
  remainder_reg_65_/CLK (SDFFSNQ_X1)                               7.15    0.19   49.78 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             49.78


---------------------------------------------
Smallest Path #2
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_66_/CLK
Latency             : 49.86
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.34    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.32   -0.06   -0.06 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.07    1.68    1.49    1.43 f
  cts_inv_10394723/I (INV_X1)                                      1.70    0.06    1.49 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.84    3.91    2.52    4.01 r
  cts_inv_10034687/I (INV_X1)                                      4.06    0.34    4.35 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.09    2.37    2.02    6.37 f
  cts_inv_9994683/I (INV_X1)                                       2.37    0.08    6.45 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.37    6.98    3.13    9.57 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.37   6.98   0.00   9.57 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 7.65    1.24   10.81 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.27    3.11    6.29   17.11 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.11    0.08   17.19 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.90   5.38   4.39  21.57 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                5.87    0.11   21.69 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.32    5.70    5.51   27.20 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                5.84    0.11   27.31 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.94   2.33    2.00   29.32 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.56    0.32   29.64 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.43   2.46    1.95   31.59 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.50    0.13   31.72 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.63   3.57    2.48   34.20 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.59    0.13   34.33 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.41   2.67    2.14   36.47 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.71    0.17   36.64 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.57   5.44    3.40   40.04 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               5.70    0.55   40.59 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   4.45   7.06    5.00   45.59 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                7.74    0.99   46.58 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  13.58   6.87    3.01   49.59 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  13.58   6.87   0.00  49.59 r
  remainder_reg_66_/CLK (SDFFSNQ_X1)                               7.17    0.27   49.86 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             49.86


---------------------------------------------
Smallest Path #3
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_17_/CLK
Latency             : 50.91
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.34    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.32   -0.06   -0.06 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.07    1.68    1.49    1.43 f
  cts_inv_10394723/I (INV_X1)                                      1.70    0.06    1.49 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.84    3.91    2.52    4.01 r
  cts_inv_10034687/I (INV_X1)                                      4.06    0.34    4.35 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.09    2.37    2.02    6.37 f
  cts_inv_9994683/I (INV_X1)                                       2.37    0.08    6.45 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.37    6.98    3.13    9.57 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.37   6.98   0.00   9.57 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 7.65    1.24   10.81 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.27    3.11    6.29   17.11 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.11    0.08   17.19 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.90   5.38   4.39  21.57 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                5.87    0.11   21.69 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.32    5.70    5.51   27.20 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                5.84    0.11   27.31 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.94   2.33    2.00   29.32 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.56    0.32   29.64 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.43   2.46    1.95   31.59 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.50    0.13   31.72 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.63   3.57    2.48   34.20 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.59    0.13   34.33 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.41   2.67    2.14   36.47 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.71    0.17   36.64 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.57   5.44    3.40   40.04 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               5.70    0.55   40.59 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   4.45   7.06    5.00   45.59 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                7.74    0.99   46.58 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  13.58   6.87    3.01   49.59 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  13.58   6.87   0.00  49.59 r
  remainder_reg_17_/CLK (SDFFSNQ_X1)                               9.40    1.32   50.91 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             50.91


---------------------------------------------
Smallest Path #4
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_40_/CLK
Latency             : 50.93
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.34    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.32   -0.06   -0.06 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.07    1.68    1.49    1.43 f
  cts_inv_10394723/I (INV_X1)                                      1.70    0.06    1.49 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.84    3.91    2.52    4.01 r
  cts_inv_10034687/I (INV_X1)                                      4.06    0.34    4.35 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.09    2.37    2.02    6.37 f
  cts_inv_9994683/I (INV_X1)                                       2.37    0.08    6.45 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.37    6.98    3.13    9.57 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.37   6.98   0.00   9.57 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 7.65    1.24   10.81 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.27    3.11    6.29   17.11 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.11    0.08   17.19 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.90   5.38   4.39  21.57 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                5.87    0.11   21.69 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.32    5.70    5.51   27.20 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                5.84    0.11   27.31 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.94   2.33    2.00   29.32 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.56    0.32   29.64 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.43   2.46    1.95   31.59 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.50    0.13   31.72 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.63   3.57    2.48   34.20 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.59    0.13   34.33 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.41   2.67    2.14   36.47 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.71    0.17   36.64 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.57   5.44    3.40   40.04 f
  clk_gate_remainder_reg/cto_buf_drc_5204/I (CLKBUF_X1)            5.70    0.55   40.59 f
  clk_gate_remainder_reg/cto_buf_drc_5204/Z (CLKBUF_X1)    1   5.18   8.62   5.40  45.99 f
  clk_gate_remainder_reg/cts_inv_5494233/I (INV_X4)                9.29    0.82   46.81 f
  clk_gate_remainder_reg/cts_inv_5494233/ZN (INV_X4)    7   7.45   5.38    2.42   49.23 r
  clk_gate_remainder_reg/p_abuf10 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    7   7.45   5.38   0.00  49.23 r
  remainder_reg_40_/CLK (SDFFSNQ_X1)                               7.93    1.70   50.93 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             50.93


---------------------------------------------
Smallest Path #5
Mode                : mode_norm.slow.RCmax
Corner              : mode_norm.slow.RCmax
Scenario            : mode_norm.slow.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_55_/CLK
Latency             : 50.93
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.34    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.32   -0.06   -0.06 r
  cts_inv_10434727/ZN (INV_X1)                      1      1.07    1.68    1.49    1.43 f
  cts_inv_10394723/I (INV_X1)                                      1.70    0.06    1.49 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.84    3.91    2.52    4.01 r
  cts_inv_10034687/I (INV_X1)                                      4.06    0.34    4.35 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.09    2.37    2.02    6.37 f
  cts_inv_9994683/I (INV_X1)                                       2.37    0.08    6.45 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.37    6.98    3.13    9.57 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.37   6.98   0.00   9.57 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 7.65    1.24   10.81 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.27    3.11    6.29   17.11 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.11    0.08   17.19 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.90   5.38   4.39  21.57 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                5.87    0.11   21.69 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   6.32    5.70    5.51   27.20 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                5.84    0.11   27.31 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.94   2.33    2.00   29.32 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.56    0.32   29.64 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.43   2.46    1.95   31.59 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.50    0.13   31.72 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.63   3.57    2.48   34.20 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.59    0.13   34.33 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.41   2.67    2.14   36.47 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.71    0.17   36.64 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.57   5.44    3.40   40.04 f
  clk_gate_remainder_reg/cto_buf_drc_5204/I (CLKBUF_X1)            5.70    0.55   40.59 f
  clk_gate_remainder_reg/cto_buf_drc_5204/Z (CLKBUF_X1)    1   5.18   8.62   5.40  45.99 f
  clk_gate_remainder_reg/cts_inv_5494233/I (INV_X4)                9.29    0.82   46.81 f
  clk_gate_remainder_reg/cts_inv_5494233/ZN (INV_X4)    7   7.45   5.38    2.42   49.23 r
  clk_gate_remainder_reg/p_abuf10 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    7   7.45   5.38   0.00  49.23 r
  remainder_reg_55_/CLK (SDFFSNQ_X1)                               7.93    1.70   50.93 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             50.93


================================================================
==== Latency Reporting for Corner mode_norm.worst_low.RCmax ====
================================================================

========================================== Summary Table for Corner mode_norm.worst_low.RCmax ==========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock                                   M,D       214     40.00     34.75        --     98.57     63.82     78.98      8.62        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        214        --     34.75        --     98.57     63.82        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
================================= Details Table for Corner mode_norm.worst_low.RCmax =================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: mode_norm.worst_low.RCmax, Scenario: mode_norm.worst_low.RCmax
clock
                                   L   remainder_reg_50_/CLK             98.57 r     97.77 r        --          --
                                   L   remainder_reg_31_/CLK             98.55 r     97.75 r        --          --
                                   L   remainder_reg_128_/CLK            97.26 r     96.45 r        --          --
                                   L   remainder_reg_13_/CLK             97.24 r     97.12 r        --          --
                                   L   remainder_reg_12_/CLK             97.22 r     97.10 r        --          --
                                   S   remainder_reg_65_/CLK             63.93 r     63.82 r        --          --
                                   S   remainder_reg_66_/CLK             64.01 r     63.90 r        --          --
                                   S   remainder_reg_17_/CLK             65.00 r     64.89 r        --          --
                                   S   remainder_reg_1_/CLK              65.02 r     64.91 r        --          --
                                   S   remainder_reg_40_/CLK             65.12 r     65.00 r        --          --


===========================================================
==== Path Reports for Corner mode_norm.worst_low.RCmax ====
===========================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_50_/CLK
Latency             : 98.57
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.17    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.24    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      0.99    1.75    1.77    1.77 f
  cts_inv_10394723/I (INV_X1)                                      1.75    0.06    1.83 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.79    4.62    3.43    5.26 r
  cts_inv_10034687/I (INV_X1)                                      4.75    0.34    5.61 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.02    2.44    2.69    8.30 f
  cts_inv_9994683/I (INV_X1)                                       2.44    0.06    8.35 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.16    7.59    4.41   12.76 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.16   7.59   0.00  12.76 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 8.14    1.16   13.92 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.19    3.26    7.67   21.59 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.26    0.08   21.67 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.73   5.68   5.95  27.62 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                6.18    0.13   27.75 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   5.96    6.05    7.32   35.08 r
  clk_gate_remainder_reg/cto_dtrdly_5566/I (INV_X1)                6.31    0.63   35.71 r
  clk_gate_remainder_reg/cto_dtrdly_5566/ZN (INV_X1)    1   1.42   3.17    3.26   38.97 f
  clk_gate_remainder_reg/cto_dtrdly_5568/I (INV_X1)                3.20    0.15   39.12 f
  clk_gate_remainder_reg/cto_dtrdly_5568/ZN (INV_X1)    1   1.68   3.09    2.88   42.00 r
  clk_gate_remainder_reg/cto_dtrdly_5567/I (INV_X1)                3.15    0.21   42.21 r
  clk_gate_remainder_reg/cto_dtrdly_5567/ZN (INV_X1)    1   1.24   2.29    2.46   44.67 f
  clk_gate_remainder_reg/cto_dtrdly_5565/I (INV_X1)                2.33    0.13   44.80 f
  clk_gate_remainder_reg/cto_dtrdly_5565/ZN (INV_X1)    1   3.39   6.18    3.26   48.07 r
  clk_gate_remainder_reg/cts_inv_7724456/I (INV_X1)                8.32    2.06   50.13 r
  clk_gate_remainder_reg/cts_inv_7724456/ZN (INV_X1)    1   1.02   3.24    3.03   53.16 f
  clk_gate_remainder_reg/cts_inv_7634447/I (INV_X1)                3.24    0.00   53.16 f
  clk_gate_remainder_reg/cts_inv_7634447/ZN (INV_X1)    1   1.44   2.80    2.71   55.87 r
  clk_gate_remainder_reg/cts_inv_7544438/I (INV_X1)                2.84    0.13   56.00 r
  clk_gate_remainder_reg/cts_inv_7544438/ZN (INV_X1)    1   1.29   2.29    2.35   58.35 f
  clk_gate_remainder_reg/cts_inv_7454429/I (INV_X1)                2.31    0.10   58.44 f
  clk_gate_remainder_reg/cts_inv_7454429/ZN (INV_X1)    1   1.67   2.98    2.61   61.05 r
  clk_gate_remainder_reg/cts_inv_7364420/I (INV_X1)                3.01    0.15   61.21 r
  clk_gate_remainder_reg/cts_inv_7364420/ZN (INV_X1)    1   0.83   1.87    2.12   63.32 f
  clk_gate_remainder_reg/cts_inv_7264410/I (INV_X1)                1.87    0.00   63.32 f
  clk_gate_remainder_reg/cts_inv_7264410/ZN (INV_X1)    1   2.91   5.65    3.05   66.38 r
  clk_gate_remainder_reg/cts_inv_6694353/I (INV_X1)                6.92    1.60   67.98 r
  clk_gate_remainder_reg/cts_inv_6694353/ZN (INV_X1)    1   1.30   3.28    3.41   71.39 f
  clk_gate_remainder_reg/cts_inv_6354319/I (INV_X1)                3.30    0.13   71.53 f
  clk_gate_remainder_reg/cts_inv_6354319/ZN (INV_X1)    2   6.90  10.87    5.82   77.34 r
  clk_gate_remainder_reg/cts_inv_6074291/I (INV_X1)               11.08    0.29   77.63 r
  clk_gate_remainder_reg/cts_inv_6074291/ZN (INV_X1)    1   1.97   4.88    4.73   82.36 f
  clk_gate_remainder_reg/cts_inv_5434227/I (INV_X2)                4.88    0.10   82.45 f
  clk_gate_remainder_reg/cts_inv_5434227/ZN (INV_X2)    8   8.97   8.11    4.88   87.34 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    8   8.97   8.11   0.00  87.34 r
  cto_buf_drc_5208/I (CLKBUF_X2)                                   9.10    1.49   88.83 r
  cto_buf_drc_5208/Z (CLKBUF_X2)                    3      4.81    5.30    7.36   96.19 r
  remainder_reg_50_/CLK (SDFFSNQ_X1)                               8.11    2.38   98.57 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             98.57


---------------------------------------------
Largest Path #2
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_31_/CLK
Latency             : 98.55
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.17    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.24    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      0.99    1.75    1.77    1.77 f
  cts_inv_10394723/I (INV_X1)                                      1.75    0.06    1.83 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.79    4.62    3.43    5.26 r
  cts_inv_10034687/I (INV_X1)                                      4.75    0.34    5.61 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.02    2.44    2.69    8.30 f
  cts_inv_9994683/I (INV_X1)                                       2.44    0.06    8.35 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.16    7.59    4.41   12.76 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.16   7.59   0.00  12.76 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 8.14    1.16   13.92 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.19    3.26    7.67   21.59 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.26    0.08   21.67 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.73   5.68   5.95  27.62 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                6.18    0.13   27.75 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   5.96    6.05    7.32   35.08 r
  clk_gate_remainder_reg/cto_dtrdly_5566/I (INV_X1)                6.31    0.63   35.71 r
  clk_gate_remainder_reg/cto_dtrdly_5566/ZN (INV_X1)    1   1.42   3.17    3.26   38.97 f
  clk_gate_remainder_reg/cto_dtrdly_5568/I (INV_X1)                3.20    0.15   39.12 f
  clk_gate_remainder_reg/cto_dtrdly_5568/ZN (INV_X1)    1   1.68   3.09    2.88   42.00 r
  clk_gate_remainder_reg/cto_dtrdly_5567/I (INV_X1)                3.15    0.21   42.21 r
  clk_gate_remainder_reg/cto_dtrdly_5567/ZN (INV_X1)    1   1.24   2.29    2.46   44.67 f
  clk_gate_remainder_reg/cto_dtrdly_5565/I (INV_X1)                2.33    0.13   44.80 f
  clk_gate_remainder_reg/cto_dtrdly_5565/ZN (INV_X1)    1   3.39   6.18    3.26   48.07 r
  clk_gate_remainder_reg/cts_inv_7724456/I (INV_X1)                8.32    2.06   50.13 r
  clk_gate_remainder_reg/cts_inv_7724456/ZN (INV_X1)    1   1.02   3.24    3.03   53.16 f
  clk_gate_remainder_reg/cts_inv_7634447/I (INV_X1)                3.24    0.00   53.16 f
  clk_gate_remainder_reg/cts_inv_7634447/ZN (INV_X1)    1   1.44   2.80    2.71   55.87 r
  clk_gate_remainder_reg/cts_inv_7544438/I (INV_X1)                2.84    0.13   56.00 r
  clk_gate_remainder_reg/cts_inv_7544438/ZN (INV_X1)    1   1.29   2.29    2.35   58.35 f
  clk_gate_remainder_reg/cts_inv_7454429/I (INV_X1)                2.31    0.10   58.44 f
  clk_gate_remainder_reg/cts_inv_7454429/ZN (INV_X1)    1   1.67   2.98    2.61   61.05 r
  clk_gate_remainder_reg/cts_inv_7364420/I (INV_X1)                3.01    0.15   61.21 r
  clk_gate_remainder_reg/cts_inv_7364420/ZN (INV_X1)    1   0.83   1.87    2.12   63.32 f
  clk_gate_remainder_reg/cts_inv_7264410/I (INV_X1)                1.87    0.00   63.32 f
  clk_gate_remainder_reg/cts_inv_7264410/ZN (INV_X1)    1   2.91   5.65    3.05   66.38 r
  clk_gate_remainder_reg/cts_inv_6694353/I (INV_X1)                6.92    1.60   67.98 r
  clk_gate_remainder_reg/cts_inv_6694353/ZN (INV_X1)    1   1.30   3.28    3.41   71.39 f
  clk_gate_remainder_reg/cts_inv_6354319/I (INV_X1)                3.30    0.13   71.53 f
  clk_gate_remainder_reg/cts_inv_6354319/ZN (INV_X1)    2   6.90  10.87    5.82   77.34 r
  clk_gate_remainder_reg/cts_inv_6074291/I (INV_X1)               11.08    0.29   77.63 r
  clk_gate_remainder_reg/cts_inv_6074291/ZN (INV_X1)    1   1.97   4.88    4.73   82.36 f
  clk_gate_remainder_reg/cts_inv_5434227/I (INV_X2)                4.88    0.10   82.45 f
  clk_gate_remainder_reg/cts_inv_5434227/ZN (INV_X2)    8   8.97   8.11    4.88   87.34 r
  clk_gate_remainder_reg/p_abuf1 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    8   8.97   8.11   0.00  87.34 r
  cto_buf_drc_5208/I (CLKBUF_X2)                                   9.10    1.49   88.83 r
  cto_buf_drc_5208/Z (CLKBUF_X2)                    3      4.81    5.30    7.36   96.19 r
  remainder_reg_31_/CLK (SDFFSNQ_X1)                               8.11    2.37   98.55 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             98.55


---------------------------------------------
Largest Path #3
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_128_/CLK
Latency             : 97.26
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.17    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.24    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      0.99    1.75    1.77    1.77 f
  cts_inv_10394723/I (INV_X1)                                      1.75    0.06    1.83 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.79    4.62    3.43    5.26 r
  cts_inv_10034687/I (INV_X1)                                      4.75    0.34    5.61 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.02    2.44    2.69    8.30 f
  cts_inv_9994683/I (INV_X1)                                       2.44    0.06    8.35 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.16    7.59    4.41   12.76 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.16   7.59   0.00  12.76 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 8.14    1.16   13.92 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.19    3.26    7.67   21.59 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.26    0.08   21.67 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.73   5.68   5.95  27.62 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                6.18    0.13   27.75 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   5.96    6.05    7.32   35.08 r
  clk_gate_remainder_reg/cto_dtrdly_5566/I (INV_X1)                6.31    0.63   35.71 r
  clk_gate_remainder_reg/cto_dtrdly_5566/ZN (INV_X1)    1   1.42   3.17    3.26   38.97 f
  clk_gate_remainder_reg/cto_dtrdly_5568/I (INV_X1)                3.20    0.15   39.12 f
  clk_gate_remainder_reg/cto_dtrdly_5568/ZN (INV_X1)    1   1.68   3.09    2.88   42.00 r
  clk_gate_remainder_reg/cto_dtrdly_5567/I (INV_X1)                3.15    0.21   42.21 r
  clk_gate_remainder_reg/cto_dtrdly_5567/ZN (INV_X1)    1   1.24   2.29    2.46   44.67 f
  clk_gate_remainder_reg/cto_dtrdly_5565/I (INV_X1)                2.33    0.13   44.80 f
  clk_gate_remainder_reg/cto_dtrdly_5565/ZN (INV_X1)    1   3.39   6.18    3.26   48.07 r
  clk_gate_remainder_reg/cts_inv_7724456/I (INV_X1)                8.32    2.06   50.13 r
  clk_gate_remainder_reg/cts_inv_7724456/ZN (INV_X1)    1   1.02   3.24    3.03   53.16 f
  clk_gate_remainder_reg/cts_inv_7634447/I (INV_X1)                3.24    0.00   53.16 f
  clk_gate_remainder_reg/cts_inv_7634447/ZN (INV_X1)    1   1.44   2.80    2.71   55.87 r
  clk_gate_remainder_reg/cts_inv_7544438/I (INV_X1)                2.84    0.13   56.00 r
  clk_gate_remainder_reg/cts_inv_7544438/ZN (INV_X1)    1   1.29   2.29    2.35   58.35 f
  clk_gate_remainder_reg/cts_inv_7454429/I (INV_X1)                2.31    0.10   58.44 f
  clk_gate_remainder_reg/cts_inv_7454429/ZN (INV_X1)    1   1.67   2.98    2.61   61.05 r
  clk_gate_remainder_reg/cts_inv_7364420/I (INV_X1)                3.01    0.15   61.21 r
  clk_gate_remainder_reg/cts_inv_7364420/ZN (INV_X1)    1   0.83   1.87    2.12   63.32 f
  clk_gate_remainder_reg/cts_inv_7264410/I (INV_X1)                1.87    0.00   63.32 f
  clk_gate_remainder_reg/cts_inv_7264410/ZN (INV_X1)    1   2.91   5.65    3.05   66.38 r
  clk_gate_remainder_reg/cts_inv_6694353/I (INV_X1)                6.92    1.60   67.98 r
  clk_gate_remainder_reg/cts_inv_6694353/ZN (INV_X1)    1   1.30   3.28    3.41   71.39 f
  clk_gate_remainder_reg/cts_inv_6354319/I (INV_X1)                3.30    0.13   71.53 f
  clk_gate_remainder_reg/cts_inv_6354319/ZN (INV_X1)    2   6.90  10.87    5.82   77.34 r
  clk_gate_remainder_reg/cts_inv_6074291/I (INV_X1)               11.08    0.29   77.63 r
  clk_gate_remainder_reg/cts_inv_6074291/ZN (INV_X1)    1   1.97   4.88    4.73   82.36 f
  clk_gate_remainder_reg/cts_inv_5434227/I (INV_X2)                4.88    0.10   82.45 f
  clk_gate_remainder_reg/cts_inv_5434227/ZN (INV_X2)    8   8.97   8.11    4.88   87.34 r
  clk_gate_remainder_reg/cts_inv_4924176/I (INV_X1)                8.58    0.61   87.95 r
  clk_gate_remainder_reg/cts_inv_4924176/ZN (INV_X1)    1   1.21   3.45    3.51   91.46 f
  clk_gate_remainder_reg/cts_inv_4694153/I (INV_X1)                3.49    0.13   91.59 f
  clk_gate_remainder_reg/cts_inv_4694153/ZN (INV_X1)    4   4.37   7.95    4.31   95.90 r
  clk_gate_remainder_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    4   4.37   7.95   0.00  95.90 r
  remainder_reg_128_/CLK (SDFFSNQ_X1)                              8.93    1.35   97.26 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             97.26


---------------------------------------------
Largest Path #4
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_13_/CLK
Latency             : 97.24
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.17    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.24    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      0.99    1.75    1.77    1.77 f
  cts_inv_10394723/I (INV_X1)                                      1.75    0.06    1.83 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.79    4.62    3.43    5.26 r
  cts_inv_10034687/I (INV_X1)                                      4.75    0.34    5.61 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.02    2.44    2.69    8.30 f
  cts_inv_9994683/I (INV_X1)                                       2.44    0.06    8.35 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.16    7.59    4.41   12.76 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.16   7.59   0.00  12.76 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 8.14    1.16   13.92 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.19    3.26    7.67   21.59 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.26    0.08   21.67 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.73   5.68   5.95  27.62 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                6.18    0.13   27.75 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   5.96    6.05    7.32   35.08 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                6.20    0.17   35.25 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.79   2.40    2.69   37.94 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.57    0.31   38.24 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.35   2.65    2.57   40.82 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.69    0.13   40.95 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.37   3.59    3.01   43.96 f
  clk_gate_remainder_reg/cts_inv_7274411/I (INV_X1)                3.60    0.11   44.08 f
  clk_gate_remainder_reg/cts_inv_7274411/ZN (INV_X1)    2   3.00   4.88    3.85   47.93 r
  clk_gate_remainder_reg/cts_inv_7124396/I (INV_X1)                5.00    0.32   48.26 r
  clk_gate_remainder_reg/cts_inv_7124396/ZN (INV_X1)    2   3.66   5.32    4.35   52.60 f
  clk_gate_remainder_reg/cto_buf_drc_5197/I (BUF_X1)               5.38    0.25   52.85 f
  clk_gate_remainder_reg/cto_buf_drc_5197/Z (BUF_X1)    1   1.35   2.48    5.07   57.93 f
  clk_gate_remainder_reg/cts_inv_6374321/I (INV_X1)                2.50    0.11   58.04 f
  clk_gate_remainder_reg/cts_inv_6374321/ZN (INV_X1)    1   1.27   2.50    2.40   60.44 r
  clk_gate_remainder_reg/cto_buf_drc_5199/I (CLKBUF_X1)            2.52    0.06   60.50 r
  clk_gate_remainder_reg/cto_buf_drc_5199/Z (CLKBUF_X1)    1   1.66   3.07   4.52  65.02 r
  clk_gate_remainder_reg/cts_inv_6084292/I (INV_X1)                3.17    0.23   65.25 r
  clk_gate_remainder_reg/cts_inv_6084292/ZN (INV_X1)    1   1.37   2.38    2.40   67.65 f
  clk_gate_remainder_reg/cto_buf_drc_5201/I (BUF_X1)               2.42    0.13   67.79 f
  clk_gate_remainder_reg/cto_buf_drc_5201/Z (BUF_X1)    1   1.49   2.59    4.52   72.31 f
  clk_gate_remainder_reg/cts_inv_5444228/I (INV_X1)                2.71    0.23   72.54 f
  clk_gate_remainder_reg/cts_inv_5444228/ZN (INV_X1)    2   3.30   6.01    3.87   76.41 r
  clk_gate_remainder_reg/p_abuf5 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   3.30   6.01   0.00  76.41 r
  cto_buf_drc_5234/I (BUF_X1)                                      6.10    0.10   76.50 r
  cto_buf_drc_5234/Z (BUF_X1)                       4      6.11   10.47    8.01   84.51 r
  clk_gate_remainder_reg/cts13 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    4   6.11  10.47   0.00  84.51 r
  clk_gate_remainder_reg/cts_inv_4934177/I (INV_X2)               10.72    0.50   85.01 r
  clk_gate_remainder_reg/cts_inv_4934177/ZN (INV_X2)    1   3.82   5.46    4.20   89.21 f
  clk_gate_remainder_reg/cts_inv_4684152/I (INV_X4)                6.18    0.99   90.20 f
  clk_gate_remainder_reg/cts_inv_4684152/ZN (INV_X4)   14  14.51   6.81    4.27   94.47 r
  clk_gate_remainder_reg/p_abuf0 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   14  14.51   6.81   0.00  94.47 r
  remainder_reg_13_/CLK (SDFFSNQ_X1)                              10.41    2.77   97.24 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             97.24


---------------------------------------------
Largest Path #5
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_12_/CLK
Latency             : 97.22
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.17    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.24    0.00    0.00 r
  cts_inv_10434727/ZN (INV_X1)                      1      0.99    1.75    1.77    1.77 f
  cts_inv_10394723/I (INV_X1)                                      1.75    0.06    1.83 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.79    4.62    3.43    5.26 r
  cts_inv_10034687/I (INV_X1)                                      4.75    0.34    5.61 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.02    2.44    2.69    8.30 f
  cts_inv_9994683/I (INV_X1)                                       2.44    0.06    8.35 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.16    7.59    4.41   12.76 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.16   7.59   0.00  12.76 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 8.14    1.16   13.92 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.19    3.26    7.67   21.59 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.26    0.08   21.67 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.73   5.68   5.95  27.62 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                6.18    0.13   27.75 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   5.96    6.05    7.32   35.08 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                6.20    0.17   35.25 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.79   2.40    2.69   37.94 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.57    0.31   38.24 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.35   2.65    2.57   40.82 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.69    0.13   40.95 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.37   3.59    3.01   43.96 f
  clk_gate_remainder_reg/cts_inv_7274411/I (INV_X1)                3.60    0.11   44.08 f
  clk_gate_remainder_reg/cts_inv_7274411/ZN (INV_X1)    2   3.00   4.88    3.85   47.93 r
  clk_gate_remainder_reg/cts_inv_7124396/I (INV_X1)                5.00    0.32   48.26 r
  clk_gate_remainder_reg/cts_inv_7124396/ZN (INV_X1)    2   3.66   5.32    4.35   52.60 f
  clk_gate_remainder_reg/cto_buf_drc_5197/I (BUF_X1)               5.38    0.25   52.85 f
  clk_gate_remainder_reg/cto_buf_drc_5197/Z (BUF_X1)    1   1.35   2.48    5.07   57.93 f
  clk_gate_remainder_reg/cts_inv_6374321/I (INV_X1)                2.50    0.11   58.04 f
  clk_gate_remainder_reg/cts_inv_6374321/ZN (INV_X1)    1   1.27   2.50    2.40   60.44 r
  clk_gate_remainder_reg/cto_buf_drc_5199/I (CLKBUF_X1)            2.52    0.06   60.50 r
  clk_gate_remainder_reg/cto_buf_drc_5199/Z (CLKBUF_X1)    1   1.66   3.07   4.52  65.02 r
  clk_gate_remainder_reg/cts_inv_6084292/I (INV_X1)                3.17    0.23   65.25 r
  clk_gate_remainder_reg/cts_inv_6084292/ZN (INV_X1)    1   1.37   2.38    2.40   67.65 f
  clk_gate_remainder_reg/cto_buf_drc_5201/I (BUF_X1)               2.42    0.13   67.79 f
  clk_gate_remainder_reg/cto_buf_drc_5201/Z (BUF_X1)    1   1.49   2.59    4.52   72.31 f
  clk_gate_remainder_reg/cts_inv_5444228/I (INV_X1)                2.71    0.23   72.54 f
  clk_gate_remainder_reg/cts_inv_5444228/ZN (INV_X1)    2   3.30   6.01    3.87   76.41 r
  clk_gate_remainder_reg/p_abuf5 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   3.30   6.01   0.00  76.41 r
  cto_buf_drc_5234/I (BUF_X1)                                      6.10    0.10   76.50 r
  cto_buf_drc_5234/Z (BUF_X1)                       4      6.11   10.47    8.01   84.51 r
  clk_gate_remainder_reg/cts13 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    4   6.11  10.47   0.00  84.51 r
  clk_gate_remainder_reg/cts_inv_4934177/I (INV_X2)               10.72    0.50   85.01 r
  clk_gate_remainder_reg/cts_inv_4934177/ZN (INV_X2)    1   3.82   5.46    4.20   89.21 f
  clk_gate_remainder_reg/cts_inv_4684152/I (INV_X4)                6.18    0.99   90.20 f
  clk_gate_remainder_reg/cts_inv_4684152/ZN (INV_X4)   14  14.51   6.81    4.27   94.47 r
  clk_gate_remainder_reg/p_abuf0 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   14  14.51   6.81   0.00  94.47 r
  remainder_reg_12_/CLK (SDFFSNQ_X1)                              10.40    2.75   97.22 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             97.22


---------------------------------------------
Smallest Path #1
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_65_/CLK
Latency             : 63.82
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.17    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.24   -0.04   -0.04 r
  cts_inv_10434727/ZN (INV_X1)                      1      0.99    1.75    1.77    1.74 f
  cts_inv_10394723/I (INV_X1)                                      1.75    0.06    1.79 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.79    4.62    3.43    5.23 r
  cts_inv_10034687/I (INV_X1)                                      4.75    0.34    5.57 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.02    2.44    2.69    8.26 f
  cts_inv_9994683/I (INV_X1)                                       2.44    0.06    8.32 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.16    7.59    4.41   12.72 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.16   7.59   0.00  12.72 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 8.14    1.16   13.89 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.19    3.26    7.67   21.55 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.26    0.08   21.63 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.73   5.68   5.95  27.58 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                6.18    0.13   27.71 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   5.96    6.05    7.32   35.04 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                6.20    0.10   35.13 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.79   2.40    2.69   37.82 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.57    0.31   38.13 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.35   2.65    2.57   40.70 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.69    0.13   40.84 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.37   3.59    3.01   43.85 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.60    0.11   43.96 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.33   2.78    2.86   46.83 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.82    0.15   46.98 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.60   5.95    4.20   51.17 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               6.18    0.53   51.71 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   3.94   6.96    6.79   58.50 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                7.46    0.92   59.41 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  12.43   6.48    4.23   63.65 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  12.43   6.48   0.00  63.65 r
  remainder_reg_65_/CLK (SDFFSNQ_X1)                               6.79    0.17   63.82 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             63.82


---------------------------------------------
Smallest Path #2
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_66_/CLK
Latency             : 63.90
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.17    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.24   -0.04   -0.04 r
  cts_inv_10434727/ZN (INV_X1)                      1      0.99    1.75    1.77    1.74 f
  cts_inv_10394723/I (INV_X1)                                      1.75    0.06    1.79 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.79    4.62    3.43    5.23 r
  cts_inv_10034687/I (INV_X1)                                      4.75    0.34    5.57 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.02    2.44    2.69    8.26 f
  cts_inv_9994683/I (INV_X1)                                       2.44    0.06    8.32 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.16    7.59    4.41   12.72 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.16   7.59   0.00  12.72 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 8.14    1.16   13.89 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.19    3.26    7.67   21.55 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.26    0.08   21.63 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.73   5.68   5.95  27.58 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                6.18    0.13   27.71 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   5.96    6.05    7.32   35.04 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                6.20    0.10   35.13 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.79   2.40    2.69   37.82 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.57    0.31   38.13 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.35   2.65    2.57   40.70 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.69    0.13   40.84 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.37   3.59    3.01   43.85 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.60    0.11   43.96 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.33   2.78    2.86   46.83 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.82    0.15   46.98 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.60   5.95    4.20   51.17 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               6.18    0.53   51.71 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   3.94   6.96    6.79   58.50 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                7.46    0.92   59.41 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  12.43   6.48    4.23   63.65 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  12.43   6.48   0.00  63.65 r
  remainder_reg_66_/CLK (SDFFSNQ_X1)                               6.81    0.25   63.90 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             63.90


---------------------------------------------
Smallest Path #3
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_17_/CLK
Latency             : 64.89
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.17    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.24   -0.04   -0.04 r
  cts_inv_10434727/ZN (INV_X1)                      1      0.99    1.75    1.77    1.74 f
  cts_inv_10394723/I (INV_X1)                                      1.75    0.06    1.79 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.79    4.62    3.43    5.23 r
  cts_inv_10034687/I (INV_X1)                                      4.75    0.34    5.57 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.02    2.44    2.69    8.26 f
  cts_inv_9994683/I (INV_X1)                                       2.44    0.06    8.32 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.16    7.59    4.41   12.72 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.16   7.59   0.00  12.72 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 8.14    1.16   13.89 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.19    3.26    7.67   21.55 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.26    0.08   21.63 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.73   5.68   5.95  27.58 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                6.18    0.13   27.71 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   5.96    6.05    7.32   35.04 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                6.20    0.10   35.13 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.79   2.40    2.69   37.82 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.57    0.31   38.13 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.35   2.65    2.57   40.70 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.69    0.13   40.84 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.37   3.59    3.01   43.85 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.60    0.11   43.96 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.33   2.78    2.86   46.83 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.82    0.15   46.98 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.60   5.95    4.20   51.17 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               6.18    0.53   51.71 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   3.94   6.96    6.79   58.50 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                7.46    0.92   59.41 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  12.43   6.48    4.23   63.65 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  12.43   6.48   0.00  63.65 r
  remainder_reg_17_/CLK (SDFFSNQ_X1)                               8.85    1.24   64.89 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             64.89


---------------------------------------------
Smallest Path #4
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_1_/CLK
Latency             : 64.91
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.17    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.24   -0.04   -0.04 r
  cts_inv_10434727/ZN (INV_X1)                      1      0.99    1.75    1.77    1.74 f
  cts_inv_10394723/I (INV_X1)                                      1.75    0.06    1.79 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.79    4.62    3.43    5.23 r
  cts_inv_10034687/I (INV_X1)                                      4.75    0.34    5.57 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.02    2.44    2.69    8.26 f
  cts_inv_9994683/I (INV_X1)                                       2.44    0.06    8.32 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.16    7.59    4.41   12.72 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.16   7.59   0.00  12.72 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 8.14    1.16   13.89 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.19    3.26    7.67   21.55 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.26    0.08   21.63 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.73   5.68   5.95  27.58 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                6.18    0.13   27.71 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   5.96    6.05    7.32   35.04 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                6.20    0.10   35.13 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.79   2.40    2.69   37.82 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.57    0.31   38.13 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.35   2.65    2.57   40.70 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.69    0.13   40.84 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.37   3.59    3.01   43.85 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.60    0.11   43.96 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.33   2.78    2.86   46.83 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.82    0.15   46.98 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.60   5.95    4.20   51.17 f
  clk_gate_remainder_reg/cto_buf_drc_5205/I (BUF_X1)               6.18    0.53   51.71 f
  clk_gate_remainder_reg/cto_buf_drc_5205/Z (BUF_X1)    1   3.94   6.96    6.79   58.50 f
  clk_gate_remainder_reg/cts_inv_5484232/I (INV_X4)                7.46    0.92   59.41 f
  clk_gate_remainder_reg/cts_inv_5484232/ZN (INV_X4)   12  12.43   6.48    4.23   63.65 r
  clk_gate_remainder_reg/p_abuf9 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)   12  12.43   6.48   0.00  63.65 r
  remainder_reg_1_/CLK (SDFFSNQ_X1)                                8.85    1.26   64.91 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             64.91


---------------------------------------------
Smallest Path #5
Mode                : mode_norm.worst_low.RCmax
Corner              : mode_norm.worst_low.RCmax
Scenario            : mode_norm.worst_low.RCmax
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : remainder_reg_40_/CLK
Latency             : 65.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  clock (in)                                        2      3.17    0.00    0.00    0.00 r
  cts_inv_10434727/I (INV_X1)                                      1.24   -0.04   -0.04 r
  cts_inv_10434727/ZN (INV_X1)                      1      0.99    1.75    1.77    1.74 f
  cts_inv_10394723/I (INV_X1)                                      1.75    0.06    1.79 f
  cts_inv_10394723/ZN (INV_X1)                      1      2.79    4.62    3.43    5.23 r
  cts_inv_10034687/I (INV_X1)                                      4.75    0.34    5.57 r
  cts_inv_10034687/ZN (INV_X1)                      1      1.02    2.44    2.69    8.26 f
  cts_inv_9994683/I (INV_X1)                                       2.44    0.06    8.32 f
  cts_inv_9994683/ZN (INV_X1)                       2      4.16    7.59    4.41   12.72 r
  clk_gate_remainder_reg/CLK (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    2   4.16   7.59   0.00  12.72 r
  clk_gate_remainder_reg/latch/CLK (CLKGATETST_X1)                 8.14    1.16   13.89 r
  clk_gate_remainder_reg/latch/Q (CLKGATETST_X1)    1      1.19    3.26    7.67   21.55 r
  clk_gate_remainder_reg/cts_buf_7854469/I (CLKBUF_X12)            3.26    0.08   21.63 r
  clk_gate_remainder_reg/cts_buf_7854469/Z (CLKBUF_X12)    2   4.73   5.68   5.95  27.58 r
  clk_gate_remainder_reg/cts_buf_7774461/I (BUF_X2)                6.18    0.13   27.71 r
  clk_gate_remainder_reg/cts_buf_7774461/Z (BUF_X2)    2   5.96    6.05    7.32   35.04 r
  clk_gate_remainder_reg/cts_inv_7734457/I (INV_X2)                6.20    0.10   35.13 r
  clk_gate_remainder_reg/cts_inv_7734457/ZN (INV_X2)    1   1.79   2.40    2.69   37.82 f
  clk_gate_remainder_reg/cts_inv_7464430/I (INV_X1)                2.57    0.31   38.13 f
  clk_gate_remainder_reg/cts_inv_7464430/ZN (INV_X1)    1   1.35   2.65    2.57   40.70 r
  clk_gate_remainder_reg/cts_inv_7374421/I (INV_X1)                2.69    0.13   40.84 r
  clk_gate_remainder_reg/cts_inv_7374421/ZN (INV_X1)    2   2.37   3.59    3.01   43.85 f
  clk_gate_remainder_reg/cts_inv_7284412/I (INV_X1)                3.60    0.11   43.96 f
  clk_gate_remainder_reg/cts_inv_7284412/ZN (INV_X1)    1   1.33   2.78    2.86   46.83 r
  clk_gate_remainder_reg/cts_inv_7144398/I (INV_X1)                2.82    0.15   46.98 r
  clk_gate_remainder_reg/cts_inv_7144398/ZN (INV_X1)    2   4.60   5.95    4.20   51.17 f
  clk_gate_remainder_reg/cto_buf_drc_5204/I (CLKBUF_X1)            6.18    0.53   51.71 f
  clk_gate_remainder_reg/cto_buf_drc_5204/Z (CLKBUF_X1)    1   4.51   8.43   7.25  58.96 f
  clk_gate_remainder_reg/cts_inv_5494233/I (INV_X4)                8.89    0.76   59.72 f
  clk_gate_remainder_reg/cts_inv_5494233/ZN (INV_X4)    7   6.85   5.02    3.68   63.40 r
  clk_gate_remainder_reg/p_abuf10 (SNPS_CLOCK_GATE_HIGH_MulDiv_1)    7   6.85   5.02   0.00  63.40 r
  remainder_reg_40_/CLK (SDFFSNQ_X1)                               7.34    1.60   65.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                             65.00


1
