{
  "module_name": "instruction.json",
  "hash_id": "52502410f68b048eda3db14b1eb723ebb077f477ebb2b9ed4ee7c07574bc4b00",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/fujitsu/a64fx/instruction.json",
  "human_readable_source": "[\n  {\n    \"ArchStdEvent\": \"SW_INCR\"\n  },\n  {\n    \"ArchStdEvent\": \"INST_RETIRED\"\n  },\n  {\n    \"ArchStdEvent\": \"EXC_RETURN\"\n  },\n  {\n    \"ArchStdEvent\": \"CID_WRITE_RETIRED\"\n  },\n  {\n    \"ArchStdEvent\": \"INST_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"LDREX_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"STREX_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"LD_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"ST_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"LDST_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"DP_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"ASE_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"VFP_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"PC_WRITE_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"CRYPTO_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"BR_IMMED_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"BR_RETURN_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"BR_INDIRECT_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"ISB_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"DSB_SPEC\"\n  },\n  {\n    \"ArchStdEvent\": \"DMB_SPEC\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed zero blocking operations due to the 'DC ZVA' instruction.\",\n    \"EventCode\": \"0x9F\",\n    \"EventName\": \"DCZVA_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed zero blocking operations due to the 'DC ZVA' instruction.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed floating-point move operations.\",\n    \"EventCode\": \"0x105\",\n    \"EventName\": \"FP_MV_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed floating-point move operations.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed operations that using predicate register.\",\n    \"EventCode\": \"0x108\",\n    \"EventName\": \"PRD_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed operations that using predicate register.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed inter-element manipulation operations.\",\n    \"EventCode\": \"0x109\",\n    \"EventName\": \"IEL_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed inter-element manipulation operations.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed inter-register manipulation operations.\",\n    \"EventCode\": \"0x10A\",\n    \"EventName\": \"IREG_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed inter-register manipulation operations.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed NOSIMD load operations that using SIMD&FP registers.\",\n    \"EventCode\": \"0x112\",\n    \"EventName\": \"FP_LD_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed NOSIMD load operations that using SIMD&FP registers.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed NOSIMD store operations that using SIMD&FP registers.\",\n    \"EventCode\": \"0x113\",\n    \"EventName\": \"FP_ST_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed NOSIMD store operations that using SIMD&FP registers.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed SIMD broadcast floating-point load operations.\",\n    \"EventCode\": \"0x11A\",\n    \"EventName\": \"BC_LD_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed SIMD broadcast floating-point load operations.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed instructions, excluding the MOVPRFX instruction.\",\n    \"EventCode\": \"0x121\",\n    \"EventName\": \"EFFECTIVE_INST_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed instructions, excluding the MOVPRFX instruction.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed operations that uses 'pre-index' as its addressing mode.\",\n    \"EventCode\": \"0x123\",\n    \"EventName\": \"PRE_INDEX_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed operations that uses 'pre-index' as its addressing mode.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts architecturally executed operations that uses 'post-index' as its addressing mode.\",\n    \"EventCode\": \"0x124\",\n    \"EventName\": \"POST_INDEX_SPEC\",\n    \"BriefDescription\": \"This event counts architecturally executed operations that uses 'post-index' as its addressing mode.\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}