8:44:42
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 08:45:11 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":62:29:62:60|Removing instance config_register_latched_dec_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:10:53:22|Removing instance FSM_TEST_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:9:42:20|Removing instance top_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Input CLK is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":7:1:7:5|Input RST_N is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:45:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:45:11 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:45:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:45:12 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 08:45:13 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:45:13 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 08:45:13 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 08:45:14 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:45:14 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pins_location.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for RST_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:CLK, when loading IO constraint.
Ignore unconnected port:RST_N, when loading IO constraint.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 08:50:01 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":62:29:62:60|Removing instance config_register_latched_dec_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:10:53:22|Removing instance FSM_TEST_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:9:42:20|Removing instance top_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Input CLK is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":7:1:7:5|Input RST_N is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:50:03 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:50:03 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:50:03 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:50:04 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 08:50:05 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:50:07 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 08:50:07 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 08:50:09 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:50:09 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 17
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 08:53:09 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module config_register_latched_dec
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:53:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:53:10 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:53:10 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 08:53:11 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 08:53:12 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist config_register_latched_dec

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                               Requested      Requested     Clock        Clock                     Clock
Clock                               Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     104  
config_register_latched_dec|SEL     1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     208  
=============================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock config_register_latched_dec|SEL which controls 208 sequential elements including STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock config_register_latched_dec|CLK which controls 104 sequential elements including STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:53:14 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 08:53:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		 171 /       104


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":28:7:28:9|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)

Warning: Found 104 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[4]
1) instance DYNCNF_1_latch[4] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[4]
    input  pin DYNCNF_1_latch[4]/I1
    instance   DYNCNF_1_latch[4] (cell SB_LUT4)
    output pin DYNCNF_1_latch[4]/O
    net        DYNCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[5]
2) instance DYNCNF_1_latch[5] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[5]
    input  pin DYNCNF_1_latch[5]/I1
    instance   DYNCNF_1_latch[5] (cell SB_LUT4)
    output pin DYNCNF_1_latch[5]/O
    net        DYNCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[6]
3) instance DYNCNF_1_latch[6] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[6]
    input  pin DYNCNF_1_latch[6]/I1
    instance   DYNCNF_1_latch[6] (cell SB_LUT4)
    output pin DYNCNF_1_latch[6]/O
    net        DYNCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[3]
4) instance DYNCNF_1_latch[3] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[3]
    input  pin DYNCNF_1_latch[3]/I1
    instance   DYNCNF_1_latch[3] (cell SB_LUT4)
    output pin DYNCNF_1_latch[3]/O
    net        DYNCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[7]
5) instance DYNCNF_1_latch[7] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[7]
    input  pin DYNCNF_1_latch[7]/I1
    instance   DYNCNF_1_latch[7] (cell SB_LUT4)
    output pin DYNCNF_1_latch[7]/O
    net        DYNCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[2]
6) instance DYNCNF_1_latch[2] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[2]
    input  pin DYNCNF_1_latch[2]/I1
    instance   DYNCNF_1_latch[2] (cell SB_LUT4)
    output pin DYNCNF_1_latch[2]/O
    net        DYNCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[0]
7) instance DYNCNF_1_latch[0] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[0]
    input  pin DYNCNF_1_latch[0]/I1
    instance   DYNCNF_1_latch[0] (cell SB_LUT4)
    output pin DYNCNF_1_latch[0]/O
    net        DYNCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[1]
8) instance DYNCNF_1_latch[1] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[1]
    input  pin DYNCNF_1_latch[1]/I1
    instance   DYNCNF_1_latch[1] (cell SB_LUT4)
    output pin DYNCNF_1_latch[1]/O
    net        DYNCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[30]
9) instance STATCNF_1_latch[30] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[30] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[30]
    input  pin STATCNF_1_latch[30]/I1
    instance   STATCNF_1_latch[30] (cell SB_LUT4)
    output pin STATCNF_1_latch[30]/O
    net        STATCNF_c[30]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[23]
10) instance STATCNF_1_latch[23] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[23] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[23]
    input  pin STATCNF_1_latch[23]/I1
    instance   STATCNF_1_latch[23] (cell SB_LUT4)
    output pin STATCNF_1_latch[23]/O
    net        STATCNF_c[23]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[15]
11) instance STATCNF_1_latch[15] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[15]
    input  pin STATCNF_1_latch[15]/I1
    instance   STATCNF_1_latch[15] (cell SB_LUT4)
    output pin STATCNF_1_latch[15]/O
    net        STATCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[14]
12) instance STATCNF_1_latch[14] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[14]
    input  pin STATCNF_1_latch[14]/I1
    instance   STATCNF_1_latch[14] (cell SB_LUT4)
    output pin STATCNF_1_latch[14]/O
    net        STATCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[13]
13) instance STATCNF_1_latch[13] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[13]
    input  pin STATCNF_1_latch[13]/I1
    instance   STATCNF_1_latch[13] (cell SB_LUT4)
    output pin STATCNF_1_latch[13]/O
    net        STATCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[10]
14) instance STATCNF_1_latch[10] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[10]
    input  pin STATCNF_1_latch[10]/I1
    instance   STATCNF_1_latch[10] (cell SB_LUT4)
    output pin STATCNF_1_latch[10]/O
    net        STATCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[9]
15) instance STATCNF_1_latch[9] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[9]
    input  pin STATCNF_1_latch[9]/I1
    instance   STATCNF_1_latch[9] (cell SB_LUT4)
    output pin STATCNF_1_latch[9]/O
    net        STATCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[8]
16) instance STATCNF_1_latch[8] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[8]
    input  pin STATCNF_1_latch[8]/I1
    instance   STATCNF_1_latch[8] (cell SB_LUT4)
    output pin STATCNF_1_latch[8]/O
    net        STATCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[7]
17) instance STATCNF_1_latch[7] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[7]
    input  pin STATCNF_1_latch[7]/I1
    instance   STATCNF_1_latch[7] (cell SB_LUT4)
    output pin STATCNF_1_latch[7]/O
    net        STATCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[6]
18) instance STATCNF_1_latch[6] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[6]
    input  pin STATCNF_1_latch[6]/I1
    instance   STATCNF_1_latch[6] (cell SB_LUT4)
    output pin STATCNF_1_latch[6]/O
    net        STATCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[5]
19) instance STATCNF_1_latch[5] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[5]
    input  pin STATCNF_1_latch[5]/I1
    instance   STATCNF_1_latch[5] (cell SB_LUT4)
    output pin STATCNF_1_latch[5]/O
    net        STATCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[4]
20) instance STATCNF_1_latch[4] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[4]
    input  pin STATCNF_1_latch[4]/I1
    instance   STATCNF_1_latch[4] (cell SB_LUT4)
    output pin STATCNF_1_latch[4]/O
    net        STATCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[3]
21) instance STATCNF_1_latch[3] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[3]
    input  pin STATCNF_1_latch[3]/I1
    instance   STATCNF_1_latch[3] (cell SB_LUT4)
    output pin STATCNF_1_latch[3]/O
    net        STATCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[2]
22) instance STATCNF_1_latch[2] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[2]
    input  pin STATCNF_1_latch[2]/I1
    instance   STATCNF_1_latch[2] (cell SB_LUT4)
    output pin STATCNF_1_latch[2]/O
    net        STATCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[15]
23) instance DYNCNF_1_latch[15] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[15]
    input  pin DYNCNF_1_latch[15]/I1
    instance   DYNCNF_1_latch[15] (cell SB_LUT4)
    output pin DYNCNF_1_latch[15]/O
    net        DYNCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[14]
24) instance DYNCNF_1_latch[14] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[14]
    input  pin DYNCNF_1_latch[14]/I1
    instance   DYNCNF_1_latch[14] (cell SB_LUT4)
    output pin DYNCNF_1_latch[14]/O
    net        DYNCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[59]
25) instance STATCNF_1_latch[59] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[59] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[59]
    input  pin STATCNF_1_latch[59]/I1
    instance   STATCNF_1_latch[59] (cell SB_LUT4)
    output pin STATCNF_1_latch[59]/O
    net        STATCNF_c[59]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[55]
26) instance STATCNF_1_latch[55] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[55] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[55]
    input  pin STATCNF_1_latch[55]/I1
    instance   STATCNF_1_latch[55] (cell SB_LUT4)
    output pin STATCNF_1_latch[55]/O
    net        STATCNF_c[55]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[48]
27) instance STATCNF_1_latch[48] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[48] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[48]
    input  pin STATCNF_1_latch[48]/I1
    instance   STATCNF_1_latch[48] (cell SB_LUT4)
    output pin STATCNF_1_latch[48]/O
    net        STATCNF_c[48]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[44]
28) instance STATCNF_1_latch[44] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[44] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[44]
    input  pin STATCNF_1_latch[44]/I1
    instance   STATCNF_1_latch[44] (cell SB_LUT4)
    output pin STATCNF_1_latch[44]/O
    net        STATCNF_c[44]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[37]
29) instance STATCNF_1_latch[37] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[37] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[37]
    input  pin STATCNF_1_latch[37]/I1
    instance   STATCNF_1_latch[37] (cell SB_LUT4)
    output pin STATCNF_1_latch[37]/O
    net        STATCNF_c[37]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[33]
30) instance STATCNF_1_latch[33] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[33] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[33]
    input  pin STATCNF_1_latch[33]/I1
    instance   STATCNF_1_latch[33] (cell SB_LUT4)
    output pin STATCNF_1_latch[33]/O
    net        STATCNF_c[33]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[52]
31) instance STATCNF_1_latch[52] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[52] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[52]
    input  pin STATCNF_1_latch[52]/I1
    instance   STATCNF_1_latch[52] (cell SB_LUT4)
    output pin STATCNF_1_latch[52]/O
    net        STATCNF_c[52]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[51]
32) instance STATCNF_1_latch[51] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[51] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[51]
    input  pin STATCNF_1_latch[51]/I1
    instance   STATCNF_1_latch[51] (cell SB_LUT4)
    output pin STATCNF_1_latch[51]/O
    net        STATCNF_c[51]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[50]
33) instance STATCNF_1_latch[50] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[50] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[50]
    input  pin STATCNF_1_latch[50]/I1
    instance   STATCNF_1_latch[50] (cell SB_LUT4)
    output pin STATCNF_1_latch[50]/O
    net        STATCNF_c[50]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[49]
34) instance STATCNF_1_latch[49] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[49] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[49]
    input  pin STATCNF_1_latch[49]/I1
    instance   STATCNF_1_latch[49] (cell SB_LUT4)
    output pin STATCNF_1_latch[49]/O
    net        STATCNF_c[49]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[47]
35) instance STATCNF_1_latch[47] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[47] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[47]
    input  pin STATCNF_1_latch[47]/I1
    instance   STATCNF_1_latch[47] (cell SB_LUT4)
    output pin STATCNF_1_latch[47]/O
    net        STATCNF_c[47]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[46]
36) instance STATCNF_1_latch[46] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[46] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[46]
    input  pin STATCNF_1_latch[46]/I1
    instance   STATCNF_1_latch[46] (cell SB_LUT4)
    output pin STATCNF_1_latch[46]/O
    net        STATCNF_c[46]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[45]
37) instance STATCNF_1_latch[45] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[45] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[45]
    input  pin STATCNF_1_latch[45]/I1
    instance   STATCNF_1_latch[45] (cell SB_LUT4)
    output pin STATCNF_1_latch[45]/O
    net        STATCNF_c[45]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[69]
38) instance STATCNF_1_latch[69] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[69] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[69]
    input  pin STATCNF_1_latch[69]/I1
    instance   STATCNF_1_latch[69] (cell SB_LUT4)
    output pin STATCNF_1_latch[69]/O
    net        STATCNF_c[69]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[68]
39) instance STATCNF_1_latch[68] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[68] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[68]
    input  pin STATCNF_1_latch[68]/I1
    instance   STATCNF_1_latch[68] (cell SB_LUT4)
    output pin STATCNF_1_latch[68]/O
    net        STATCNF_c[68]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[67]
40) instance STATCNF_1_latch[67] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[67] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[67]
    input  pin STATCNF_1_latch[67]/I1
    instance   STATCNF_1_latch[67] (cell SB_LUT4)
    output pin STATCNF_1_latch[67]/O
    net        STATCNF_c[67]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[66]
41) instance STATCNF_1_latch[66] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[66] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[66]
    input  pin STATCNF_1_latch[66]/I1
    instance   STATCNF_1_latch[66] (cell SB_LUT4)
    output pin STATCNF_1_latch[66]/O
    net        STATCNF_c[66]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[65]
42) instance STATCNF_1_latch[65] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[65] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[65]
    input  pin STATCNF_1_latch[65]/I1
    instance   STATCNF_1_latch[65] (cell SB_LUT4)
    output pin STATCNF_1_latch[65]/O
    net        STATCNF_c[65]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[64]
43) instance STATCNF_1_latch[64] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[64] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[64]
    input  pin STATCNF_1_latch[64]/I1
    instance   STATCNF_1_latch[64] (cell SB_LUT4)
    output pin STATCNF_1_latch[64]/O
    net        STATCNF_c[64]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[63]
44) instance STATCNF_1_latch[63] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[63] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[63]
    input  pin STATCNF_1_latch[63]/I1
    instance   STATCNF_1_latch[63] (cell SB_LUT4)
    output pin STATCNF_1_latch[63]/O
    net        STATCNF_c[63]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[62]
45) instance STATCNF_1_latch[62] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[62] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[62]
    input  pin STATCNF_1_latch[62]/I1
    instance   STATCNF_1_latch[62] (cell SB_LUT4)
    output pin STATCNF_1_latch[62]/O
    net        STATCNF_c[62]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[61]
46) instance STATCNF_1_latch[61] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[61] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[61]
    input  pin STATCNF_1_latch[61]/I1
    instance   STATCNF_1_latch[61] (cell SB_LUT4)
    output pin STATCNF_1_latch[61]/O
    net        STATCNF_c[61]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[60]
47) instance STATCNF_1_latch[60] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[60] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[60]
    input  pin STATCNF_1_latch[60]/I1
    instance   STATCNF_1_latch[60] (cell SB_LUT4)
    output pin STATCNF_1_latch[60]/O
    net        STATCNF_c[60]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[58]
48) instance STATCNF_1_latch[58] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[58] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[58]
    input  pin STATCNF_1_latch[58]/I1
    instance   STATCNF_1_latch[58] (cell SB_LUT4)
    output pin STATCNF_1_latch[58]/O
    net        STATCNF_c[58]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[57]
49) instance STATCNF_1_latch[57] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[57] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[57]
    input  pin STATCNF_1_latch[57]/I1
    instance   STATCNF_1_latch[57] (cell SB_LUT4)
    output pin STATCNF_1_latch[57]/O
    net        STATCNF_c[57]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[56]
50) instance STATCNF_1_latch[56] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[56] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[56]
    input  pin STATCNF_1_latch[56]/I1
    instance   STATCNF_1_latch[56] (cell SB_LUT4)
    output pin STATCNF_1_latch[56]/O
    net        STATCNF_c[56]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[54]
51) instance STATCNF_1_latch[54] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[54] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[54]
    input  pin STATCNF_1_latch[54]/I1
    instance   STATCNF_1_latch[54] (cell SB_LUT4)
    output pin STATCNF_1_latch[54]/O
    net        STATCNF_c[54]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[53]
52) instance STATCNF_1_latch[53] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[53] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[53]
    input  pin STATCNF_1_latch[53]/I1
    instance   STATCNF_1_latch[53] (cell SB_LUT4)
    output pin STATCNF_1_latch[53]/O
    net        STATCNF_c[53]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[84]
53) instance STATCNF_1_latch[84] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[84] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[84]
    input  pin STATCNF_1_latch[84]/I1
    instance   STATCNF_1_latch[84] (cell SB_LUT4)
    output pin STATCNF_1_latch[84]/O
    net        STATCNF_c[84]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[83]
54) instance STATCNF_1_latch[83] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[83] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[83]
    input  pin STATCNF_1_latch[83]/I1
    instance   STATCNF_1_latch[83] (cell SB_LUT4)
    output pin STATCNF_1_latch[83]/O
    net        STATCNF_c[83]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[82]
55) instance STATCNF_1_latch[82] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[82] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[82]
    input  pin STATCNF_1_latch[82]/I1
    instance   STATCNF_1_latch[82] (cell SB_LUT4)
    output pin STATCNF_1_latch[82]/O
    net        STATCNF_c[82]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[81]
56) instance STATCNF_1_latch[81] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[81] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[81]
    input  pin STATCNF_1_latch[81]/I1
    instance   STATCNF_1_latch[81] (cell SB_LUT4)
    output pin STATCNF_1_latch[81]/O
    net        STATCNF_c[81]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[80]
57) instance STATCNF_1_latch[80] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[80] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[80]
    input  pin STATCNF_1_latch[80]/I1
    instance   STATCNF_1_latch[80] (cell SB_LUT4)
    output pin STATCNF_1_latch[80]/O
    net        STATCNF_c[80]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[79]
58) instance STATCNF_1_latch[79] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[79] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[79]
    input  pin STATCNF_1_latch[79]/I1
    instance   STATCNF_1_latch[79] (cell SB_LUT4)
    output pin STATCNF_1_latch[79]/O
    net        STATCNF_c[79]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[78]
59) instance STATCNF_1_latch[78] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[78] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[78]
    input  pin STATCNF_1_latch[78]/I1
    instance   STATCNF_1_latch[78] (cell SB_LUT4)
    output pin STATCNF_1_latch[78]/O
    net        STATCNF_c[78]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[77]
60) instance STATCNF_1_latch[77] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[77] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[77]
    input  pin STATCNF_1_latch[77]/I1
    instance   STATCNF_1_latch[77] (cell SB_LUT4)
    output pin STATCNF_1_latch[77]/O
    net        STATCNF_c[77]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[76]
61) instance STATCNF_1_latch[76] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[76] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[76]
    input  pin STATCNF_1_latch[76]/I1
    instance   STATCNF_1_latch[76] (cell SB_LUT4)
    output pin STATCNF_1_latch[76]/O
    net        STATCNF_c[76]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[75]
62) instance STATCNF_1_latch[75] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[75] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[75]
    input  pin STATCNF_1_latch[75]/I1
    instance   STATCNF_1_latch[75] (cell SB_LUT4)
    output pin STATCNF_1_latch[75]/O
    net        STATCNF_c[75]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[74]
63) instance STATCNF_1_latch[74] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[74] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[74]
    input  pin STATCNF_1_latch[74]/I1
    instance   STATCNF_1_latch[74] (cell SB_LUT4)
    output pin STATCNF_1_latch[74]/O
    net        STATCNF_c[74]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[73]
64) instance STATCNF_1_latch[73] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[73] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[73]
    input  pin STATCNF_1_latch[73]/I1
    instance   STATCNF_1_latch[73] (cell SB_LUT4)
    output pin STATCNF_1_latch[73]/O
    net        STATCNF_c[73]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[72]
65) instance STATCNF_1_latch[72] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[72] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[72]
    input  pin STATCNF_1_latch[72]/I1
    instance   STATCNF_1_latch[72] (cell SB_LUT4)
    output pin STATCNF_1_latch[72]/O
    net        STATCNF_c[72]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[71]
66) instance STATCNF_1_latch[71] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[71] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[71]
    input  pin STATCNF_1_latch[71]/I1
    instance   STATCNF_1_latch[71] (cell SB_LUT4)
    output pin STATCNF_1_latch[71]/O
    net        STATCNF_c[71]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[70]
67) instance STATCNF_1_latch[70] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[70] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[70]
    input  pin STATCNF_1_latch[70]/I1
    instance   STATCNF_1_latch[70] (cell SB_LUT4)
    output pin STATCNF_1_latch[70]/O
    net        STATCNF_c[70]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[11]
68) instance DYNCNF_1_latch[11] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[11]
    input  pin DYNCNF_1_latch[11]/I1
    instance   DYNCNF_1_latch[11] (cell SB_LUT4)
    output pin DYNCNF_1_latch[11]/O
    net        DYNCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[10]
69) instance DYNCNF_1_latch[10] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[10]
    input  pin DYNCNF_1_latch[10]/I1
    instance   DYNCNF_1_latch[10] (cell SB_LUT4)
    output pin DYNCNF_1_latch[10]/O
    net        DYNCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[9]
70) instance DYNCNF_1_latch[9] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[9]
    input  pin DYNCNF_1_latch[9]/I1
    instance   DYNCNF_1_latch[9] (cell SB_LUT4)
    output pin DYNCNF_1_latch[9]/O
    net        DYNCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[8]
71) instance DYNCNF_1_latch[8] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[8]
    input  pin DYNCNF_1_latch[8]/I1
    instance   DYNCNF_1_latch[8] (cell SB_LUT4)
    output pin DYNCNF_1_latch[8]/O
    net        DYNCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[87]
72) instance STATCNF_1_latch[87] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[87] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[87]
    input  pin STATCNF_1_latch[87]/I1
    instance   STATCNF_1_latch[87] (cell SB_LUT4)
    output pin STATCNF_1_latch[87]/O
    net        STATCNF_c[87]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[86]
73) instance STATCNF_1_latch[86] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[86] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[86]
    input  pin STATCNF_1_latch[86]/I1
    instance   STATCNF_1_latch[86] (cell SB_LUT4)
    output pin STATCNF_1_latch[86]/O
    net        STATCNF_c[86]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[85]
74) instance STATCNF_1_latch[85] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[85] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[85]
    input  pin STATCNF_1_latch[85]/I1
    instance   STATCNF_1_latch[85] (cell SB_LUT4)
    output pin STATCNF_1_latch[85]/O
    net        STATCNF_c[85]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[29]
75) instance STATCNF_1_latch[29] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[29] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[29]
    input  pin STATCNF_1_latch[29]/I1
    instance   STATCNF_1_latch[29] (cell SB_LUT4)
    output pin STATCNF_1_latch[29]/O
    net        STATCNF_c[29]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[28]
76) instance STATCNF_1_latch[28] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[28] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[28]
    input  pin STATCNF_1_latch[28]/I1
    instance   STATCNF_1_latch[28] (cell SB_LUT4)
    output pin STATCNF_1_latch[28]/O
    net        STATCNF_c[28]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[27]
77) instance STATCNF_1_latch[27] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[27] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[27]
    input  pin STATCNF_1_latch[27]/I1
    instance   STATCNF_1_latch[27] (cell SB_LUT4)
    output pin STATCNF_1_latch[27]/O
    net        STATCNF_c[27]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[26]
78) instance STATCNF_1_latch[26] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[26] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[26]
    input  pin STATCNF_1_latch[26]/I1
    instance   STATCNF_1_latch[26] (cell SB_LUT4)
    output pin STATCNF_1_latch[26]/O
    net        STATCNF_c[26]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[25]
79) instance STATCNF_1_latch[25] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[25] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[25]
    input  pin STATCNF_1_latch[25]/I1
    instance   STATCNF_1_latch[25] (cell SB_LUT4)
    output pin STATCNF_1_latch[25]/O
    net        STATCNF_c[25]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[24]
80) instance STATCNF_1_latch[24] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[24] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[24]
    input  pin STATCNF_1_latch[24]/I1
    instance   STATCNF_1_latch[24] (cell SB_LUT4)
    output pin STATCNF_1_latch[24]/O
    net        STATCNF_c[24]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[22]
81) instance STATCNF_1_latch[22] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[22] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[22]
    input  pin STATCNF_1_latch[22]/I1
    instance   STATCNF_1_latch[22] (cell SB_LUT4)
    output pin STATCNF_1_latch[22]/O
    net        STATCNF_c[22]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[21]
82) instance STATCNF_1_latch[21] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[21] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[21]
    input  pin STATCNF_1_latch[21]/I1
    instance   STATCNF_1_latch[21] (cell SB_LUT4)
    output pin STATCNF_1_latch[21]/O
    net        STATCNF_c[21]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[20]
83) instance STATCNF_1_latch[20] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[20] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[20]
    input  pin STATCNF_1_latch[20]/I1
    instance   STATCNF_1_latch[20] (cell SB_LUT4)
    output pin STATCNF_1_latch[20]/O
    net        STATCNF_c[20]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[19]
84) instance STATCNF_1_latch[19] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[19] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[19]
    input  pin STATCNF_1_latch[19]/I1
    instance   STATCNF_1_latch[19] (cell SB_LUT4)
    output pin STATCNF_1_latch[19]/O
    net        STATCNF_c[19]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[18]
85) instance STATCNF_1_latch[18] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[18] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[18]
    input  pin STATCNF_1_latch[18]/I1
    instance   STATCNF_1_latch[18] (cell SB_LUT4)
    output pin STATCNF_1_latch[18]/O
    net        STATCNF_c[18]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[17]
86) instance STATCNF_1_latch[17] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[17] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[17]
    input  pin STATCNF_1_latch[17]/I1
    instance   STATCNF_1_latch[17] (cell SB_LUT4)
    output pin STATCNF_1_latch[17]/O
    net        STATCNF_c[17]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[16]
87) instance STATCNF_1_latch[16] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[16] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[16]
    input  pin STATCNF_1_latch[16]/I1
    instance   STATCNF_1_latch[16] (cell SB_LUT4)
    output pin STATCNF_1_latch[16]/O
    net        STATCNF_c[16]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[13]
88) instance DYNCNF_1_latch[13] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[13]
    input  pin DYNCNF_1_latch[13]/I1
    instance   DYNCNF_1_latch[13] (cell SB_LUT4)
    output pin DYNCNF_1_latch[13]/O
    net        DYNCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[12]
89) instance DYNCNF_1_latch[12] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[12] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[12]
    input  pin DYNCNF_1_latch[12]/I1
    instance   DYNCNF_1_latch[12] (cell SB_LUT4)
    output pin DYNCNF_1_latch[12]/O
    net        DYNCNF_c[12]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[11]
90) instance STATCNF_1_latch[11] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[11]
    input  pin STATCNF_1_latch[11]/I1
    instance   STATCNF_1_latch[11] (cell SB_LUT4)
    output pin STATCNF_1_latch[11]/O
    net        STATCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[1]
91) instance STATCNF_1_latch[1] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[1]
    input  pin STATCNF_1_latch[1]/I1
    instance   STATCNF_1_latch[1] (cell SB_LUT4)
    output pin STATCNF_1_latch[1]/O
    net        STATCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[0]
92) instance STATCNF_1_latch[0] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[0]
    input  pin STATCNF_1_latch[0]/I1
    instance   STATCNF_1_latch[0] (cell SB_LUT4)
    output pin STATCNF_1_latch[0]/O
    net        STATCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[43]
93) instance STATCNF_1_latch[43] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[43] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[43]
    input  pin STATCNF_1_latch[43]/I1
    instance   STATCNF_1_latch[43] (cell SB_LUT4)
    output pin STATCNF_1_latch[43]/O
    net        STATCNF_c[43]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[42]
94) instance STATCNF_1_latch[42] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[42] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[42]
    input  pin STATCNF_1_latch[42]/I1
    instance   STATCNF_1_latch[42] (cell SB_LUT4)
    output pin STATCNF_1_latch[42]/O
    net        STATCNF_c[42]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[41]
95) instance STATCNF_1_latch[41] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[41] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[41]
    input  pin STATCNF_1_latch[41]/I1
    instance   STATCNF_1_latch[41] (cell SB_LUT4)
    output pin STATCNF_1_latch[41]/O
    net        STATCNF_c[41]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[40]
96) instance STATCNF_1_latch[40] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[40] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[40]
    input  pin STATCNF_1_latch[40]/I1
    instance   STATCNF_1_latch[40] (cell SB_LUT4)
    output pin STATCNF_1_latch[40]/O
    net        STATCNF_c[40]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[39]
97) instance STATCNF_1_latch[39] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[39] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[39]
    input  pin STATCNF_1_latch[39]/I1
    instance   STATCNF_1_latch[39] (cell SB_LUT4)
    output pin STATCNF_1_latch[39]/O
    net        STATCNF_c[39]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[38]
98) instance STATCNF_1_latch[38] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[38] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[38]
    input  pin STATCNF_1_latch[38]/I1
    instance   STATCNF_1_latch[38] (cell SB_LUT4)
    output pin STATCNF_1_latch[38]/O
    net        STATCNF_c[38]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[36]
99) instance STATCNF_1_latch[36] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[36] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[36]
    input  pin STATCNF_1_latch[36]/I1
    instance   STATCNF_1_latch[36] (cell SB_LUT4)
    output pin STATCNF_1_latch[36]/O
    net        STATCNF_c[36]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[35]
100) instance STATCNF_1_latch[35] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[35] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[35]
    input  pin STATCNF_1_latch[35]/I1
    instance   STATCNF_1_latch[35] (cell SB_LUT4)
    output pin STATCNF_1_latch[35]/O
    net        STATCNF_c[35]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[34]
101) instance STATCNF_1_latch[34] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[34] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[32]
102) instance STATCNF_1_latch[32] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[32] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[31]
103) instance STATCNF_1_latch[31] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[31] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[12]
104) instance STATCNF_1_latch[12] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[12] (in view: work.config_register_latched_dec(verilog))
End of loops
@W: MT453 |clock period is too long for clock config_register_latched_dec|CLK, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               104        STATSR[86]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 146MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Warning: Found 104 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[4]
1) instance DYNSR_RNIGH4R[4] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[4]
    input  pin DYNSR_RNIGH4R[4]/I1
    instance   DYNSR_RNIGH4R[4] (cell SB_LUT4)
    output pin DYNSR_RNIGH4R[4]/O
    net        DYNCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[5]
2) instance DYNSR_RNIHI4R[5] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[5]
    input  pin DYNSR_RNIHI4R[5]/I1
    instance   DYNSR_RNIHI4R[5] (cell SB_LUT4)
    output pin DYNSR_RNIHI4R[5]/O
    net        DYNCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[6]
3) instance DYNSR_RNIIJ4R[6] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[6]
    input  pin DYNSR_RNIIJ4R[6]/I1
    instance   DYNSR_RNIIJ4R[6] (cell SB_LUT4)
    output pin DYNSR_RNIIJ4R[6]/O
    net        DYNCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[3]
4) instance DYNSR_RNIFG4R[3] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[3]
    input  pin DYNSR_RNIFG4R[3]/I1
    instance   DYNSR_RNIFG4R[3] (cell SB_LUT4)
    output pin DYNSR_RNIFG4R[3]/O
    net        DYNCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[7]
5) instance DYNSR_RNIJK4R[7] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[7]
    input  pin DYNSR_RNIJK4R[7]/I1
    instance   DYNSR_RNIJK4R[7] (cell SB_LUT4)
    output pin DYNSR_RNIJK4R[7]/O
    net        DYNCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[2]
6) instance DYNSR_RNIEF4R[2] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[2]
    input  pin DYNSR_RNIEF4R[2]/I1
    instance   DYNSR_RNIEF4R[2] (cell SB_LUT4)
    output pin DYNSR_RNIEF4R[2]/O
    net        DYNCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[0]
7) instance DYNSR_RNICD4R[0] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[0]
    input  pin DYNSR_RNICD4R[0]/I1
    instance   DYNSR_RNICD4R[0] (cell SB_LUT4)
    output pin DYNSR_RNICD4R[0]/O
    net        DYNCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[1]
8) instance DYNSR_RNIDE4R[1] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[1]
    input  pin DYNSR_RNIDE4R[1]/I1
    instance   DYNSR_RNIDE4R[1] (cell SB_LUT4)
    output pin DYNSR_RNIDE4R[1]/O
    net        DYNCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[30]
9) instance STATSR_RNIG9V51[30] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[30] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[30]
    input  pin STATSR_RNIG9V51[30]/I1
    instance   STATSR_RNIG9V51[30] (cell SB_LUT4)
    output pin STATSR_RNIG9V51[30]/O
    net        STATCNF_c[30]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[23]
10) instance STATSR_RNIIAU51[23] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[23] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[23]
    input  pin STATSR_RNIIAU51[23]/I1
    instance   STATSR_RNIIAU51[23] (cell SB_LUT4)
    output pin STATSR_RNIIAU51[23]/O
    net        STATCNF_c[23]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[15]
11) instance STATSR_RNIJAT51[15] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[15]
    input  pin STATSR_RNIJAT51[15]/I1
    instance   STATSR_RNIJAT51[15] (cell SB_LUT4)
    output pin STATSR_RNIJAT51[15]/O
    net        STATCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[14]
12) instance STATSR_RNII9T51[14] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[14]
    input  pin STATSR_RNII9T51[14]/I1
    instance   STATSR_RNII9T51[14] (cell SB_LUT4)
    output pin STATSR_RNII9T51[14]/O
    net        STATCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[13]
13) instance STATSR_RNIH8T51[13] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[13]
    input  pin STATSR_RNIH8T51[13]/I1
    instance   STATSR_RNIH8T51[13] (cell SB_LUT4)
    output pin STATSR_RNIH8T51[13]/O
    net        STATCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[10]
14) instance STATSR_RNIE5T51[10] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[10]
    input  pin STATSR_RNIE5T51[10]/I1
    instance   STATSR_RNIE5T51[10] (cell SB_LUT4)
    output pin STATSR_RNIE5T51[10]/O
    net        STATCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[9]
15) instance STATSR_RNI6FHP[9] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[9]
    input  pin STATSR_RNI6FHP[9]/I1
    instance   STATSR_RNI6FHP[9] (cell SB_LUT4)
    output pin STATSR_RNI6FHP[9]/O
    net        STATCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[8]
16) instance STATSR_RNI5EHP[8] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[8]
    input  pin STATSR_RNI5EHP[8]/I1
    instance   STATSR_RNI5EHP[8] (cell SB_LUT4)
    output pin STATSR_RNI5EHP[8]/O
    net        STATCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[7]
17) instance STATSR_RNI4DHP[7] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[7]
    input  pin STATSR_RNI4DHP[7]/I1
    instance   STATSR_RNI4DHP[7] (cell SB_LUT4)
    output pin STATSR_RNI4DHP[7]/O
    net        STATCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[6]
18) instance STATSR_RNI3CHP[6] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[6]
    input  pin STATSR_RNI3CHP[6]/I1
    instance   STATSR_RNI3CHP[6] (cell SB_LUT4)
    output pin STATSR_RNI3CHP[6]/O
    net        STATCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[5]
19) instance STATSR_RNI2BHP[5] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[5]
    input  pin STATSR_RNI2BHP[5]/I1
    instance   STATSR_RNI2BHP[5] (cell SB_LUT4)
    output pin STATSR_RNI2BHP[5]/O
    net        STATCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[4]
20) instance STATSR_RNI1AHP[4] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[4]
    input  pin STATSR_RNI1AHP[4]/I1
    instance   STATSR_RNI1AHP[4] (cell SB_LUT4)
    output pin STATSR_RNI1AHP[4]/O
    net        STATCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[3]
21) instance STATSR_RNI09HP[3] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[3]
    input  pin STATSR_RNI09HP[3]/I1
    instance   STATSR_RNI09HP[3] (cell SB_LUT4)
    output pin STATSR_RNI09HP[3]/O
    net        STATCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[2]
22) instance STATSR_RNIV7HP[2] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[2]
    input  pin STATSR_RNIV7HP[2]/I1
    instance   STATSR_RNIV7HP[2] (cell SB_LUT4)
    output pin STATSR_RNIV7HP[2]/O
    net        STATCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[15]
23) instance DYNSR_RNI21OQ[15] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[15]
    input  pin DYNSR_RNI21OQ[15]/I1
    instance   DYNSR_RNI21OQ[15] (cell SB_LUT4)
    output pin DYNSR_RNI21OQ[15]/O
    net        DYNCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[14]
24) instance DYNSR_RNI10OQ[14] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[14]
    input  pin DYNSR_RNI10OQ[14]/I1
    instance   DYNSR_RNI10OQ[14] (cell SB_LUT4)
    output pin DYNSR_RNI10OQ[14]/O
    net        DYNCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[59]
25) instance STATSR_RNIRM161[59] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[59] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[59]
    input  pin STATSR_RNIRM161[59]/I1
    instance   STATSR_RNIRM161[59] (cell SB_LUT4)
    output pin STATSR_RNIRM161[59]/O
    net        STATCNF_c[59]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[55]
26) instance STATSR_RNINI161[55] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[55] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[55]
    input  pin STATSR_RNINI161[55]/I1
    instance   STATSR_RNINI161[55] (cell SB_LUT4)
    output pin STATSR_RNINI161[55]/O
    net        STATCNF_c[55]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[48]
27) instance STATSR_RNIPJ061[48] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[48] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[48]
    input  pin STATSR_RNIPJ061[48]/I1
    instance   STATSR_RNIPJ061[48] (cell SB_LUT4)
    output pin STATSR_RNIPJ061[48]/O
    net        STATCNF_c[48]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[44]
28) instance STATSR_RNILF061[44] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[44] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[44]
    input  pin STATSR_RNILF061[44]/I1
    instance   STATSR_RNILF061[44] (cell SB_LUT4)
    output pin STATSR_RNILF061[44]/O
    net        STATCNF_c[44]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[37]
29) instance STATSR_RNINGV51[37] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[37] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[37]
    input  pin STATSR_RNINGV51[37]/I1
    instance   STATSR_RNINGV51[37] (cell SB_LUT4)
    output pin STATSR_RNINGV51[37]/O
    net        STATCNF_c[37]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[33]
30) instance STATSR_RNIJCV51[33] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[33] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[33]
    input  pin STATSR_RNIJCV51[33]/I1
    instance   STATSR_RNIJCV51[33] (cell SB_LUT4)
    output pin STATSR_RNIJCV51[33]/O
    net        STATCNF_c[33]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[52]
31) instance STATSR_RNIKF161[52] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[52] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[52]
    input  pin STATSR_RNIKF161[52]/I1
    instance   STATSR_RNIKF161[52] (cell SB_LUT4)
    output pin STATSR_RNIKF161[52]/O
    net        STATCNF_c[52]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[51]
32) instance STATSR_RNIJE161[51] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[51] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[51]
    input  pin STATSR_RNIJE161[51]/I1
    instance   STATSR_RNIJE161[51] (cell SB_LUT4)
    output pin STATSR_RNIJE161[51]/O
    net        STATCNF_c[51]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[50]
33) instance STATSR_RNIID161[50] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[50] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[50]
    input  pin STATSR_RNIID161[50]/I1
    instance   STATSR_RNIID161[50] (cell SB_LUT4)
    output pin STATSR_RNIID161[50]/O
    net        STATCNF_c[50]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[49]
34) instance STATSR_RNIQK061[49] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[49] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[49]
    input  pin STATSR_RNIQK061[49]/I1
    instance   STATSR_RNIQK061[49] (cell SB_LUT4)
    output pin STATSR_RNIQK061[49]/O
    net        STATCNF_c[49]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[47]
35) instance STATSR_RNIOI061[47] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[47] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[47]
    input  pin STATSR_RNIOI061[47]/I1
    instance   STATSR_RNIOI061[47] (cell SB_LUT4)
    output pin STATSR_RNIOI061[47]/O
    net        STATCNF_c[47]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[46]
36) instance STATSR_RNINH061[46] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[46] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[46]
    input  pin STATSR_RNINH061[46]/I1
    instance   STATSR_RNINH061[46] (cell SB_LUT4)
    output pin STATSR_RNINH061[46]/O
    net        STATCNF_c[46]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[45]
37) instance STATSR_RNIMG061[45] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[45] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[45]
    input  pin STATSR_RNIMG061[45]/I1
    instance   STATSR_RNIMG061[45] (cell SB_LUT4)
    output pin STATSR_RNIMG061[45]/O
    net        STATCNF_c[45]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[69]
38) instance STATSR_RNISO261[69] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[69] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[69]
    input  pin STATSR_RNISO261[69]/I1
    instance   STATSR_RNISO261[69] (cell SB_LUT4)
    output pin STATSR_RNISO261[69]/O
    net        STATCNF_c[69]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[68]
39) instance STATSR_RNIRN261[68] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[68] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[68]
    input  pin STATSR_RNIRN261[68]/I1
    instance   STATSR_RNIRN261[68] (cell SB_LUT4)
    output pin STATSR_RNIRN261[68]/O
    net        STATCNF_c[68]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[67]
40) instance STATSR_RNIQM261[67] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[67] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[67]
    input  pin STATSR_RNIQM261[67]/I1
    instance   STATSR_RNIQM261[67] (cell SB_LUT4)
    output pin STATSR_RNIQM261[67]/O
    net        STATCNF_c[67]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[66]
41) instance STATSR_RNIPL261[66] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[66] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[66]
    input  pin STATSR_RNIPL261[66]/I1
    instance   STATSR_RNIPL261[66] (cell SB_LUT4)
    output pin STATSR_RNIPL261[66]/O
    net        STATCNF_c[66]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[65]
42) instance STATSR_RNIOK261[65] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[65] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[65]
    input  pin STATSR_RNIOK261[65]/I1
    instance   STATSR_RNIOK261[65] (cell SB_LUT4)
    output pin STATSR_RNIOK261[65]/O
    net        STATCNF_c[65]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[64]
43) instance STATSR_RNINJ261[64] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[64] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[64]
    input  pin STATSR_RNINJ261[64]/I1
    instance   STATSR_RNINJ261[64] (cell SB_LUT4)
    output pin STATSR_RNINJ261[64]/O
    net        STATCNF_c[64]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[63]
44) instance STATSR_RNIMI261[63] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[63] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[63]
    input  pin STATSR_RNIMI261[63]/I1
    instance   STATSR_RNIMI261[63] (cell SB_LUT4)
    output pin STATSR_RNIMI261[63]/O
    net        STATCNF_c[63]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[62]
45) instance STATSR_RNILH261[62] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[62] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[62]
    input  pin STATSR_RNILH261[62]/I1
    instance   STATSR_RNILH261[62] (cell SB_LUT4)
    output pin STATSR_RNILH261[62]/O
    net        STATCNF_c[62]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[61]
46) instance STATSR_RNIKG261[61] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[61] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[61]
    input  pin STATSR_RNIKG261[61]/I1
    instance   STATSR_RNIKG261[61] (cell SB_LUT4)
    output pin STATSR_RNIKG261[61]/O
    net        STATCNF_c[61]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[60]
47) instance STATSR_RNIJF261[60] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[60] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[60]
    input  pin STATSR_RNIJF261[60]/I1
    instance   STATSR_RNIJF261[60] (cell SB_LUT4)
    output pin STATSR_RNIJF261[60]/O
    net        STATCNF_c[60]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[58]
48) instance STATSR_RNIQL161[58] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[58] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[58]
    input  pin STATSR_RNIQL161[58]/I1
    instance   STATSR_RNIQL161[58] (cell SB_LUT4)
    output pin STATSR_RNIQL161[58]/O
    net        STATCNF_c[58]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[57]
49) instance STATSR_RNIPK161[57] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[57] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[57]
    input  pin STATSR_RNIPK161[57]/I1
    instance   STATSR_RNIPK161[57] (cell SB_LUT4)
    output pin STATSR_RNIPK161[57]/O
    net        STATCNF_c[57]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[56]
50) instance STATSR_RNIOJ161[56] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[56] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[56]
    input  pin STATSR_RNIOJ161[56]/I1
    instance   STATSR_RNIOJ161[56] (cell SB_LUT4)
    output pin STATSR_RNIOJ161[56]/O
    net        STATCNF_c[56]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[54]
51) instance STATSR_RNIMH161[54] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[54] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[54]
    input  pin STATSR_RNIMH161[54]/I1
    instance   STATSR_RNIMH161[54] (cell SB_LUT4)
    output pin STATSR_RNIMH161[54]/O
    net        STATCNF_c[54]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[53]
52) instance STATSR_RNILG161[53] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[53] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[53]
    input  pin STATSR_RNILG161[53]/I1
    instance   STATSR_RNILG161[53] (cell SB_LUT4)
    output pin STATSR_RNILG161[53]/O
    net        STATCNF_c[53]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[84]
53) instance STATSR_RNIPN461[84] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[84] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[84]
    input  pin STATSR_RNIPN461[84]/I1
    instance   STATSR_RNIPN461[84] (cell SB_LUT4)
    output pin STATSR_RNIPN461[84]/O
    net        STATCNF_c[84]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[83]
54) instance STATSR_RNIOM461[83] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[83] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[83]
    input  pin STATSR_RNIOM461[83]/I1
    instance   STATSR_RNIOM461[83] (cell SB_LUT4)
    output pin STATSR_RNIOM461[83]/O
    net        STATCNF_c[83]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[82]
55) instance STATSR_RNINL461[82] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[82] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[82]
    input  pin STATSR_RNINL461[82]/I1
    instance   STATSR_RNINL461[82] (cell SB_LUT4)
    output pin STATSR_RNINL461[82]/O
    net        STATCNF_c[82]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[81]
56) instance STATSR_RNIMK461[81] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[81] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[81]
    input  pin STATSR_RNIMK461[81]/I1
    instance   STATSR_RNIMK461[81] (cell SB_LUT4)
    output pin STATSR_RNIMK461[81]/O
    net        STATCNF_c[81]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[80]
57) instance STATSR_RNILJ461[80] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[80] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[80]
    input  pin STATSR_RNILJ461[80]/I1
    instance   STATSR_RNILJ461[80] (cell SB_LUT4)
    output pin STATSR_RNILJ461[80]/O
    net        STATCNF_c[80]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[79]
58) instance STATSR_RNITQ361[79] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[79] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[79]
    input  pin STATSR_RNITQ361[79]/I1
    instance   STATSR_RNITQ361[79] (cell SB_LUT4)
    output pin STATSR_RNITQ361[79]/O
    net        STATCNF_c[79]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[78]
59) instance STATSR_RNISP361[78] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[78] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[78]
    input  pin STATSR_RNISP361[78]/I1
    instance   STATSR_RNISP361[78] (cell SB_LUT4)
    output pin STATSR_RNISP361[78]/O
    net        STATCNF_c[78]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[77]
60) instance STATSR_RNIRO361[77] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[77] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[77]
    input  pin STATSR_RNIRO361[77]/I1
    instance   STATSR_RNIRO361[77] (cell SB_LUT4)
    output pin STATSR_RNIRO361[77]/O
    net        STATCNF_c[77]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[76]
61) instance STATSR_RNIQN361[76] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[76] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[76]
    input  pin STATSR_RNIQN361[76]/I1
    instance   STATSR_RNIQN361[76] (cell SB_LUT4)
    output pin STATSR_RNIQN361[76]/O
    net        STATCNF_c[76]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[75]
62) instance STATSR_RNIPM361[75] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[75] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[75]
    input  pin STATSR_RNIPM361[75]/I1
    instance   STATSR_RNIPM361[75] (cell SB_LUT4)
    output pin STATSR_RNIPM361[75]/O
    net        STATCNF_c[75]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[74]
63) instance STATSR_RNIOL361[74] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[74] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[74]
    input  pin STATSR_RNIOL361[74]/I1
    instance   STATSR_RNIOL361[74] (cell SB_LUT4)
    output pin STATSR_RNIOL361[74]/O
    net        STATCNF_c[74]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[73]
64) instance STATSR_RNINK361[73] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[73] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[73]
    input  pin STATSR_RNINK361[73]/I1
    instance   STATSR_RNINK361[73] (cell SB_LUT4)
    output pin STATSR_RNINK361[73]/O
    net        STATCNF_c[73]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[72]
65) instance STATSR_RNIMJ361[72] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[72] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[72]
    input  pin STATSR_RNIMJ361[72]/I1
    instance   STATSR_RNIMJ361[72] (cell SB_LUT4)
    output pin STATSR_RNIMJ361[72]/O
    net        STATCNF_c[72]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[71]
66) instance STATSR_RNILI361[71] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[71] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[71]
    input  pin STATSR_RNILI361[71]/I1
    instance   STATSR_RNILI361[71] (cell SB_LUT4)
    output pin STATSR_RNILI361[71]/O
    net        STATCNF_c[71]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[70]
67) instance STATSR_RNIKH361[70] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[70] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[70]
    input  pin STATSR_RNIKH361[70]/I1
    instance   STATSR_RNIKH361[70] (cell SB_LUT4)
    output pin STATSR_RNIKH361[70]/O
    net        STATCNF_c[70]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[11]
68) instance DYNSR_RNIUSNQ[11] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[11]
    input  pin DYNSR_RNIUSNQ[11]/I1
    instance   DYNSR_RNIUSNQ[11] (cell SB_LUT4)
    output pin DYNSR_RNIUSNQ[11]/O
    net        DYNCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[10]
69) instance DYNSR_RNITRNQ[10] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[10]
    input  pin DYNSR_RNITRNQ[10]/I1
    instance   DYNSR_RNITRNQ[10] (cell SB_LUT4)
    output pin DYNSR_RNITRNQ[10]/O
    net        DYNCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[9]
70) instance DYNSR_RNILM4R[9] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[9]
    input  pin DYNSR_RNILM4R[9]/I1
    instance   DYNSR_RNILM4R[9] (cell SB_LUT4)
    output pin DYNSR_RNILM4R[9]/O
    net        DYNCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[8]
71) instance DYNSR_RNIKL4R[8] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[8]
    input  pin DYNSR_RNIKL4R[8]/I1
    instance   DYNSR_RNIKL4R[8] (cell SB_LUT4)
    output pin DYNSR_RNIKL4R[8]/O
    net        DYNCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[87]
72) instance STATSR_RNISQ4M[87] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[87] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[87]
    input  pin STATSR_RNISQ4M[87]/I1
    instance   STATSR_RNISQ4M[87] (cell SB_LUT4)
    output pin STATSR_RNISQ4M[87]/O
    net        STATCNF_c[87]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[86]
73) instance STATSR_RNIRP4M[86] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[86] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[86]
    input  pin STATSR_RNIRP4M[86]/I1
    instance   STATSR_RNIRP4M[86] (cell SB_LUT4)
    output pin STATSR_RNIRP4M[86]/O
    net        STATCNF_c[86]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[85]
74) instance STATSR_RNIQO461[85] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[85] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[85]
    input  pin STATSR_RNIQO461[85]/I1
    instance   STATSR_RNIQO461[85] (cell SB_LUT4)
    output pin STATSR_RNIQO461[85]/O
    net        STATCNF_c[85]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[29]
75) instance STATSR_RNIOGU51[29] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[29] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[29]
    input  pin STATSR_RNIOGU51[29]/I1
    instance   STATSR_RNIOGU51[29] (cell SB_LUT4)
    output pin STATSR_RNIOGU51[29]/O
    net        STATCNF_c[29]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[28]
76) instance STATSR_RNINFU51[28] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[28] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[28]
    input  pin STATSR_RNINFU51[28]/I1
    instance   STATSR_RNINFU51[28] (cell SB_LUT4)
    output pin STATSR_RNINFU51[28]/O
    net        STATCNF_c[28]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[27]
77) instance STATSR_RNIMEU51[27] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[27] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[27]
    input  pin STATSR_RNIMEU51[27]/I1
    instance   STATSR_RNIMEU51[27] (cell SB_LUT4)
    output pin STATSR_RNIMEU51[27]/O
    net        STATCNF_c[27]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[26]
78) instance STATSR_RNILDU51[26] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[26] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[26]
    input  pin STATSR_RNILDU51[26]/I1
    instance   STATSR_RNILDU51[26] (cell SB_LUT4)
    output pin STATSR_RNILDU51[26]/O
    net        STATCNF_c[26]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[25]
79) instance STATSR_RNIKCU51[25] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[25] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[25]
    input  pin STATSR_RNIKCU51[25]/I1
    instance   STATSR_RNIKCU51[25] (cell SB_LUT4)
    output pin STATSR_RNIKCU51[25]/O
    net        STATCNF_c[25]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[24]
80) instance STATSR_RNIJBU51[24] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[24] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[24]
    input  pin STATSR_RNIJBU51[24]/I1
    instance   STATSR_RNIJBU51[24] (cell SB_LUT4)
    output pin STATSR_RNIJBU51[24]/O
    net        STATCNF_c[24]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[22]
81) instance STATSR_RNIH9U51[22] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[22] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[22]
    input  pin STATSR_RNIH9U51[22]/I1
    instance   STATSR_RNIH9U51[22] (cell SB_LUT4)
    output pin STATSR_RNIH9U51[22]/O
    net        STATCNF_c[22]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[21]
82) instance STATSR_RNIG8U51[21] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[21] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[21]
    input  pin STATSR_RNIG8U51[21]/I1
    instance   STATSR_RNIG8U51[21] (cell SB_LUT4)
    output pin STATSR_RNIG8U51[21]/O
    net        STATCNF_c[21]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[20]
83) instance STATSR_RNIF7U51[20] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[20] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[20]
    input  pin STATSR_RNIF7U51[20]/I1
    instance   STATSR_RNIF7U51[20] (cell SB_LUT4)
    output pin STATSR_RNIF7U51[20]/O
    net        STATCNF_c[20]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[19]
84) instance STATSR_RNINET51[19] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[19] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[19]
    input  pin STATSR_RNINET51[19]/I1
    instance   STATSR_RNINET51[19] (cell SB_LUT4)
    output pin STATSR_RNINET51[19]/O
    net        STATCNF_c[19]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[18]
85) instance STATSR_RNIMDT51[18] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[18] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[18]
    input  pin STATSR_RNIMDT51[18]/I1
    instance   STATSR_RNIMDT51[18] (cell SB_LUT4)
    output pin STATSR_RNIMDT51[18]/O
    net        STATCNF_c[18]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[17]
86) instance STATSR_RNILCT51[17] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[17] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[17]
    input  pin STATSR_RNILCT51[17]/I1
    instance   STATSR_RNILCT51[17] (cell SB_LUT4)
    output pin STATSR_RNILCT51[17]/O
    net        STATCNF_c[17]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[16]
87) instance STATSR_RNIKBT51[16] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[16] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[16]
    input  pin STATSR_RNIKBT51[16]/I1
    instance   STATSR_RNIKBT51[16] (cell SB_LUT4)
    output pin STATSR_RNIKBT51[16]/O
    net        STATCNF_c[16]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[13]
88) instance DYNSR_RNI0VNQ[13] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[13]
    input  pin DYNSR_RNI0VNQ[13]/I1
    instance   DYNSR_RNI0VNQ[13] (cell SB_LUT4)
    output pin DYNSR_RNI0VNQ[13]/O
    net        DYNCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[12]
89) instance DYNSR_RNIVTNQ[12] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[12] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[12]
    input  pin DYNSR_RNIVTNQ[12]/I1
    instance   DYNSR_RNIVTNQ[12] (cell SB_LUT4)
    output pin DYNSR_RNIVTNQ[12]/O
    net        DYNCNF_c[12]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[11]
90) instance STATSR_RNIF6T51[11] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[11]
    input  pin STATSR_RNIF6T51[11]/I1
    instance   STATSR_RNIF6T51[11] (cell SB_LUT4)
    output pin STATSR_RNIF6T51[11]/O
    net        STATCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[1]
91) instance STATSR_RNIU6HP[1] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[1]
    input  pin STATSR_RNIU6HP[1]/I1
    instance   STATSR_RNIU6HP[1] (cell SB_LUT4)
    output pin STATSR_RNIU6HP[1]/O
    net        STATCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[0]
92) instance STATSR_RNIT5HP[0] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[0]
    input  pin STATSR_RNIT5HP[0]/I1
    instance   STATSR_RNIT5HP[0] (cell SB_LUT4)
    output pin STATSR_RNIT5HP[0]/O
    net        STATCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[43]
93) instance STATSR_RNIKE061[43] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[43] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[43]
    input  pin STATSR_RNIKE061[43]/I1
    instance   STATSR_RNIKE061[43] (cell SB_LUT4)
    output pin STATSR_RNIKE061[43]/O
    net        STATCNF_c[43]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[42]
94) instance STATSR_RNIJD061[42] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[42] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[42]
    input  pin STATSR_RNIJD061[42]/I1
    instance   STATSR_RNIJD061[42] (cell SB_LUT4)
    output pin STATSR_RNIJD061[42]/O
    net        STATCNF_c[42]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[41]
95) instance STATSR_RNIIC061[41] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[41] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[41]
    input  pin STATSR_RNIIC061[41]/I1
    instance   STATSR_RNIIC061[41] (cell SB_LUT4)
    output pin STATSR_RNIIC061[41]/O
    net        STATCNF_c[41]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[40]
96) instance STATSR_RNIHB061[40] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[40] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[40]
    input  pin STATSR_RNIHB061[40]/I1
    instance   STATSR_RNIHB061[40] (cell SB_LUT4)
    output pin STATSR_RNIHB061[40]/O
    net        STATCNF_c[40]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[39]
97) instance STATSR_RNIPIV51[39] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[39] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[39]
    input  pin STATSR_RNIPIV51[39]/I1
    instance   STATSR_RNIPIV51[39] (cell SB_LUT4)
    output pin STATSR_RNIPIV51[39]/O
    net        STATCNF_c[39]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[38]
98) instance STATSR_RNIOHV51[38] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[38] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[38]
    input  pin STATSR_RNIOHV51[38]/I1
    instance   STATSR_RNIOHV51[38] (cell SB_LUT4)
    output pin STATSR_RNIOHV51[38]/O
    net        STATCNF_c[38]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[36]
99) instance STATSR_RNIMFV51[36] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[36] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[36]
    input  pin STATSR_RNIMFV51[36]/I1
    instance   STATSR_RNIMFV51[36] (cell SB_LUT4)
    output pin STATSR_RNIMFV51[36]/O
    net        STATCNF_c[36]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[35]
100) instance STATSR_RNILEV51[35] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[35] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[35]
    input  pin STATSR_RNILEV51[35]/I1
    instance   STATSR_RNILEV51[35] (cell SB_LUT4)
    output pin STATSR_RNILEV51[35]/O
    net        STATCNF_c[35]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[34]
101) instance STATSR_RNIKDV51[34] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[34] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[32]
102) instance STATSR_RNIIBV51[32] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[32] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[31]
103) instance STATSR_RNIHAV51[31] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[31] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[12]
104) instance STATSR_RNIG7T51[12] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[12] (in view: work.config_register_latched_dec(verilog))
End of loops
@W: MT420 |Found inferred clock config_register_latched_dec|CLK with period 2.99ns. Please declare a user-defined clock on object "p:CLK"
@W: MT420 |Found inferred clock config_register_latched_dec|SEL with period 1000.00ns. Please declare a user-defined clock on object "p:SEL"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 08:53:18 2025
#


Top view:               config_register_latched_dec
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
config_register_latched_dec|SEL     1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
=========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK  config_register_latched_dec|CLK  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: config_register_latched_dec|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                                              Arrival           
Instance     Reference                           Type         Pin     Net          Time        Slack 
             Clock                                                                                   
-----------------------------------------------------------------------------------------------------
DYNSR[0]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
DYNSR[1]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
DYNSR[2]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
DYNSR[3]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
DYNSR[4]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
DYNSR[5]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
DYNSR[6]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
DYNSR[7]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
DYNSR[8]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
DYNSR[9]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
=====================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                           Type         Pin     Net          Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
DYNSR[1]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[0]     2.836        -0.528
DYNSR[2]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[1]     2.836        -0.528
DYNSR[3]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[2]     2.836        -0.528
DYNSR[4]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[3]     2.836        -0.528
DYNSR[5]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[4]     2.836        -0.528
DYNSR[6]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[5]     2.836        -0.528
DYNSR[7]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[6]     2.836        -0.528
DYNSR[8]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[7]     2.836        -0.528
DYNSR[9]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[8]     2.836        -0.528
DYNSR[10]     config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[9]     2.836        -0.528
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[0] / Q
    Ending point:                            DYNSR[1] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[0]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]           Net          -        -       2.568     -           2         
DYNSR[1]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[1] / Q
    Ending point:                            DYNSR[2] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[1]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]           Net          -        -       2.568     -           2         
DYNSR[2]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[2] / Q
    Ending point:                            DYNSR[3] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[2]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]           Net          -        -       2.568     -           2         
DYNSR[3]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[3] / Q
    Ending point:                            DYNSR[4] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[3]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]           Net          -        -       2.568     -           2         
DYNSR[4]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[4] / Q
    Ending point:                            DYNSR[5] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[4]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]           Net          -        -       2.568     -           2         
DYNSR[5]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

---------------------------------------
Resource Usage Report for config_register_latched_dec 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
SB_LUT4         273 uses

I/O ports: 258
I/O primitives: 258
SB_GB_IO       1 use
SB_IO          257 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   config_register_latched_dec|SEL: 1
   config_register_latched_dec|CLK: 1

@S |Mapping Summary:
Total  LUTs: 273 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 273 = 273 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 146MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime
# Tue Apr 01 08:53:18 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: config_register_latched_dec

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\config_register_latched_dec_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\config_register_latched_dec_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	273
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	257
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 258
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 258
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name config_register_latched_dec
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:03:36 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":62:29:62:60|Removing instance config_register_latched_dec_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:10:53:22|Removing instance FSM_TEST_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:9:42:20|Removing instance top_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Input CLK is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":7:1:7:5|Input RST_N is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:03:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:03:37 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:03:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:03:38 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 09:03:39 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:03:39 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 09:03:39 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 09:03:42 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:03:42 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 15
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:05:09 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":62:29:62:60|Removing instance config_register_latched_dec_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:10:53:22|Removing instance FSM_TEST_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:9:42:20|Removing instance top_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Input CLK is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":7:1:7:5|Input RST_N is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:05:10 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:05:10 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:05:10 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:05:11 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 09:05:11 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:05:14 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 09:05:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 09:05:17 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:05:17 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for RST_N, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 15
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:RST_N, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:06:39 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":62:29:62:60|Removing instance config_register_latched_dec_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:10:53:22|Removing instance FSM_TEST_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:9:42:20|Removing instance top_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Input CLK is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":7:1:7:5|Input RST_N is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:06:39 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:06:40 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:06:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:06:41 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 09:06:41 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:06:41 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 09:06:42 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 09:06:44 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:06:44 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for RST_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 1.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 15
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:CLK, when loading IO constraint.
Ignore unconnected port:RST_N, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:10:52 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":38:22:38:27|Removing wire DYNCNF, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":39:23:39:29|Removing wire STATCNF, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:10:53:22|Removing instance FSM_TEST_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:9:42:20|Removing instance top_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Input CLK is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":7:1:7:5|Input RST_N is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:10:52 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:10:54 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:10:54 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:10:55 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 09:10:55 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:10:57 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 09:10:57 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 09:11:00 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 6
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:11:00 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
pr_PLL_test_Implmnt: newer file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for RST_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 2.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 15
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:CLK, when loading IO constraint.
Ignore unconnected port:RST_N, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:14:23 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:22:36:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":37:23:37:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":39:22:39:27|Removing wire DYNCNF, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":40:23:40:29|Removing wire STATCNF, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:14:24 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:14:25 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:14:25 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:14:26 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 09:14:26 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance SEL (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance MOSI (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                      Clock                     Clock
Clock                                   Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     202.9 MHz     4.929         derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBALB_derived_clock     202.9 MHz     4.929         derived (from top|CLK)     Autoconstr_clkgroup_0     20   
top|CLK                                 50.7 MHz      19.715        inferred                   Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:14:28 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 09:14:28 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  42 /        19
   2		0h:00m:00s		    -1.56ns		  42 /        19
   3		0h:00m:00s		    -1.56ns		  42 /        19

   4		0h:00m:00s		    -1.56ns		  43 /        19


@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALA_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 instances converted, 19 sequential instances remain driven by gated/generated clocks

============================================================================================================= Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       19         FSM_TEST_inst.counter_idle[4]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.21ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.21ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 09:14:31 2025
#


Top view:               top
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock     138.7 MHz     117.9 MHz     7.211         8.484         -1.273      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 138.7 MHz     NA            7.211         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       -1.273
FSM_TEST_inst.counter_din[2]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[2]       0.796       -1.200
FSM_TEST_inst.counter_din[3]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[3]       0.796       -1.169
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[0]     0.796       -1.076
FSM_TEST_inst.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[1]      0.796       0.532 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.553 
FSM_TEST_inst.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[0]      0.796       0.564 
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       0.564 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.605 
FSM_TEST_inst.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[2]      0.796       0.605 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                            Required           
Instance                           Reference                               Type         Pin     Net                    Time         Slack 
                                   Clock                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       i10_mux_i              7.056        -1.273
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_25                   7.056        0.532 
FSM_TEST_inst.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]     7.056        0.553 
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[3]     7.056        0.553 
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.986       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.356       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.822       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.329       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                           Net         -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.913       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.284       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.749       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.256       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                           Net         -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.882       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.253       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.718       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.225       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.380 is 2.532(30.2%) logic and 5.848(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.current_state[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[0]           SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                         Net         -        -       1.599     -           8         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.465     2.860       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.789       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.625       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.132       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.287 is 2.439(29.4%) logic and 5.848(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[1]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_0_2                                   Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      O        Out     0.589     5.017       -         
N_25                                     Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[0]           SB_DFFR      D        In      -         6.524       -         
=======================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        10 uses
SB_DFFER        12 uses
SB_DFFR         7 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             2 uses
SB_LUT4         34 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 19

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:14:31 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	37/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_pll_c_THRU_LUT4_0_LC_35", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.2 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	37/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 554.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 554.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 554.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 248.12 MHz | Target: 554.79 MHz
Clock: top|CLK | Frequency: N/A | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 213
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 213
used logic cells: 37
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 15
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :    20 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     7 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_pll_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:18:32 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:22:36:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":37:23:37:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":39:22:39:27|Removing wire DYNCNF, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":40:23:40:29|Removing wire STATCNF, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:18:34 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:18:34 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:18:34 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:18:35 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 09:18:35 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance SEL (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance MOSI (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.FSM_TEST(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                      Clock                     Clock
Clock                                   Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     202.9 MHz     4.929         derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBALB_derived_clock     202.9 MHz     4.929         derived (from top|CLK)     Autoconstr_clkgroup_0     20   
top|CLK                                 50.7 MHz      19.715        inferred                   Autoconstr_clkgroup_0     0    
==============================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:18:37 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 09:18:37 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  42 /        19
   2		0h:00m:00s		    -1.56ns		  42 /        19
   3		0h:00m:00s		    -1.56ns		  42 /        19

   4		0h:00m:00s		    -1.56ns		  43 /        19


@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALA_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 instances converted, 19 sequential instances remain driven by gated/generated clocks

============================================================================================================= Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       19         FSM_TEST_inst.counter_idle[4]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.21ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.21ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 09:18:40 2025
#


Top view:               top
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock     138.7 MHz     117.9 MHz     7.211         8.484         -1.273      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 138.7 MHz     NA            7.211         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       -1.273
FSM_TEST_inst.counter_din[2]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[2]       0.796       -1.200
FSM_TEST_inst.counter_din[3]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[3]       0.796       -1.169
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[0]     0.796       -1.076
FSM_TEST_inst.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[1]      0.796       0.532 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.553 
FSM_TEST_inst.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[0]      0.796       0.564 
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       0.564 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.605 
FSM_TEST_inst.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[2]      0.796       0.605 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                            Required           
Instance                           Reference                               Type         Pin     Net                    Time         Slack 
                                   Clock                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       i10_mux_i              7.056        -1.273
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_25                   7.056        0.532 
FSM_TEST_inst.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]     7.056        0.553 
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[0]     7.056        0.553 
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[1]     7.056        0.553 
FSM_TEST_inst.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[2]     7.056        0.553 
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[3]     7.056        0.553 
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.986       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.356       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.822       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.329       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                           Net         -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.913       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.284       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.749       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.256       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                           Net         -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.882       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.253       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.718       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.225       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.380 is 2.532(30.2%) logic and 5.848(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.current_state[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[0]           SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                         Net         -        -       1.599     -           8         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.465     2.860       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.789       -         
i16_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.625       -         
i10_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.132       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.287 is 2.439(29.4%) logic and 5.848(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[1]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     3.056       -         
g0_0_2                                   Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      I1       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[0]       SB_LUT4      O        Out     0.589     5.017       -         
N_25                                     Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[0]           SB_DFFR      D        In      -         6.524       -         
=======================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        10 uses
SB_DFFER        12 uses
SB_DFFR         7 uses
SB_GB           1 use
SB_PLL40_2F_CORE  1 use
VCC             2 uses
SB_LUT4         34 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 19

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:18:40 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	37/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_pll_c_THRU_LUT4_0_LC_35", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.6 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	37/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 554.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 554.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 554.79 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 248.12 MHz | Target: 554.79 MHz
Clock: top|CLK | Frequency: N/A | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 213
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 213
used logic cells: 37
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 15
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     9 unrouted : 1 seconds
I1212: Iteration  3 :     7 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_pll_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:31:17 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@E: CG389 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":62:29:62:60|Reference to undefined module config_register_latched_dec
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:31:17 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:31:17 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:31:39 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:31:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:31:40 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:31:40 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:31:42 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 09:31:42 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              16.5 MHz      60.686        derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     118  
top_pll|PLLOUTGLOBALA_derived_clock     16.5 MHz      60.686        derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     16.5 MHz      60.686        derived (from top|CLK)                                 Autoconstr_clkgroup_0     126  
top|CLK                                 4.1 MHz       242.746       inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:31:44 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 09:31:44 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[4] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[5] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[6] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 154 /       132
   2		0h:00m:00s		    -1.56ns		 154 /       132
   3		0h:00m:00s		    -1.56ns		 154 /       132

   4		0h:00m:00s		    -1.56ns		 154 /       132


   5		0h:00m:00s		    -1.56ns		 154 /       132
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_127_i_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 132 clock pin(s) of sequential element(s)
0 instances converted, 132 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       128        config_register_latched_dec_inst.DYNCNF_1[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       4          config_register_latched_dec_inst.DYNSR[3]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.18ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.18ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.18ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 09:31:47 2025
#


Top view:               top
Requested Frequency:    139.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.266

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     139.4 MHz     215.2 MHz     7.176         4.646         2.530       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     139.4 MHz     118.5 MHz     7.176         8.442         -1.266      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 139.4 MHz     NA            7.176         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.176       3.657   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.176       2.530   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.176       3.657   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.176       -1.266  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                  Arrival          
Instance                                      Reference                               Type         Pin     Net          Time        Slack
                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[3]     0.796       2.530
config_register_latched_dec_inst.DYNSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[0]     0.796       2.654
config_register_latched_dec_inst.DYNSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[1]     0.796       2.654
config_register_latched_dec_inst.DYNSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       DYNSR[2]     0.796       2.654
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                        Required          
Instance                                         Reference                               Type         Pin     Net                Time         Slack
                                                 Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNCNF_1_rst_2     7.021        2.530
config_register_latched_dec_inst.DYNCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1_1         7.021        2.654
config_register_latched_dec_inst.DYNCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1           7.021        2.654
config_register_latched_dec_inst.DYNCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       DYNCNF_1_0         7.021        2.654
config_register_latched_dec_inst.DYNSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[0]           7.021        3.657
config_register_latched_dec_inst.DYNSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[1]           7.021        3.657
config_register_latched_dec_inst.DYNSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       DYNSR[2]           7.021        3.657
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.530

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.DYNSR[3] / Q
    Ending point:                            config_register_latched_dec_inst.DYNCNF_1[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.DYNSR[3]             SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]                                              Net          -        -       1.599     -           1         
config_register_latched_dec_inst.DYNSR_RNIA46G[3]     SB_LUT4      I1       In      -         2.395       -         
config_register_latched_dec_inst.DYNSR_RNIA46G[3]     SB_LUT4      O        Out     0.589     2.984       -         
DYNCNF_1_rst_2                                        Net          -        -       1.507     -           2         
config_register_latched_dec_inst.DYNCNF_1[3]          SB_DFFER     D        In      -         4.491       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       -1.266
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       -1.194
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       -1.163
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[6]      0.796       -1.070
FSM_TEST_inst.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[0]       0.796       0.425 
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       N_127_i              0.796       0.425 
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       aux_selection        0.796       0.497 
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       0.497 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.497 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.518 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                              Required           
Instance                                         Reference                               Type         Pin     Net                      Time         Slack 
                                                 Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                   top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_103_0                  7.021        -1.266
config_register_latched_dec_inst.DYNCNF_1[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1_1               7.021        0.425 
config_register_latched_dec_inst.DYNCNF_1[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1                 7.021        0.425 
config_register_latched_dec_inst.DYNCNF_1[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       DYNCNF_1_0               7.021        0.425 
FSM_TEST_inst.counter_din[3]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_83_0                   7.021        0.425 
FSM_TEST_inst.current_state[0]                   top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     7.021        0.497 
FSM_TEST_inst.counter_idle[0]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       7.021        0.518 
FSM_TEST_inst.counter_idle[1]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       7.021        0.518 
FSM_TEST_inst.counter_idle[2]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       7.021        0.518 
FSM_TEST_inst.counter_idle[3]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]       7.021        0.518 
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.287
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.266

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.893       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.263       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.780       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.287       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.442 is 2.594(30.7%) logic and 5.848(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.215
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.194

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.820       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.191       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.708       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.215       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.370 is 2.522(30.1%) logic and 5.848(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.184
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.163

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.789       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.677       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.184       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.339 is 2.491(29.9%) logic and 5.848(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      8.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.070

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[6] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[6]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.465     2.860       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.696       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I2       In      -         6.067       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.517     6.584       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.091       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.246 is 2.398(29.1%) logic and 5.848(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.176
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.021

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.425

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.counter_din_RNIE46N[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.counter_din_RNIE46N[3]     SB_LUT4     O        Out     0.661     3.056       -         
N_106_0                                  Net         -        -       1.371     -           2         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.661     5.089       -         
N_103_0                                  Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         6.596       -         
======================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        67 uses
SB_DFFES        53 uses
SB_DFFR         11 uses
SB_DFFS         1 use
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         144 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   132 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 4
   top_pll|PLLOUTGLOBALB_derived_clock: 128

@S |Mapping Summary:
Total  LUTs: 144 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 144 = 144 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:31:48 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	144
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	122
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	153/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 46.0 (sec)

Final Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	153/7680
    PLBs                        :	34/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 557.10 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 557.10 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 557.10 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 199.85 MHz | Target: 557.10 MHz
Clock: top|CLK | Frequency: N/A | Target: 139.28 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 48.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 445
used logic cells: 153
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 445
used logic cells: 153
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 11
I1209: Started routing
I1223: Total Nets : 171 
I1212: Iteration  1 :    25 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:35:43 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:35:43 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:35:44 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:35:44 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:35:45 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 09:35:46 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              202.9 MHz     4.929         derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     108  
top_pll|PLLOUTGLOBALA_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     126  
top|CLK                                 50.7 MHz      19.715        inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:35:47 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 09:35:49 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 158 /       132
   2		0h:00m:00s		    -1.56ns		 158 /       132
   3		0h:00m:00s		    -1.56ns		 158 /       132

   4		0h:00m:00s		    -1.56ns		 158 /       132


   5		0h:00m:00s		    -1.56ns		 158 /       132
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst.current_state_i[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 132 clock pin(s) of sequential element(s)
0 instances converted, 132 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       128        config_register_latched_dec_inst.STATCNF_1[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       4          config_register_latched_dec_inst.STATSR[3]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.10ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.10ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.10ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 09:35:51 2025
#


Top view:               top
Requested Frequency:    140.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.252

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     140.9 MHz     219.1 MHz     7.097         4.564         2.575       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     140.9 MHz     119.8 MHz     7.097         8.349         -1.252      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 140.9 MHz     NA            7.097         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.097       3.578   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.097       2.575   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.097       2.533   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.097       -1.252  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival          
Instance                                          Reference                               Type         Pin     Net           Time        Slack
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[3]     0.796       2.575
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       2.575
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       2.575
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       2.575
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                     Required          
Instance                                          Reference                               Type         Pin     Net             Time         Slack
                                                  Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_2     6.942        2.575
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1       6.942        2.575
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFS      D       STATCNF_1_1     6.942        2.575
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_0     6.942        2.575
config_register_latched_dec_inst.STATSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]       6.942        3.578
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]       6.942        3.578
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]       6.942        3.578
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.575

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR[3] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[3]            SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[3]                                             Net          -        -       1.599     -           2         
config_register_latched_dec_inst.STATCNF_1_RNO[3]     SB_LUT4      I3       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNO[3]     SB_LUT4      O        Out     0.465     2.860       -         
STATCNF_1_0                                           Net          -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[3]         SB_DFFR      D        In      -         4.367       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       -1.252
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       -1.180
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       -1.149
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[6]      0.796       -1.056
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       SEL_i                0.796       0.346 
FSM_TEST_inst.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[0]       0.796       0.346 
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       0.418 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.418 
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[0]     0.796       0.418 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.439 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                              Required           
Instance                                          Reference                               Type         Pin     Net                      Time         Slack 
                                                  Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_103_0                  6.942        -1.252
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_2              6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1                6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      D       STATCNF_1_1              6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_0              6.942        0.346 
FSM_TEST_inst.counter_din[3]                      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_83_0                   6.942        0.418 
FSM_TEST_inst.current_state[0]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     6.942        0.418 
FSM_TEST_inst.counter_idle[0]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       6.942        0.439 
FSM_TEST_inst.counter_idle[1]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       6.942        0.439 
FSM_TEST_inst.counter_idle[2]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       6.942        0.439 
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.252

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.893       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.263       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.687       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.194       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.349 is 2.501(30.0%) logic and 5.848(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.180

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.820       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.191       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.615       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.122       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.277 is 2.429(29.3%) logic and 5.848(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.149

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.789       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.584       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.091       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.246 is 2.398(29.1%) logic and 5.848(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      7.998
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.056

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[6] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[6]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.465     2.860       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.696       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.067       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.491       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         7.998       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.153 is 2.305(28.3%) logic and 5.848(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.346

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.SEL / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.SEL                                     SB_DFFS     Q        Out     0.796     0.796       -         
SEL_i                                                 Net         -        -       1.599     -           6         
FSM_TEST_inst.SEL_RNIFJDA                             SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.SEL_RNIFJDA                             SB_LUT4     O        Out     0.661     3.056       -         
SEL_RNIFJDA                                           Net         -        -       1.371     -           4         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4     I0       In      -         4.427       -         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4     O        Out     0.661     5.089       -         
STATCNF_1_2                                           Net         -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[0]         SB_DFFR     D        In      -         6.596       -         
===================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        65 uses
SB_DFFES        54 uses
SB_DFFR         11 uses
SB_DFFS         2 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         145 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   132 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 4
   top_pll|PLLOUTGLOBALB_derived_clock: 128

@S |Mapping Summary:
Total  LUTs: 145 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 145 = 145 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:35:51 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	145
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	122
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	153/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 44.6 (sec)

Final Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	153/7680
    PLBs                        :	37/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 563.38 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 563.38 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 563.38 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 204.61 MHz | Target: 563.38 MHz
Clock: top|CLK | Frequency: N/A | Target: 140.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 47.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 419
used logic cells: 153
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 419
used logic cells: 153
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 11
I1209: Started routing
I1223: Total Nets : 171 
I1212: Iteration  1 :    22 unrouted : 2 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:40:11 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:40:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:40:11 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:40:11 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:40:13 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 09:40:13 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              202.9 MHz     4.929         derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     108  
top_pll|PLLOUTGLOBALA_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     126  
top|CLK                                 11.9 MHz      83.824        inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:40:14 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 09:40:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 158 /       132
   2		0h:00m:00s		    -1.56ns		 158 /       132
   3		0h:00m:00s		    -1.56ns		 158 /       132

   4		0h:00m:00s		    -1.56ns		 158 /       132


   5		0h:00m:00s		    -1.56ns		 158 /       132
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst.current_state_i[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 132 clock pin(s) of sequential element(s)
0 instances converted, 132 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       128        config_register_latched_dec_inst.STATCNF_1[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       4          config_register_latched_dec_inst.STATSR[3]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.10ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.10ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.10ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 09:40:17 2025
#


Top view:               top
Requested Frequency:    140.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.252

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     140.9 MHz     219.1 MHz     7.097         4.564         2.575       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     140.9 MHz     119.8 MHz     7.097         8.349         -1.252      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 140.9 MHz     NA            7.097         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.097       3.578   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.097       2.575   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.097       2.533   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.097       -1.252  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival          
Instance                                          Reference                               Type         Pin     Net           Time        Slack
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[3]     0.796       2.575
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       2.575
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       2.575
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       2.575
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                     Required          
Instance                                          Reference                               Type         Pin     Net             Time         Slack
                                                  Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_2     6.942        2.575
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1       6.942        2.575
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFS      D       STATCNF_1_1     6.942        2.575
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_0     6.942        2.575
config_register_latched_dec_inst.STATSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]       6.942        3.578
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]       6.942        3.578
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]       6.942        3.578
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.575

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR[3] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[3]            SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[3]                                             Net          -        -       1.599     -           2         
config_register_latched_dec_inst.STATCNF_1_RNO[3]     SB_LUT4      I3       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNO[3]     SB_LUT4      O        Out     0.465     2.860       -         
STATCNF_1_0                                           Net          -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[3]         SB_DFFR      D        In      -         4.367       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       -1.252
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       -1.180
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       -1.149
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[6]      0.796       -1.056
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       SEL_i                0.796       0.346 
FSM_TEST_inst.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[0]       0.796       0.346 
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       0.418 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.418 
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[0]     0.796       0.418 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.439 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                              Required           
Instance                                          Reference                               Type         Pin     Net                      Time         Slack 
                                                  Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_103_0                  6.942        -1.252
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_2              6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1                6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      D       STATCNF_1_1              6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_0              6.942        0.346 
FSM_TEST_inst.counter_din[3]                      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_83_0                   6.942        0.418 
FSM_TEST_inst.current_state[0]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     6.942        0.418 
FSM_TEST_inst.counter_idle[0]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       6.942        0.439 
FSM_TEST_inst.counter_idle[1]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       6.942        0.439 
FSM_TEST_inst.counter_idle[2]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       6.942        0.439 
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.252

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.893       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.263       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.687       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.194       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.349 is 2.501(30.0%) logic and 5.848(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.180

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.820       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.191       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.615       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.122       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.277 is 2.429(29.3%) logic and 5.848(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.149

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.789       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.584       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.091       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.246 is 2.398(29.1%) logic and 5.848(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      7.998
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.056

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[6] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[6]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.465     2.860       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.696       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.067       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.491       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         7.998       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.153 is 2.305(28.3%) logic and 5.848(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.346

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.SEL / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.SEL                                     SB_DFFS     Q        Out     0.796     0.796       -         
SEL_i                                                 Net         -        -       1.599     -           6         
FSM_TEST_inst.SEL_RNIFJDA                             SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.SEL_RNIFJDA                             SB_LUT4     O        Out     0.661     3.056       -         
SEL_RNIFJDA                                           Net         -        -       1.371     -           4         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4     I0       In      -         4.427       -         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4     O        Out     0.661     5.089       -         
STATCNF_1_2                                           Net         -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[0]         SB_DFFR     D        In      -         6.596       -         
===================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        65 uses
SB_DFFES        54 uses
SB_DFFR         11 uses
SB_DFFS         2 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         145 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   132 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 4
   top_pll|PLLOUTGLOBALB_derived_clock: 128

@S |Mapping Summary:
Total  LUTs: 145 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 145 = 145 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:40:17 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	145
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	122
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	153/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 42.4 (sec)

Final Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	153/7680
    PLBs                        :	37/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 2394.37 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 2394.37 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 2394.37 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 204.61 MHz | Target: 2394.37 MHz
Clock: top|CLK | Frequency: N/A | Target: 140.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 44.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 419
used logic cells: 153
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 419
used logic cells: 153
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 11
I1209: Started routing
I1223: Total Nets : 171 
I1212: Iteration  1 :    22 unrouted : 2 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 09:44:37 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":66:1:66:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":35:22:35:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":36:23:36:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":108:5:108:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":47:5:47:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:44:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:44:37 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:44:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 09:44:39 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 09:44:39 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              202.9 MHz     4.929         derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     108  
top_pll|PLLOUTGLOBALA_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     126  
top|CLK                                 33.8 MHz      29.585        inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:44:41 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 09:44:41 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":130:5:130:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":108:5:108:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 158 /       132
   2		0h:00m:00s		    -1.56ns		 158 /       132
   3		0h:00m:00s		    -1.56ns		 158 /       132

   4		0h:00m:00s		    -1.56ns		 158 /       132


   5		0h:00m:00s		    -1.56ns		 158 /       132
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst.current_state_i[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 132 clock pin(s) of sequential element(s)
0 instances converted, 132 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       128        config_register_latched_dec_inst.STATCNF_1[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       4          config_register_latched_dec_inst.STATSR[3]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.10ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.10ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.10ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 09:44:45 2025
#


Top view:               top
Requested Frequency:    140.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.252

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     140.9 MHz     219.1 MHz     7.097         4.564         2.575       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     140.9 MHz     119.8 MHz     7.097         8.349         -1.252      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 140.9 MHz     NA            7.097         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.097       3.578   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.097       2.575   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.097       2.533   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.097       -1.252  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival          
Instance                                          Reference                               Type         Pin     Net           Time        Slack
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[3]     0.796       2.575
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       2.575
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       2.575
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       2.575
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                     Required          
Instance                                          Reference                               Type         Pin     Net             Time         Slack
                                                  Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_2     6.942        2.575
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1       6.942        2.575
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFS      D       STATCNF_1_1     6.942        2.575
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_0     6.942        2.575
config_register_latched_dec_inst.STATSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]       6.942        3.578
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]       6.942        3.578
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]       6.942        3.578
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.575

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR[3] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[3]            SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[3]                                             Net          -        -       1.599     -           2         
config_register_latched_dec_inst.STATCNF_1_RNO[3]     SB_LUT4      I3       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNO[3]     SB_LUT4      O        Out     0.465     2.860       -         
STATCNF_1_0                                           Net          -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[3]         SB_DFFR      D        In      -         4.367       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       -1.252
FSM_TEST_inst.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       -1.180
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       -1.149
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[6]      0.796       -1.056
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       SEL_i                0.796       0.346 
FSM_TEST_inst.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[0]       0.796       0.346 
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       0.418 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.418 
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[0]     0.796       0.418 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.439 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                              Required           
Instance                                          Reference                               Type         Pin     Net                      Time         Slack 
                                                  Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_103_0                  6.942        -1.252
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_2              6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1                6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      D       STATCNF_1_1              6.942        0.346 
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_0              6.942        0.346 
FSM_TEST_inst.counter_din[3]                      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       N_83_0                   6.942        0.418 
FSM_TEST_inst.current_state[0]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     6.942        0.418 
FSM_TEST_inst.counter_idle[0]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       6.942        0.439 
FSM_TEST_inst.counter_idle[1]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       6.942        0.439 
FSM_TEST_inst.counter_idle[2]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       6.942        0.439 
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.252

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.893       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.263       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.687       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.194       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.349 is 2.501(30.0%) logic and 5.848(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.180

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.589     2.984       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.820       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.191       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.615       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.122       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.277 is 2.429(29.3%) logic and 5.848(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      8.091
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.149

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[3]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[3]                          Net          -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.789       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.584       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         8.091       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.246 is 2.398(29.1%) logic and 5.848(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      7.998
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.056

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_stat[6] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_stat[6]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[6]                          Net          -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_1[1]     SB_LUT4      O        Out     0.465     2.860       -         
current_state_ns_i_a3_0_4[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      I3       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_0[1]     SB_LUT4      O        Out     0.465     4.696       -         
current_state_ns_i_a3_0_5[1]             Net          -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      I3       In      -         6.067       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4      O        Out     0.424     6.491       -         
N_103_0                                  Net          -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR      D        In      -         7.998       -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.153 is 2.305(28.3%) logic and 5.848(71.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.097
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.942

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.346

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.SEL / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.SEL                                     SB_DFFS     Q        Out     0.796     0.796       -         
SEL_i                                                 Net         -        -       1.599     -           6         
FSM_TEST_inst.SEL_RNIFJDA                             SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.SEL_RNIFJDA                             SB_LUT4     O        Out     0.661     3.056       -         
SEL_RNIFJDA                                           Net         -        -       1.371     -           4         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4     I0       In      -         4.427       -         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4     O        Out     0.661     5.089       -         
STATCNF_1_2                                           Net         -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[0]         SB_DFFR     D        In      -         6.596       -         
===================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        65 uses
SB_DFFES        54 uses
SB_DFFR         11 uses
SB_DFFS         2 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         145 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   132 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 4
   top_pll|PLLOUTGLOBALB_derived_clock: 128

@S |Mapping Summary:
Total  LUTs: 145 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 145 = 145 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Tue Apr 01 09:44:45 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	145
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	8
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	122
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	153/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 45.3 (sec)

Final Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	153/7680
    PLBs                        :	37/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 845.07 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 845.07 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 845.07 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 204.61 MHz | Target: 845.07 MHz
Clock: top|CLK | Frequency: N/A | Target: 140.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 47.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 419
used logic cells: 153
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 419
used logic cells: 153
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 11
I1209: Started routing
I1223: Total Nets : 171 
I1212: Iteration  1 :    26 unrouted : 1 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 12:47:45 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":82:1:82:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":28:6:28:17|Removing wire clk_div_freq, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":39:22:39:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":40:23:40:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL156 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":28:6:28:17|*Input clk_div_freq to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":63:5:63:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 12:47:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 12:47:48 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 12:47:48 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 12:47:50 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 12:47:51 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|SEL_derived_clock              202.9 MHz     4.929         derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     108  
top_pll|PLLOUTGLOBALA_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     202.9 MHz     4.929         derived (from top|CLK)                                 Autoconstr_clkgroup_0     130  
top|CLK                                 33.8 MHz      29.585        inferred                                               Autoconstr_clkgroup_0     0    
==========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 12:47:52 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 12:47:52 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":148:5:148:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":126:5:126:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":82:1:82:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.55ns		 161 /       137
   2		0h:00m:00s		    -1.55ns		 161 /       137
   3		0h:00m:00s		    -1.55ns		 161 /       137

   4		0h:00m:00s		    -1.55ns		 162 /       137


@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst.current_state_i[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 137 clock pin(s) of sequential element(s)
0 instances converted, 137 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       133        config_register_latched_dec_inst.STATCNF_1[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       4          config_register_latched_dec_inst.STATSR[3]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.21ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.21ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 7.21ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 12:47:54 2025
#


Top view:               top
Requested Frequency:    138.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.273

                                        Requested     Estimated     Requested     Estimated                 Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                       Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     138.7 MHz     219.1 MHz     7.211         4.564         2.689       derived (from top|CLK)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     138.7 MHz     117.9 MHz     7.211         8.484         -1.273      derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 138.7 MHz     NA            7.211         NA            DCM/PLL     inferred                   Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.211       3.692   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.211       2.689   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  7.211       2.648   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.211       -1.273  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                   Arrival          
Instance                                       Reference                               Type         Pin     Net           Time        Slack
                                               Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       2.689
config_register_latched_dec_inst.STATSR[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       2.689
config_register_latched_dec_inst.STATSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       2.689
config_register_latched_dec_inst.STATSR[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[3]     0.796       2.689
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                     Required          
Instance                                          Reference                               Type         Pin     Net             Time         Slack
                                                  Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_2     7.056        2.689
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1       7.056        2.689
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFS      D       STATCNF_1_1     7.056        2.689
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_0     7.056        2.689
config_register_latched_dec_inst.STATSR[1]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]       7.056        3.692
config_register_latched_dec_inst.STATSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]       7.056        3.692
config_register_latched_dec_inst.STATSR[3]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]       7.056        3.692
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.689

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[0]            SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                             Net          -        -       1.599     -           3         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4      I3       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4      O        Out     0.465     2.860       -         
STATCNF_1_2                                           Net          -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[0]         SB_DFFR      D        In      -         4.367       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                          Arrival           
Instance                           Reference                               Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[1]       0.796       -1.273
FSM_TEST_inst.counter_din[2]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[2]       0.796       -1.200
FSM_TEST_inst.counter_din[3]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       counter_din[3]       0.796       -1.169
FSM_TEST_inst.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[0]     0.796       -1.076
FSM_TEST_inst.SEL                  top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      Q       SEL_i                0.796       0.460 
FSM_TEST_inst.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[1]      0.796       0.532 
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       0.553 
FSM_TEST_inst.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[0]      0.796       0.564 
FSM_TEST_inst.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       0.564 
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_idle[2]      0.796       0.605 
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                              Required           
Instance                                          Reference                               Type         Pin     Net                      Time         Slack 
                                                  Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[1]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       i32_mux_i                7.056        -1.273
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_2              7.056        0.460 
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1                7.056        0.460 
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFS      D       STATCNF_1_1              7.056        0.460 
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       STATCNF_1_0              7.056        0.460 
FSM_TEST_inst.current_state[0]                    top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state_RNO[0]     7.056        0.532 
FSM_TEST_inst.counter_idle[0]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]       7.056        0.553 
FSM_TEST_inst.counter_idle[1]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]       7.056        0.553 
FSM_TEST_inst.counter_idle[2]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]       7.056        0.553 
FSM_TEST_inst.counter_idle[3]                     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]       7.056        0.553 
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.273

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                           Net         -        -       1.599     -           5         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.986       -         
i38_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.356       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.822       -         
i32_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.329       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.484 is 2.636(31.1%) logic and 5.848(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.256
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.200

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                           Net         -        -       1.599     -           4         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.589     2.984       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.355       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.913       -         
i38_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.284       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.749       -         
i32_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.256       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.411 is 2.563(30.5%) logic and 5.848(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                           Net         -        -       1.599     -           3         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.558     2.953       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.324       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.882       -         
i38_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.253       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.718       -         
i32_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.225       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.380 is 2.532(30.2%) logic and 5.848(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      8.132
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst.current_state[0] / Q
    Ending point:                            FSM_TEST_inst.current_state[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
FSM_TEST_inst.current_state[0]           SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                         Net         -        -       1.599     -           27        
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     I3       In      -         2.395       -         
FSM_TEST_inst.current_state_RNO_3[1]     SB_LUT4     O        Out     0.465     2.860       -         
current_state_RNO_3[1]                   Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     I2       In      -         4.231       -         
FSM_TEST_inst.current_state_RNO_2[1]     SB_LUT4     O        Out     0.558     4.789       -         
i38_mux                                  Net         -        -       1.371     -           1         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     I3       In      -         6.160       -         
FSM_TEST_inst.current_state_RNO[1]       SB_LUT4     O        Out     0.465     6.625       -         
i32_mux_i                                Net         -        -       1.507     -           1         
FSM_TEST_inst.current_state[1]           SB_DFFR     D        In      -         8.132       -         
======================================================================================================
Total path delay (propagation time + setup) of 8.287 is 2.439(29.4%) logic and 5.848(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.211
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.056

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.460

    Number of logic level(s):                2
    Starting point:                          FSM_TEST_inst.SEL / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.SEL                                     SB_DFFS     Q        Out     0.796     0.796       -         
SEL_i                                                 Net         -        -       1.599     -           6         
FSM_TEST_inst.SEL_RNIFJDA                             SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.SEL_RNIFJDA                             SB_LUT4     O        Out     0.661     3.056       -         
SEL_RNIFJDA                                           Net         -        -       1.371     -           4         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4     I0       In      -         4.427       -         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4     O        Out     0.661     5.089       -         
STATCNF_1_2                                           Net         -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[0]         SB_DFFR     D        In      -         6.596       -         
===================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        10 uses
SB_DFFER        65 uses
SB_DFFES        54 uses
SB_DFFR         16 uses
SB_DFFS         2 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         153 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   137 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 4
   top_pll|PLLOUTGLOBALB_derived_clock: 133

@S |Mapping Summary:
Total  LUTs: 153 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 153 = 153 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 12:47:54 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
pr_PLL_test_Implmnt: newer file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	153
    Number of DFFs      	:	137
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	161
    Number of DFFs      	:	137
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	127
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	24
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	161/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.6 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 45.3 (sec)

Final Design Statistics
    Number of LUTs      	:	161
    Number of DFFs      	:	137
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	10
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	161/7680
    PLBs                        :	36/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 832.18 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 832.18 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 832.18 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 183.91 MHz | Target: 832.18 MHz
Clock: top|CLK | Frequency: N/A | Target: 138.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 49.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 479
used logic cells: 161
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 479
used logic cells: 161
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 9
I1209: Started routing
I1223: Total Nets : 179 
I1212: Iteration  1 :    25 unrouted : 2 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 12:55:14 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":82:1:82:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":28:6:28:17|Removing wire clk_div_freq, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":39:22:39:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":40:23:40:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":126:5:126:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":63:5:63:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 12:55:15 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 12:55:15 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 12:55:15 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 12:55:16 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 12:55:16 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|CLK_uC_derived_clock           6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
FSM_TEST|SEL_derived_clock              6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     108  
top_pll|PLLOUTGLOBALA_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     131  
top|CLK                                 1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     1    
==========================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":54:1:54:6|Found inferred clock top|CLK which controls 1 sequential elements including FSM_TEST_inst.CLK_uC. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 12:55:17 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 12:55:17 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[2:0] (in view: work.FSM_TEST(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":148:5:148:10|Found counter in view:work.FSM_TEST(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":126:5:126:10|Found counter in view:work.FSM_TEST(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":82:1:82:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":54:1:54:6|Removing sequential instance FSM_TEST_inst.CLK_uC (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":54:1:54:6|Boundary register FSM_TEST_inst.CLK_uC (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   160.73ns		 168 /       138
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst.current_state_i[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock FSM_TEST|SEL_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 138 clock pin(s) of sequential element(s)
0 instances converted, 138 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       134        CLK_uC_ret                                        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_micro_0keep_RNIUDEK       SB_LUT4                4          config_register_latched_dec_inst.STATSR_er[3]     Multiple clocks on instance from nets clk_micro_0_0, clk_pll_0_0                                                              
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock FSM_TEST|CLK_uC_derived_clock with period 1000.00ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 1000.00ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 1000.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 12:55:20 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 989.649

                                        Requested     Estimated     Requested     Estimated                 Clock                                                  Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                                                   Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST|CLK_uC_derived_clock           1.0 MHz       219.1 MHz     1000.000      4.564         995.478     derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALA_derived_clock     1.0 MHz       219.1 MHz     1000.000      4.564         995.478     derived (from top|CLK)                                 Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     1.0 MHz       96.6 MHz      1000.000      10.351        989.649     derived (from top|CLK)                                 Autoconstr_clkgroup_0
top|CLK                                 1.0 MHz       NA            1000.000      NA            DCM/PLL     inferred                                               Autoconstr_clkgroup_0
========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    995.478   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  FSM_TEST|CLK_uC_derived_clock        |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    995.437   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    989.649   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  FSM_TEST|CLK_uC_derived_clock        |  1000.000    995.437   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST|CLK_uC_derived_clock        top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST|CLK_uC_derived_clock        top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    995.478   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST|CLK_uC_derived_clock        FSM_TEST|CLK_uC_derived_clock        |  1000.000    1996.481  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FSM_TEST|CLK_uC_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                             Arrival            
Instance                                          Reference                         Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     FSM_TEST|CLK_uC_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       995.478
config_register_latched_dec_inst.STATSR_er[1]     FSM_TEST|CLK_uC_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       995.478
config_register_latched_dec_inst.STATSR_er[3]     FSM_TEST|CLK_uC_derived_clock     SB_DFFER     Q       STATSR[3]     0.796       995.478
config_register_latched_dec_inst.STATSR_es[2]     FSM_TEST|CLK_uC_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       995.478
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                               Required            
Instance                                          Reference                         Type         Pin     Net             Time         Slack  
                                                  Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     FSM_TEST|CLK_uC_derived_clock     SB_DFFR      D       STATCNF_1       999.845      995.478
config_register_latched_dec_inst.STATCNF_1[1]     FSM_TEST|CLK_uC_derived_clock     SB_DFFR      D       STATCNF_1_0     999.845      995.478
config_register_latched_dec_inst.STATCNF_1[2]     FSM_TEST|CLK_uC_derived_clock     SB_DFFS      D       STATCNF_1_2     999.845      995.478
config_register_latched_dec_inst.STATCNF_1[3]     FSM_TEST|CLK_uC_derived_clock     SB_DFFR      D       STATCNF_1_1     999.845      995.478
config_register_latched_dec_inst.STATSR_er[1]     FSM_TEST|CLK_uC_derived_clock     SB_DFFER     D       STATSR[0]       999.845      996.481
config_register_latched_dec_inst.STATSR_er[3]     FSM_TEST|CLK_uC_derived_clock     SB_DFFER     D       STATSR[2]       999.845      996.481
config_register_latched_dec_inst.STATSR_es[2]     FSM_TEST|CLK_uC_derived_clock     SB_DFFES     D       STATSR[1]       999.845      996.481
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 995.478

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            FSM_TEST|CLK_uC_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]         SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                             Net          -        -       1.599     -           3         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4      I3       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4      O        Out     0.465     2.860       -         
STATCNF_1                                             Net          -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[0]         SB_DFFR      D        In      -         4.367       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival            
Instance                                          Reference                               Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       995.478
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       995.478
config_register_latched_dec_inst.STATSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[3]     0.796       995.478
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       995.478
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                     Required            
Instance                                          Reference                               Type         Pin     Net             Time         Slack  
                                                  Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATCNF_1[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1       999.845      995.478
config_register_latched_dec_inst.STATCNF_1[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_0     999.845      995.478
config_register_latched_dec_inst.STATCNF_1[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFS      D       STATCNF_1_2     999.845      995.478
config_register_latched_dec_inst.STATCNF_1[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFR      D       STATCNF_1_1     999.845      995.478
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]       999.845      996.481
config_register_latched_dec_inst.STATSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]       999.845      996.481
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]       999.845      996.481
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      4.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 995.478

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATCNF_1[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]         SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                             Net          -        -       1.599     -           3         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4      I3       In      -         2.395       -         
config_register_latched_dec_inst.STATCNF_1_RNO[0]     SB_LUT4      O        Out     0.465     2.860       -         
STATCNF_1                                             Net          -        -       1.507     -           1         
config_register_latched_dec_inst.STATCNF_1[0]         SB_DFFR      D        In      -         4.367       -         
====================================================================================================================
Total path delay (propagation time + setup) of 4.522 is 1.416(31.3%) logic and 3.106(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                         Arrival            
Instance                           Reference                               Type        Pin     Net                  Time        Slack  
                                   Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[1]      0.796       989.649
FSM_TEST_inst.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[2]      0.796       989.721
FSM_TEST_inst.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[3]      0.796       991.485
FSM_TEST_inst.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[3]      0.796       991.516
FSM_TEST_inst.counter_idle[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[4]      0.796       991.558
FSM_TEST_inst.counter_stat[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[4]      0.796       991.589
FSM_TEST_inst.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       current_state[1]     0.796       991.589
FSM_TEST_inst.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[6]      0.796       991.620
FSM_TEST_inst.counter_stat[5]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[5]      0.796       991.661
FSM_TEST_inst.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[0]      0.796       992.845
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                       Required            
Instance                          Reference                               Type        Pin     Net                Time         Slack  
                                  Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_0     999.845      989.649
FSM_TEST_inst.counter_idle[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_1     999.845      991.516
FSM_TEST_inst.counter_idle[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_2     999.845      991.516
FSM_TEST_inst.counter_idle[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_3     999.845      991.516
FSM_TEST_inst.counter_idle[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_4     999.845      991.516
FSM_TEST_inst.counter_stat[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_0     999.845      991.516
FSM_TEST_inst.counter_stat[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_1     999.845      991.516
FSM_TEST_inst.counter_stat[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_2     999.845      991.516
FSM_TEST_inst.counter_stat[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_3     999.845      991.516
FSM_TEST_inst.counter_stat[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_4     999.845      991.516
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      10.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     989.649

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst.counter_idle[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
FSM_TEST_inst.counter_idle[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                           Net         -        -       1.599     -           3         
FSM_TEST_inst.counter_idle_RNIDK2C[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst.counter_idle_RNIDK2C[1]     SB_LUT4     O        Out     0.661     3.056       -         
m12_1                                     Net         -        -       1.371     -           1         
FSM_TEST_inst.counter_idle_RNIQ5JV[4]     SB_LUT4     I3       In      -         4.427       -         
FSM_TEST_inst.counter_idle_RNIQ5JV[4]     SB_LUT4     O        Out     0.465     4.893       -         
N_80_mux                                  Net         -        -       1.371     -           6         
FSM_TEST_inst.counter_idle_RNO_0[0]       SB_LUT4     I1       In      -         6.263       -         
FSM_TEST_inst.counter_idle_RNO_0[0]       SB_LUT4     O        Out     0.589     6.853       -         
counter_idlee_0                           Net         -        -       1.371     -           1         
FSM_TEST_inst.counter_idle_RNO[0]         SB_LUT4     I3       In      -         8.224       -         
FSM_TEST_inst.counter_idle_RNO[0]         SB_LUT4     O        Out     0.465     8.689       -         
counter_idle_0                            Net         -        -       1.507     -           1         
FSM_TEST_inst.counter_idle[0]             SB_DFFR     D        In      -         10.196      -         
=======================================================================================================
Total path delay (propagation time + setup) of 10.351 is 3.132(30.3%) logic and 7.219(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        14 uses
SB_DFFER        53 uses
SB_DFFES        54 uses
SB_DFFR         29 uses
SB_DFFS         2 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         157 uses

I/O ports: 6
I/O primitives: 6
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   138 (1%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 134
   FSM_TEST|CLK_uC_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 157 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 157 = 157 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 12:55:20 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	157
    Number of DFFs      	:	138
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	173
    Number of DFFs      	:	138
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	138
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	6
        LUT with CARRY   	:	8
    LogicCells                  :	179/7680
    PLBs                        :	23/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.5 (sec)

Final Design Statistics
    Number of LUTs      	:	173
    Number of DFFs      	:	138
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	179/7680
    PLBs                        :	37/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FSM_TEST|CLK_uC_derived_clock | Frequency: 983.73 MHz | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 183.71 MHz | Target: 6.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 39.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 472
used logic cells: 179
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 472
used logic cells: 179
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 10
I1209: Started routing
I1223: Total Nets : 196 
I1212: Iteration  1 :    21 unrouted : 1 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Tue Apr 01 15:41:24 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
File C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":82:1:82:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@A: CL282 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":82:1:82:6|Feedback mux created for signal change_signal. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":31:6:31:17|Removing wire clk_div_freq, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":42:22:42:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":43:23:43:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":78:29:78:60|Removing instance config_register_latched_dec_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":60:10:60:22|Removing instance FSM_TEST_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":49:9:49:20|Removing instance top_pll_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":6:1:6:3|Input CLK is unused.
@N: CL159 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":7:1:7:5|Input RST_N is unused.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":127:5:127:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":127:5:127:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":127:5:127:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":127:5:127:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":127:5:127:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":127:5:127:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":63:5:63:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 3 reachable states with original encodings of:
   000
   001
   010

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 15:41:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 15:41:26 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 15:41:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 01 15:41:28 2025

###########################################################]
Pre-mapping Report

# Tue Apr 01 15:41:30 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 01 15:41:31 2025

###########################################################]
Map & Optimize Report

# Tue Apr 01 15:41:32 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Apr 01 15:41:34 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 01 15:41:34 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RST_N, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	0/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	0
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	0/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 2.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 09:20:20 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":58:3:58:8|Assignment target CLK_uC must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":60:3:60:8|Assignment target CLK_uC must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":67:3:67:10|Assignment target CLK_uC_2 must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":68:3:68:10|Assignment target CLK_uC_3 must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":69:3:69:10|Assignment target CLK_uC_4 must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":72:3:72:10|Assignment target CLK_uC_2 must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:3:73:10|Assignment target CLK_uC_3 must be of type reg or genvar
@E: CG426 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":74:3:74:10|Assignment target CLK_uC_4 must be of type reg or genvar
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
8 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:20:21 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:20:21 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 09:23:37 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
Verilog syntax check successful!
Selecting top level module config_register_latched_dec
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:23:37 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:23:38 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:23:38 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:23:39 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 09:23:40 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist config_register_latched_dec

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                               Requested      Requested     Clock        Clock                     Clock
Clock                               Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     104  
config_register_latched_dec|SEL     1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     208  
=============================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock config_register_latched_dec|SEL which controls 208 sequential elements including STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock config_register_latched_dec|CLK which controls 104 sequential elements including STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:23:40 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 09:23:40 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		 171 /       104


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":28:7:28:9|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)

Warning: Found 104 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[4]
1) instance DYNCNF_1_latch[4] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[4]
    input  pin DYNCNF_1_latch[4]/I1
    instance   DYNCNF_1_latch[4] (cell SB_LUT4)
    output pin DYNCNF_1_latch[4]/O
    net        DYNCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[5]
2) instance DYNCNF_1_latch[5] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[5]
    input  pin DYNCNF_1_latch[5]/I1
    instance   DYNCNF_1_latch[5] (cell SB_LUT4)
    output pin DYNCNF_1_latch[5]/O
    net        DYNCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[6]
3) instance DYNCNF_1_latch[6] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[6]
    input  pin DYNCNF_1_latch[6]/I1
    instance   DYNCNF_1_latch[6] (cell SB_LUT4)
    output pin DYNCNF_1_latch[6]/O
    net        DYNCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[3]
4) instance DYNCNF_1_latch[3] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[3]
    input  pin DYNCNF_1_latch[3]/I1
    instance   DYNCNF_1_latch[3] (cell SB_LUT4)
    output pin DYNCNF_1_latch[3]/O
    net        DYNCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[7]
5) instance DYNCNF_1_latch[7] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[7]
    input  pin DYNCNF_1_latch[7]/I1
    instance   DYNCNF_1_latch[7] (cell SB_LUT4)
    output pin DYNCNF_1_latch[7]/O
    net        DYNCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[2]
6) instance DYNCNF_1_latch[2] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[2]
    input  pin DYNCNF_1_latch[2]/I1
    instance   DYNCNF_1_latch[2] (cell SB_LUT4)
    output pin DYNCNF_1_latch[2]/O
    net        DYNCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[0]
7) instance DYNCNF_1_latch[0] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[0]
    input  pin DYNCNF_1_latch[0]/I1
    instance   DYNCNF_1_latch[0] (cell SB_LUT4)
    output pin DYNCNF_1_latch[0]/O
    net        DYNCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[1]
8) instance DYNCNF_1_latch[1] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[1]
    input  pin DYNCNF_1_latch[1]/I1
    instance   DYNCNF_1_latch[1] (cell SB_LUT4)
    output pin DYNCNF_1_latch[1]/O
    net        DYNCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[30]
9) instance STATCNF_1_latch[30] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[30] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[30]
    input  pin STATCNF_1_latch[30]/I1
    instance   STATCNF_1_latch[30] (cell SB_LUT4)
    output pin STATCNF_1_latch[30]/O
    net        STATCNF_c[30]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[23]
10) instance STATCNF_1_latch[23] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[23] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[23]
    input  pin STATCNF_1_latch[23]/I1
    instance   STATCNF_1_latch[23] (cell SB_LUT4)
    output pin STATCNF_1_latch[23]/O
    net        STATCNF_c[23]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[15]
11) instance STATCNF_1_latch[15] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[15]
    input  pin STATCNF_1_latch[15]/I1
    instance   STATCNF_1_latch[15] (cell SB_LUT4)
    output pin STATCNF_1_latch[15]/O
    net        STATCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[14]
12) instance STATCNF_1_latch[14] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[14]
    input  pin STATCNF_1_latch[14]/I1
    instance   STATCNF_1_latch[14] (cell SB_LUT4)
    output pin STATCNF_1_latch[14]/O
    net        STATCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[13]
13) instance STATCNF_1_latch[13] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[13]
    input  pin STATCNF_1_latch[13]/I1
    instance   STATCNF_1_latch[13] (cell SB_LUT4)
    output pin STATCNF_1_latch[13]/O
    net        STATCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[10]
14) instance STATCNF_1_latch[10] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[10]
    input  pin STATCNF_1_latch[10]/I1
    instance   STATCNF_1_latch[10] (cell SB_LUT4)
    output pin STATCNF_1_latch[10]/O
    net        STATCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[9]
15) instance STATCNF_1_latch[9] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[9]
    input  pin STATCNF_1_latch[9]/I1
    instance   STATCNF_1_latch[9] (cell SB_LUT4)
    output pin STATCNF_1_latch[9]/O
    net        STATCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[8]
16) instance STATCNF_1_latch[8] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[8]
    input  pin STATCNF_1_latch[8]/I1
    instance   STATCNF_1_latch[8] (cell SB_LUT4)
    output pin STATCNF_1_latch[8]/O
    net        STATCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[7]
17) instance STATCNF_1_latch[7] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[7]
    input  pin STATCNF_1_latch[7]/I1
    instance   STATCNF_1_latch[7] (cell SB_LUT4)
    output pin STATCNF_1_latch[7]/O
    net        STATCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[6]
18) instance STATCNF_1_latch[6] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[6]
    input  pin STATCNF_1_latch[6]/I1
    instance   STATCNF_1_latch[6] (cell SB_LUT4)
    output pin STATCNF_1_latch[6]/O
    net        STATCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[5]
19) instance STATCNF_1_latch[5] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[5]
    input  pin STATCNF_1_latch[5]/I1
    instance   STATCNF_1_latch[5] (cell SB_LUT4)
    output pin STATCNF_1_latch[5]/O
    net        STATCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[4]
20) instance STATCNF_1_latch[4] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[4]
    input  pin STATCNF_1_latch[4]/I1
    instance   STATCNF_1_latch[4] (cell SB_LUT4)
    output pin STATCNF_1_latch[4]/O
    net        STATCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[3]
21) instance STATCNF_1_latch[3] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[3]
    input  pin STATCNF_1_latch[3]/I1
    instance   STATCNF_1_latch[3] (cell SB_LUT4)
    output pin STATCNF_1_latch[3]/O
    net        STATCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[2]
22) instance STATCNF_1_latch[2] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[2]
    input  pin STATCNF_1_latch[2]/I1
    instance   STATCNF_1_latch[2] (cell SB_LUT4)
    output pin STATCNF_1_latch[2]/O
    net        STATCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[15]
23) instance DYNCNF_1_latch[15] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[15]
    input  pin DYNCNF_1_latch[15]/I1
    instance   DYNCNF_1_latch[15] (cell SB_LUT4)
    output pin DYNCNF_1_latch[15]/O
    net        DYNCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[14]
24) instance DYNCNF_1_latch[14] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[14]
    input  pin DYNCNF_1_latch[14]/I1
    instance   DYNCNF_1_latch[14] (cell SB_LUT4)
    output pin DYNCNF_1_latch[14]/O
    net        DYNCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[59]
25) instance STATCNF_1_latch[59] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[59] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[59]
    input  pin STATCNF_1_latch[59]/I1
    instance   STATCNF_1_latch[59] (cell SB_LUT4)
    output pin STATCNF_1_latch[59]/O
    net        STATCNF_c[59]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[55]
26) instance STATCNF_1_latch[55] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[55] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[55]
    input  pin STATCNF_1_latch[55]/I1
    instance   STATCNF_1_latch[55] (cell SB_LUT4)
    output pin STATCNF_1_latch[55]/O
    net        STATCNF_c[55]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[48]
27) instance STATCNF_1_latch[48] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[48] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[48]
    input  pin STATCNF_1_latch[48]/I1
    instance   STATCNF_1_latch[48] (cell SB_LUT4)
    output pin STATCNF_1_latch[48]/O
    net        STATCNF_c[48]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[44]
28) instance STATCNF_1_latch[44] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[44] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[44]
    input  pin STATCNF_1_latch[44]/I1
    instance   STATCNF_1_latch[44] (cell SB_LUT4)
    output pin STATCNF_1_latch[44]/O
    net        STATCNF_c[44]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[37]
29) instance STATCNF_1_latch[37] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[37] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[37]
    input  pin STATCNF_1_latch[37]/I1
    instance   STATCNF_1_latch[37] (cell SB_LUT4)
    output pin STATCNF_1_latch[37]/O
    net        STATCNF_c[37]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[33]
30) instance STATCNF_1_latch[33] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[33] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[33]
    input  pin STATCNF_1_latch[33]/I1
    instance   STATCNF_1_latch[33] (cell SB_LUT4)
    output pin STATCNF_1_latch[33]/O
    net        STATCNF_c[33]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[52]
31) instance STATCNF_1_latch[52] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[52] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[52]
    input  pin STATCNF_1_latch[52]/I1
    instance   STATCNF_1_latch[52] (cell SB_LUT4)
    output pin STATCNF_1_latch[52]/O
    net        STATCNF_c[52]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[51]
32) instance STATCNF_1_latch[51] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[51] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[51]
    input  pin STATCNF_1_latch[51]/I1
    instance   STATCNF_1_latch[51] (cell SB_LUT4)
    output pin STATCNF_1_latch[51]/O
    net        STATCNF_c[51]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[50]
33) instance STATCNF_1_latch[50] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[50] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[50]
    input  pin STATCNF_1_latch[50]/I1
    instance   STATCNF_1_latch[50] (cell SB_LUT4)
    output pin STATCNF_1_latch[50]/O
    net        STATCNF_c[50]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[49]
34) instance STATCNF_1_latch[49] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[49] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[49]
    input  pin STATCNF_1_latch[49]/I1
    instance   STATCNF_1_latch[49] (cell SB_LUT4)
    output pin STATCNF_1_latch[49]/O
    net        STATCNF_c[49]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[47]
35) instance STATCNF_1_latch[47] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[47] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[47]
    input  pin STATCNF_1_latch[47]/I1
    instance   STATCNF_1_latch[47] (cell SB_LUT4)
    output pin STATCNF_1_latch[47]/O
    net        STATCNF_c[47]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[46]
36) instance STATCNF_1_latch[46] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[46] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[46]
    input  pin STATCNF_1_latch[46]/I1
    instance   STATCNF_1_latch[46] (cell SB_LUT4)
    output pin STATCNF_1_latch[46]/O
    net        STATCNF_c[46]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[45]
37) instance STATCNF_1_latch[45] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[45] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[45]
    input  pin STATCNF_1_latch[45]/I1
    instance   STATCNF_1_latch[45] (cell SB_LUT4)
    output pin STATCNF_1_latch[45]/O
    net        STATCNF_c[45]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[69]
38) instance STATCNF_1_latch[69] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[69] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[69]
    input  pin STATCNF_1_latch[69]/I1
    instance   STATCNF_1_latch[69] (cell SB_LUT4)
    output pin STATCNF_1_latch[69]/O
    net        STATCNF_c[69]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[68]
39) instance STATCNF_1_latch[68] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[68] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[68]
    input  pin STATCNF_1_latch[68]/I1
    instance   STATCNF_1_latch[68] (cell SB_LUT4)
    output pin STATCNF_1_latch[68]/O
    net        STATCNF_c[68]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[67]
40) instance STATCNF_1_latch[67] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[67] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[67]
    input  pin STATCNF_1_latch[67]/I1
    instance   STATCNF_1_latch[67] (cell SB_LUT4)
    output pin STATCNF_1_latch[67]/O
    net        STATCNF_c[67]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[66]
41) instance STATCNF_1_latch[66] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[66] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[66]
    input  pin STATCNF_1_latch[66]/I1
    instance   STATCNF_1_latch[66] (cell SB_LUT4)
    output pin STATCNF_1_latch[66]/O
    net        STATCNF_c[66]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[65]
42) instance STATCNF_1_latch[65] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[65] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[65]
    input  pin STATCNF_1_latch[65]/I1
    instance   STATCNF_1_latch[65] (cell SB_LUT4)
    output pin STATCNF_1_latch[65]/O
    net        STATCNF_c[65]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[64]
43) instance STATCNF_1_latch[64] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[64] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[64]
    input  pin STATCNF_1_latch[64]/I1
    instance   STATCNF_1_latch[64] (cell SB_LUT4)
    output pin STATCNF_1_latch[64]/O
    net        STATCNF_c[64]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[63]
44) instance STATCNF_1_latch[63] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[63] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[63]
    input  pin STATCNF_1_latch[63]/I1
    instance   STATCNF_1_latch[63] (cell SB_LUT4)
    output pin STATCNF_1_latch[63]/O
    net        STATCNF_c[63]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[62]
45) instance STATCNF_1_latch[62] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[62] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[62]
    input  pin STATCNF_1_latch[62]/I1
    instance   STATCNF_1_latch[62] (cell SB_LUT4)
    output pin STATCNF_1_latch[62]/O
    net        STATCNF_c[62]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[61]
46) instance STATCNF_1_latch[61] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[61] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[61]
    input  pin STATCNF_1_latch[61]/I1
    instance   STATCNF_1_latch[61] (cell SB_LUT4)
    output pin STATCNF_1_latch[61]/O
    net        STATCNF_c[61]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[60]
47) instance STATCNF_1_latch[60] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[60] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[60]
    input  pin STATCNF_1_latch[60]/I1
    instance   STATCNF_1_latch[60] (cell SB_LUT4)
    output pin STATCNF_1_latch[60]/O
    net        STATCNF_c[60]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[58]
48) instance STATCNF_1_latch[58] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[58] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[58]
    input  pin STATCNF_1_latch[58]/I1
    instance   STATCNF_1_latch[58] (cell SB_LUT4)
    output pin STATCNF_1_latch[58]/O
    net        STATCNF_c[58]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[57]
49) instance STATCNF_1_latch[57] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[57] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[57]
    input  pin STATCNF_1_latch[57]/I1
    instance   STATCNF_1_latch[57] (cell SB_LUT4)
    output pin STATCNF_1_latch[57]/O
    net        STATCNF_c[57]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[56]
50) instance STATCNF_1_latch[56] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[56] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[56]
    input  pin STATCNF_1_latch[56]/I1
    instance   STATCNF_1_latch[56] (cell SB_LUT4)
    output pin STATCNF_1_latch[56]/O
    net        STATCNF_c[56]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[54]
51) instance STATCNF_1_latch[54] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[54] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[54]
    input  pin STATCNF_1_latch[54]/I1
    instance   STATCNF_1_latch[54] (cell SB_LUT4)
    output pin STATCNF_1_latch[54]/O
    net        STATCNF_c[54]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[53]
52) instance STATCNF_1_latch[53] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[53] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[53]
    input  pin STATCNF_1_latch[53]/I1
    instance   STATCNF_1_latch[53] (cell SB_LUT4)
    output pin STATCNF_1_latch[53]/O
    net        STATCNF_c[53]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[84]
53) instance STATCNF_1_latch[84] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[84] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[84]
    input  pin STATCNF_1_latch[84]/I1
    instance   STATCNF_1_latch[84] (cell SB_LUT4)
    output pin STATCNF_1_latch[84]/O
    net        STATCNF_c[84]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[83]
54) instance STATCNF_1_latch[83] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[83] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[83]
    input  pin STATCNF_1_latch[83]/I1
    instance   STATCNF_1_latch[83] (cell SB_LUT4)
    output pin STATCNF_1_latch[83]/O
    net        STATCNF_c[83]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[82]
55) instance STATCNF_1_latch[82] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[82] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[82]
    input  pin STATCNF_1_latch[82]/I1
    instance   STATCNF_1_latch[82] (cell SB_LUT4)
    output pin STATCNF_1_latch[82]/O
    net        STATCNF_c[82]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[81]
56) instance STATCNF_1_latch[81] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[81] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[81]
    input  pin STATCNF_1_latch[81]/I1
    instance   STATCNF_1_latch[81] (cell SB_LUT4)
    output pin STATCNF_1_latch[81]/O
    net        STATCNF_c[81]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[80]
57) instance STATCNF_1_latch[80] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[80] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[80]
    input  pin STATCNF_1_latch[80]/I1
    instance   STATCNF_1_latch[80] (cell SB_LUT4)
    output pin STATCNF_1_latch[80]/O
    net        STATCNF_c[80]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[79]
58) instance STATCNF_1_latch[79] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[79] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[79]
    input  pin STATCNF_1_latch[79]/I1
    instance   STATCNF_1_latch[79] (cell SB_LUT4)
    output pin STATCNF_1_latch[79]/O
    net        STATCNF_c[79]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[78]
59) instance STATCNF_1_latch[78] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[78] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[78]
    input  pin STATCNF_1_latch[78]/I1
    instance   STATCNF_1_latch[78] (cell SB_LUT4)
    output pin STATCNF_1_latch[78]/O
    net        STATCNF_c[78]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[77]
60) instance STATCNF_1_latch[77] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[77] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[77]
    input  pin STATCNF_1_latch[77]/I1
    instance   STATCNF_1_latch[77] (cell SB_LUT4)
    output pin STATCNF_1_latch[77]/O
    net        STATCNF_c[77]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[76]
61) instance STATCNF_1_latch[76] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[76] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[76]
    input  pin STATCNF_1_latch[76]/I1
    instance   STATCNF_1_latch[76] (cell SB_LUT4)
    output pin STATCNF_1_latch[76]/O
    net        STATCNF_c[76]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[75]
62) instance STATCNF_1_latch[75] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[75] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[75]
    input  pin STATCNF_1_latch[75]/I1
    instance   STATCNF_1_latch[75] (cell SB_LUT4)
    output pin STATCNF_1_latch[75]/O
    net        STATCNF_c[75]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[74]
63) instance STATCNF_1_latch[74] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[74] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[74]
    input  pin STATCNF_1_latch[74]/I1
    instance   STATCNF_1_latch[74] (cell SB_LUT4)
    output pin STATCNF_1_latch[74]/O
    net        STATCNF_c[74]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[73]
64) instance STATCNF_1_latch[73] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[73] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[73]
    input  pin STATCNF_1_latch[73]/I1
    instance   STATCNF_1_latch[73] (cell SB_LUT4)
    output pin STATCNF_1_latch[73]/O
    net        STATCNF_c[73]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[72]
65) instance STATCNF_1_latch[72] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[72] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[72]
    input  pin STATCNF_1_latch[72]/I1
    instance   STATCNF_1_latch[72] (cell SB_LUT4)
    output pin STATCNF_1_latch[72]/O
    net        STATCNF_c[72]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[71]
66) instance STATCNF_1_latch[71] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[71] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[71]
    input  pin STATCNF_1_latch[71]/I1
    instance   STATCNF_1_latch[71] (cell SB_LUT4)
    output pin STATCNF_1_latch[71]/O
    net        STATCNF_c[71]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[70]
67) instance STATCNF_1_latch[70] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[70] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[70]
    input  pin STATCNF_1_latch[70]/I1
    instance   STATCNF_1_latch[70] (cell SB_LUT4)
    output pin STATCNF_1_latch[70]/O
    net        STATCNF_c[70]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[11]
68) instance DYNCNF_1_latch[11] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[11]
    input  pin DYNCNF_1_latch[11]/I1
    instance   DYNCNF_1_latch[11] (cell SB_LUT4)
    output pin DYNCNF_1_latch[11]/O
    net        DYNCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[10]
69) instance DYNCNF_1_latch[10] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[10]
    input  pin DYNCNF_1_latch[10]/I1
    instance   DYNCNF_1_latch[10] (cell SB_LUT4)
    output pin DYNCNF_1_latch[10]/O
    net        DYNCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[9]
70) instance DYNCNF_1_latch[9] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[9]
    input  pin DYNCNF_1_latch[9]/I1
    instance   DYNCNF_1_latch[9] (cell SB_LUT4)
    output pin DYNCNF_1_latch[9]/O
    net        DYNCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[8]
71) instance DYNCNF_1_latch[8] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[8]
    input  pin DYNCNF_1_latch[8]/I1
    instance   DYNCNF_1_latch[8] (cell SB_LUT4)
    output pin DYNCNF_1_latch[8]/O
    net        DYNCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[87]
72) instance STATCNF_1_latch[87] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[87] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[87]
    input  pin STATCNF_1_latch[87]/I1
    instance   STATCNF_1_latch[87] (cell SB_LUT4)
    output pin STATCNF_1_latch[87]/O
    net        STATCNF_c[87]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[86]
73) instance STATCNF_1_latch[86] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[86] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[86]
    input  pin STATCNF_1_latch[86]/I1
    instance   STATCNF_1_latch[86] (cell SB_LUT4)
    output pin STATCNF_1_latch[86]/O
    net        STATCNF_c[86]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[85]
74) instance STATCNF_1_latch[85] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[85] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[85]
    input  pin STATCNF_1_latch[85]/I1
    instance   STATCNF_1_latch[85] (cell SB_LUT4)
    output pin STATCNF_1_latch[85]/O
    net        STATCNF_c[85]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[29]
75) instance STATCNF_1_latch[29] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[29] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[29]
    input  pin STATCNF_1_latch[29]/I1
    instance   STATCNF_1_latch[29] (cell SB_LUT4)
    output pin STATCNF_1_latch[29]/O
    net        STATCNF_c[29]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[28]
76) instance STATCNF_1_latch[28] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[28] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[28]
    input  pin STATCNF_1_latch[28]/I1
    instance   STATCNF_1_latch[28] (cell SB_LUT4)
    output pin STATCNF_1_latch[28]/O
    net        STATCNF_c[28]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[27]
77) instance STATCNF_1_latch[27] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[27] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[27]
    input  pin STATCNF_1_latch[27]/I1
    instance   STATCNF_1_latch[27] (cell SB_LUT4)
    output pin STATCNF_1_latch[27]/O
    net        STATCNF_c[27]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[26]
78) instance STATCNF_1_latch[26] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[26] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[26]
    input  pin STATCNF_1_latch[26]/I1
    instance   STATCNF_1_latch[26] (cell SB_LUT4)
    output pin STATCNF_1_latch[26]/O
    net        STATCNF_c[26]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[25]
79) instance STATCNF_1_latch[25] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[25] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[25]
    input  pin STATCNF_1_latch[25]/I1
    instance   STATCNF_1_latch[25] (cell SB_LUT4)
    output pin STATCNF_1_latch[25]/O
    net        STATCNF_c[25]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[24]
80) instance STATCNF_1_latch[24] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[24] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[24]
    input  pin STATCNF_1_latch[24]/I1
    instance   STATCNF_1_latch[24] (cell SB_LUT4)
    output pin STATCNF_1_latch[24]/O
    net        STATCNF_c[24]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[22]
81) instance STATCNF_1_latch[22] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[22] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[22]
    input  pin STATCNF_1_latch[22]/I1
    instance   STATCNF_1_latch[22] (cell SB_LUT4)
    output pin STATCNF_1_latch[22]/O
    net        STATCNF_c[22]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[21]
82) instance STATCNF_1_latch[21] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[21] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[21]
    input  pin STATCNF_1_latch[21]/I1
    instance   STATCNF_1_latch[21] (cell SB_LUT4)
    output pin STATCNF_1_latch[21]/O
    net        STATCNF_c[21]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[20]
83) instance STATCNF_1_latch[20] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[20] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[20]
    input  pin STATCNF_1_latch[20]/I1
    instance   STATCNF_1_latch[20] (cell SB_LUT4)
    output pin STATCNF_1_latch[20]/O
    net        STATCNF_c[20]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[19]
84) instance STATCNF_1_latch[19] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[19] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[19]
    input  pin STATCNF_1_latch[19]/I1
    instance   STATCNF_1_latch[19] (cell SB_LUT4)
    output pin STATCNF_1_latch[19]/O
    net        STATCNF_c[19]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[18]
85) instance STATCNF_1_latch[18] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[18] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[18]
    input  pin STATCNF_1_latch[18]/I1
    instance   STATCNF_1_latch[18] (cell SB_LUT4)
    output pin STATCNF_1_latch[18]/O
    net        STATCNF_c[18]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[17]
86) instance STATCNF_1_latch[17] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[17] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[17]
    input  pin STATCNF_1_latch[17]/I1
    instance   STATCNF_1_latch[17] (cell SB_LUT4)
    output pin STATCNF_1_latch[17]/O
    net        STATCNF_c[17]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[16]
87) instance STATCNF_1_latch[16] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[16] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[16]
    input  pin STATCNF_1_latch[16]/I1
    instance   STATCNF_1_latch[16] (cell SB_LUT4)
    output pin STATCNF_1_latch[16]/O
    net        STATCNF_c[16]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[13]
88) instance DYNCNF_1_latch[13] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[13]
    input  pin DYNCNF_1_latch[13]/I1
    instance   DYNCNF_1_latch[13] (cell SB_LUT4)
    output pin DYNCNF_1_latch[13]/O
    net        DYNCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[12]
89) instance DYNCNF_1_latch[12] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[12] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[12]
    input  pin DYNCNF_1_latch[12]/I1
    instance   DYNCNF_1_latch[12] (cell SB_LUT4)
    output pin DYNCNF_1_latch[12]/O
    net        DYNCNF_c[12]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[11]
90) instance STATCNF_1_latch[11] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[11]
    input  pin STATCNF_1_latch[11]/I1
    instance   STATCNF_1_latch[11] (cell SB_LUT4)
    output pin STATCNF_1_latch[11]/O
    net        STATCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[1]
91) instance STATCNF_1_latch[1] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[1]
    input  pin STATCNF_1_latch[1]/I1
    instance   STATCNF_1_latch[1] (cell SB_LUT4)
    output pin STATCNF_1_latch[1]/O
    net        STATCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[0]
92) instance STATCNF_1_latch[0] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[0]
    input  pin STATCNF_1_latch[0]/I1
    instance   STATCNF_1_latch[0] (cell SB_LUT4)
    output pin STATCNF_1_latch[0]/O
    net        STATCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[43]
93) instance STATCNF_1_latch[43] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[43] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[43]
    input  pin STATCNF_1_latch[43]/I1
    instance   STATCNF_1_latch[43] (cell SB_LUT4)
    output pin STATCNF_1_latch[43]/O
    net        STATCNF_c[43]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[42]
94) instance STATCNF_1_latch[42] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[42] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[42]
    input  pin STATCNF_1_latch[42]/I1
    instance   STATCNF_1_latch[42] (cell SB_LUT4)
    output pin STATCNF_1_latch[42]/O
    net        STATCNF_c[42]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[41]
95) instance STATCNF_1_latch[41] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[41] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[41]
    input  pin STATCNF_1_latch[41]/I1
    instance   STATCNF_1_latch[41] (cell SB_LUT4)
    output pin STATCNF_1_latch[41]/O
    net        STATCNF_c[41]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[40]
96) instance STATCNF_1_latch[40] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[40] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[40]
    input  pin STATCNF_1_latch[40]/I1
    instance   STATCNF_1_latch[40] (cell SB_LUT4)
    output pin STATCNF_1_latch[40]/O
    net        STATCNF_c[40]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[39]
97) instance STATCNF_1_latch[39] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[39] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[39]
    input  pin STATCNF_1_latch[39]/I1
    instance   STATCNF_1_latch[39] (cell SB_LUT4)
    output pin STATCNF_1_latch[39]/O
    net        STATCNF_c[39]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[38]
98) instance STATCNF_1_latch[38] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[38] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[38]
    input  pin STATCNF_1_latch[38]/I1
    instance   STATCNF_1_latch[38] (cell SB_LUT4)
    output pin STATCNF_1_latch[38]/O
    net        STATCNF_c[38]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[36]
99) instance STATCNF_1_latch[36] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[36] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[36]
    input  pin STATCNF_1_latch[36]/I1
    instance   STATCNF_1_latch[36] (cell SB_LUT4)
    output pin STATCNF_1_latch[36]/O
    net        STATCNF_c[36]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[35]
100) instance STATCNF_1_latch[35] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[35] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[35]
    input  pin STATCNF_1_latch[35]/I1
    instance   STATCNF_1_latch[35] (cell SB_LUT4)
    output pin STATCNF_1_latch[35]/O
    net        STATCNF_c[35]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[34]
101) instance STATCNF_1_latch[34] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[34] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[32]
102) instance STATCNF_1_latch[32] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[32] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[31]
103) instance STATCNF_1_latch[31] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[31] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[12]
104) instance STATCNF_1_latch[12] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[12] (in view: work.config_register_latched_dec(verilog))
End of loops
@W: MT453 |clock period is too long for clock config_register_latched_dec|CLK, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               104        STATSR[86]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 146MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Warning: Found 104 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[4]
1) instance DYNSR_RNIGH4R[4] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[4]
    input  pin DYNSR_RNIGH4R[4]/I1
    instance   DYNSR_RNIGH4R[4] (cell SB_LUT4)
    output pin DYNSR_RNIGH4R[4]/O
    net        DYNCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[5]
2) instance DYNSR_RNIHI4R[5] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[5]
    input  pin DYNSR_RNIHI4R[5]/I1
    instance   DYNSR_RNIHI4R[5] (cell SB_LUT4)
    output pin DYNSR_RNIHI4R[5]/O
    net        DYNCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[6]
3) instance DYNSR_RNIIJ4R[6] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[6]
    input  pin DYNSR_RNIIJ4R[6]/I1
    instance   DYNSR_RNIIJ4R[6] (cell SB_LUT4)
    output pin DYNSR_RNIIJ4R[6]/O
    net        DYNCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[3]
4) instance DYNSR_RNIFG4R[3] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[3]
    input  pin DYNSR_RNIFG4R[3]/I1
    instance   DYNSR_RNIFG4R[3] (cell SB_LUT4)
    output pin DYNSR_RNIFG4R[3]/O
    net        DYNCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[7]
5) instance DYNSR_RNIJK4R[7] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[7]
    input  pin DYNSR_RNIJK4R[7]/I1
    instance   DYNSR_RNIJK4R[7] (cell SB_LUT4)
    output pin DYNSR_RNIJK4R[7]/O
    net        DYNCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[2]
6) instance DYNSR_RNIEF4R[2] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[2]
    input  pin DYNSR_RNIEF4R[2]/I1
    instance   DYNSR_RNIEF4R[2] (cell SB_LUT4)
    output pin DYNSR_RNIEF4R[2]/O
    net        DYNCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[0]
7) instance DYNSR_RNICD4R[0] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[0]
    input  pin DYNSR_RNICD4R[0]/I1
    instance   DYNSR_RNICD4R[0] (cell SB_LUT4)
    output pin DYNSR_RNICD4R[0]/O
    net        DYNCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[1]
8) instance DYNSR_RNIDE4R[1] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[1]
    input  pin DYNSR_RNIDE4R[1]/I1
    instance   DYNSR_RNIDE4R[1] (cell SB_LUT4)
    output pin DYNSR_RNIDE4R[1]/O
    net        DYNCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[30]
9) instance STATSR_RNIG9V51[30] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[30] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[30]
    input  pin STATSR_RNIG9V51[30]/I1
    instance   STATSR_RNIG9V51[30] (cell SB_LUT4)
    output pin STATSR_RNIG9V51[30]/O
    net        STATCNF_c[30]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[23]
10) instance STATSR_RNIIAU51[23] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[23] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[23]
    input  pin STATSR_RNIIAU51[23]/I1
    instance   STATSR_RNIIAU51[23] (cell SB_LUT4)
    output pin STATSR_RNIIAU51[23]/O
    net        STATCNF_c[23]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[15]
11) instance STATSR_RNIJAT51[15] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[15]
    input  pin STATSR_RNIJAT51[15]/I1
    instance   STATSR_RNIJAT51[15] (cell SB_LUT4)
    output pin STATSR_RNIJAT51[15]/O
    net        STATCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[14]
12) instance STATSR_RNII9T51[14] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[14]
    input  pin STATSR_RNII9T51[14]/I1
    instance   STATSR_RNII9T51[14] (cell SB_LUT4)
    output pin STATSR_RNII9T51[14]/O
    net        STATCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[13]
13) instance STATSR_RNIH8T51[13] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[13]
    input  pin STATSR_RNIH8T51[13]/I1
    instance   STATSR_RNIH8T51[13] (cell SB_LUT4)
    output pin STATSR_RNIH8T51[13]/O
    net        STATCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[10]
14) instance STATSR_RNIE5T51[10] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[10]
    input  pin STATSR_RNIE5T51[10]/I1
    instance   STATSR_RNIE5T51[10] (cell SB_LUT4)
    output pin STATSR_RNIE5T51[10]/O
    net        STATCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[9]
15) instance STATSR_RNI6FHP[9] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[9]
    input  pin STATSR_RNI6FHP[9]/I1
    instance   STATSR_RNI6FHP[9] (cell SB_LUT4)
    output pin STATSR_RNI6FHP[9]/O
    net        STATCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[8]
16) instance STATSR_RNI5EHP[8] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[8]
    input  pin STATSR_RNI5EHP[8]/I1
    instance   STATSR_RNI5EHP[8] (cell SB_LUT4)
    output pin STATSR_RNI5EHP[8]/O
    net        STATCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[7]
17) instance STATSR_RNI4DHP[7] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[7]
    input  pin STATSR_RNI4DHP[7]/I1
    instance   STATSR_RNI4DHP[7] (cell SB_LUT4)
    output pin STATSR_RNI4DHP[7]/O
    net        STATCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[6]
18) instance STATSR_RNI3CHP[6] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[6]
    input  pin STATSR_RNI3CHP[6]/I1
    instance   STATSR_RNI3CHP[6] (cell SB_LUT4)
    output pin STATSR_RNI3CHP[6]/O
    net        STATCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[5]
19) instance STATSR_RNI2BHP[5] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[5]
    input  pin STATSR_RNI2BHP[5]/I1
    instance   STATSR_RNI2BHP[5] (cell SB_LUT4)
    output pin STATSR_RNI2BHP[5]/O
    net        STATCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[4]
20) instance STATSR_RNI1AHP[4] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[4]
    input  pin STATSR_RNI1AHP[4]/I1
    instance   STATSR_RNI1AHP[4] (cell SB_LUT4)
    output pin STATSR_RNI1AHP[4]/O
    net        STATCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[3]
21) instance STATSR_RNI09HP[3] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[3]
    input  pin STATSR_RNI09HP[3]/I1
    instance   STATSR_RNI09HP[3] (cell SB_LUT4)
    output pin STATSR_RNI09HP[3]/O
    net        STATCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[2]
22) instance STATSR_RNIV7HP[2] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[2]
    input  pin STATSR_RNIV7HP[2]/I1
    instance   STATSR_RNIV7HP[2] (cell SB_LUT4)
    output pin STATSR_RNIV7HP[2]/O
    net        STATCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[15]
23) instance DYNSR_RNI21OQ[15] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[15]
    input  pin DYNSR_RNI21OQ[15]/I1
    instance   DYNSR_RNI21OQ[15] (cell SB_LUT4)
    output pin DYNSR_RNI21OQ[15]/O
    net        DYNCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[14]
24) instance DYNSR_RNI10OQ[14] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[14]
    input  pin DYNSR_RNI10OQ[14]/I1
    instance   DYNSR_RNI10OQ[14] (cell SB_LUT4)
    output pin DYNSR_RNI10OQ[14]/O
    net        DYNCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[59]
25) instance STATSR_RNIRM161[59] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[59] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[59]
    input  pin STATSR_RNIRM161[59]/I1
    instance   STATSR_RNIRM161[59] (cell SB_LUT4)
    output pin STATSR_RNIRM161[59]/O
    net        STATCNF_c[59]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[55]
26) instance STATSR_RNINI161[55] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[55] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[55]
    input  pin STATSR_RNINI161[55]/I1
    instance   STATSR_RNINI161[55] (cell SB_LUT4)
    output pin STATSR_RNINI161[55]/O
    net        STATCNF_c[55]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[48]
27) instance STATSR_RNIPJ061[48] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[48] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[48]
    input  pin STATSR_RNIPJ061[48]/I1
    instance   STATSR_RNIPJ061[48] (cell SB_LUT4)
    output pin STATSR_RNIPJ061[48]/O
    net        STATCNF_c[48]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[44]
28) instance STATSR_RNILF061[44] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[44] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[44]
    input  pin STATSR_RNILF061[44]/I1
    instance   STATSR_RNILF061[44] (cell SB_LUT4)
    output pin STATSR_RNILF061[44]/O
    net        STATCNF_c[44]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[37]
29) instance STATSR_RNINGV51[37] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[37] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[37]
    input  pin STATSR_RNINGV51[37]/I1
    instance   STATSR_RNINGV51[37] (cell SB_LUT4)
    output pin STATSR_RNINGV51[37]/O
    net        STATCNF_c[37]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[33]
30) instance STATSR_RNIJCV51[33] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[33] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[33]
    input  pin STATSR_RNIJCV51[33]/I1
    instance   STATSR_RNIJCV51[33] (cell SB_LUT4)
    output pin STATSR_RNIJCV51[33]/O
    net        STATCNF_c[33]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[52]
31) instance STATSR_RNIKF161[52] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[52] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[52]
    input  pin STATSR_RNIKF161[52]/I1
    instance   STATSR_RNIKF161[52] (cell SB_LUT4)
    output pin STATSR_RNIKF161[52]/O
    net        STATCNF_c[52]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[51]
32) instance STATSR_RNIJE161[51] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[51] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[51]
    input  pin STATSR_RNIJE161[51]/I1
    instance   STATSR_RNIJE161[51] (cell SB_LUT4)
    output pin STATSR_RNIJE161[51]/O
    net        STATCNF_c[51]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[50]
33) instance STATSR_RNIID161[50] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[50] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[50]
    input  pin STATSR_RNIID161[50]/I1
    instance   STATSR_RNIID161[50] (cell SB_LUT4)
    output pin STATSR_RNIID161[50]/O
    net        STATCNF_c[50]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[49]
34) instance STATSR_RNIQK061[49] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[49] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[49]
    input  pin STATSR_RNIQK061[49]/I1
    instance   STATSR_RNIQK061[49] (cell SB_LUT4)
    output pin STATSR_RNIQK061[49]/O
    net        STATCNF_c[49]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[47]
35) instance STATSR_RNIOI061[47] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[47] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[47]
    input  pin STATSR_RNIOI061[47]/I1
    instance   STATSR_RNIOI061[47] (cell SB_LUT4)
    output pin STATSR_RNIOI061[47]/O
    net        STATCNF_c[47]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[46]
36) instance STATSR_RNINH061[46] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[46] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[46]
    input  pin STATSR_RNINH061[46]/I1
    instance   STATSR_RNINH061[46] (cell SB_LUT4)
    output pin STATSR_RNINH061[46]/O
    net        STATCNF_c[46]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[45]
37) instance STATSR_RNIMG061[45] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[45] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[45]
    input  pin STATSR_RNIMG061[45]/I1
    instance   STATSR_RNIMG061[45] (cell SB_LUT4)
    output pin STATSR_RNIMG061[45]/O
    net        STATCNF_c[45]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[69]
38) instance STATSR_RNISO261[69] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[69] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[69]
    input  pin STATSR_RNISO261[69]/I1
    instance   STATSR_RNISO261[69] (cell SB_LUT4)
    output pin STATSR_RNISO261[69]/O
    net        STATCNF_c[69]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[68]
39) instance STATSR_RNIRN261[68] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[68] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[68]
    input  pin STATSR_RNIRN261[68]/I1
    instance   STATSR_RNIRN261[68] (cell SB_LUT4)
    output pin STATSR_RNIRN261[68]/O
    net        STATCNF_c[68]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[67]
40) instance STATSR_RNIQM261[67] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[67] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[67]
    input  pin STATSR_RNIQM261[67]/I1
    instance   STATSR_RNIQM261[67] (cell SB_LUT4)
    output pin STATSR_RNIQM261[67]/O
    net        STATCNF_c[67]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[66]
41) instance STATSR_RNIPL261[66] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[66] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[66]
    input  pin STATSR_RNIPL261[66]/I1
    instance   STATSR_RNIPL261[66] (cell SB_LUT4)
    output pin STATSR_RNIPL261[66]/O
    net        STATCNF_c[66]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[65]
42) instance STATSR_RNIOK261[65] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[65] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[65]
    input  pin STATSR_RNIOK261[65]/I1
    instance   STATSR_RNIOK261[65] (cell SB_LUT4)
    output pin STATSR_RNIOK261[65]/O
    net        STATCNF_c[65]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[64]
43) instance STATSR_RNINJ261[64] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[64] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[64]
    input  pin STATSR_RNINJ261[64]/I1
    instance   STATSR_RNINJ261[64] (cell SB_LUT4)
    output pin STATSR_RNINJ261[64]/O
    net        STATCNF_c[64]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[63]
44) instance STATSR_RNIMI261[63] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[63] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[63]
    input  pin STATSR_RNIMI261[63]/I1
    instance   STATSR_RNIMI261[63] (cell SB_LUT4)
    output pin STATSR_RNIMI261[63]/O
    net        STATCNF_c[63]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[62]
45) instance STATSR_RNILH261[62] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[62] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[62]
    input  pin STATSR_RNILH261[62]/I1
    instance   STATSR_RNILH261[62] (cell SB_LUT4)
    output pin STATSR_RNILH261[62]/O
    net        STATCNF_c[62]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[61]
46) instance STATSR_RNIKG261[61] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[61] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[61]
    input  pin STATSR_RNIKG261[61]/I1
    instance   STATSR_RNIKG261[61] (cell SB_LUT4)
    output pin STATSR_RNIKG261[61]/O
    net        STATCNF_c[61]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[60]
47) instance STATSR_RNIJF261[60] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[60] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[60]
    input  pin STATSR_RNIJF261[60]/I1
    instance   STATSR_RNIJF261[60] (cell SB_LUT4)
    output pin STATSR_RNIJF261[60]/O
    net        STATCNF_c[60]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[58]
48) instance STATSR_RNIQL161[58] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[58] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[58]
    input  pin STATSR_RNIQL161[58]/I1
    instance   STATSR_RNIQL161[58] (cell SB_LUT4)
    output pin STATSR_RNIQL161[58]/O
    net        STATCNF_c[58]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[57]
49) instance STATSR_RNIPK161[57] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[57] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[57]
    input  pin STATSR_RNIPK161[57]/I1
    instance   STATSR_RNIPK161[57] (cell SB_LUT4)
    output pin STATSR_RNIPK161[57]/O
    net        STATCNF_c[57]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[56]
50) instance STATSR_RNIOJ161[56] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[56] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[56]
    input  pin STATSR_RNIOJ161[56]/I1
    instance   STATSR_RNIOJ161[56] (cell SB_LUT4)
    output pin STATSR_RNIOJ161[56]/O
    net        STATCNF_c[56]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[54]
51) instance STATSR_RNIMH161[54] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[54] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[54]
    input  pin STATSR_RNIMH161[54]/I1
    instance   STATSR_RNIMH161[54] (cell SB_LUT4)
    output pin STATSR_RNIMH161[54]/O
    net        STATCNF_c[54]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[53]
52) instance STATSR_RNILG161[53] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[53] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[53]
    input  pin STATSR_RNILG161[53]/I1
    instance   STATSR_RNILG161[53] (cell SB_LUT4)
    output pin STATSR_RNILG161[53]/O
    net        STATCNF_c[53]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[84]
53) instance STATSR_RNIPN461[84] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[84] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[84]
    input  pin STATSR_RNIPN461[84]/I1
    instance   STATSR_RNIPN461[84] (cell SB_LUT4)
    output pin STATSR_RNIPN461[84]/O
    net        STATCNF_c[84]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[83]
54) instance STATSR_RNIOM461[83] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[83] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[83]
    input  pin STATSR_RNIOM461[83]/I1
    instance   STATSR_RNIOM461[83] (cell SB_LUT4)
    output pin STATSR_RNIOM461[83]/O
    net        STATCNF_c[83]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[82]
55) instance STATSR_RNINL461[82] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[82] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[82]
    input  pin STATSR_RNINL461[82]/I1
    instance   STATSR_RNINL461[82] (cell SB_LUT4)
    output pin STATSR_RNINL461[82]/O
    net        STATCNF_c[82]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[81]
56) instance STATSR_RNIMK461[81] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[81] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[81]
    input  pin STATSR_RNIMK461[81]/I1
    instance   STATSR_RNIMK461[81] (cell SB_LUT4)
    output pin STATSR_RNIMK461[81]/O
    net        STATCNF_c[81]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[80]
57) instance STATSR_RNILJ461[80] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[80] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[80]
    input  pin STATSR_RNILJ461[80]/I1
    instance   STATSR_RNILJ461[80] (cell SB_LUT4)
    output pin STATSR_RNILJ461[80]/O
    net        STATCNF_c[80]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[79]
58) instance STATSR_RNITQ361[79] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[79] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[79]
    input  pin STATSR_RNITQ361[79]/I1
    instance   STATSR_RNITQ361[79] (cell SB_LUT4)
    output pin STATSR_RNITQ361[79]/O
    net        STATCNF_c[79]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[78]
59) instance STATSR_RNISP361[78] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[78] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[78]
    input  pin STATSR_RNISP361[78]/I1
    instance   STATSR_RNISP361[78] (cell SB_LUT4)
    output pin STATSR_RNISP361[78]/O
    net        STATCNF_c[78]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[77]
60) instance STATSR_RNIRO361[77] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[77] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[77]
    input  pin STATSR_RNIRO361[77]/I1
    instance   STATSR_RNIRO361[77] (cell SB_LUT4)
    output pin STATSR_RNIRO361[77]/O
    net        STATCNF_c[77]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[76]
61) instance STATSR_RNIQN361[76] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[76] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[76]
    input  pin STATSR_RNIQN361[76]/I1
    instance   STATSR_RNIQN361[76] (cell SB_LUT4)
    output pin STATSR_RNIQN361[76]/O
    net        STATCNF_c[76]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[75]
62) instance STATSR_RNIPM361[75] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[75] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[75]
    input  pin STATSR_RNIPM361[75]/I1
    instance   STATSR_RNIPM361[75] (cell SB_LUT4)
    output pin STATSR_RNIPM361[75]/O
    net        STATCNF_c[75]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[74]
63) instance STATSR_RNIOL361[74] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[74] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[74]
    input  pin STATSR_RNIOL361[74]/I1
    instance   STATSR_RNIOL361[74] (cell SB_LUT4)
    output pin STATSR_RNIOL361[74]/O
    net        STATCNF_c[74]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[73]
64) instance STATSR_RNINK361[73] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[73] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[73]
    input  pin STATSR_RNINK361[73]/I1
    instance   STATSR_RNINK361[73] (cell SB_LUT4)
    output pin STATSR_RNINK361[73]/O
    net        STATCNF_c[73]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[72]
65) instance STATSR_RNIMJ361[72] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[72] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[72]
    input  pin STATSR_RNIMJ361[72]/I1
    instance   STATSR_RNIMJ361[72] (cell SB_LUT4)
    output pin STATSR_RNIMJ361[72]/O
    net        STATCNF_c[72]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[71]
66) instance STATSR_RNILI361[71] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[71] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[71]
    input  pin STATSR_RNILI361[71]/I1
    instance   STATSR_RNILI361[71] (cell SB_LUT4)
    output pin STATSR_RNILI361[71]/O
    net        STATCNF_c[71]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[70]
67) instance STATSR_RNIKH361[70] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[70] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[70]
    input  pin STATSR_RNIKH361[70]/I1
    instance   STATSR_RNIKH361[70] (cell SB_LUT4)
    output pin STATSR_RNIKH361[70]/O
    net        STATCNF_c[70]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[11]
68) instance DYNSR_RNIUSNQ[11] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[11]
    input  pin DYNSR_RNIUSNQ[11]/I1
    instance   DYNSR_RNIUSNQ[11] (cell SB_LUT4)
    output pin DYNSR_RNIUSNQ[11]/O
    net        DYNCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[10]
69) instance DYNSR_RNITRNQ[10] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[10]
    input  pin DYNSR_RNITRNQ[10]/I1
    instance   DYNSR_RNITRNQ[10] (cell SB_LUT4)
    output pin DYNSR_RNITRNQ[10]/O
    net        DYNCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[9]
70) instance DYNSR_RNILM4R[9] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[9]
    input  pin DYNSR_RNILM4R[9]/I1
    instance   DYNSR_RNILM4R[9] (cell SB_LUT4)
    output pin DYNSR_RNILM4R[9]/O
    net        DYNCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[8]
71) instance DYNSR_RNIKL4R[8] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[8]
    input  pin DYNSR_RNIKL4R[8]/I1
    instance   DYNSR_RNIKL4R[8] (cell SB_LUT4)
    output pin DYNSR_RNIKL4R[8]/O
    net        DYNCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[87]
72) instance STATSR_RNISQ4M[87] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[87] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[87]
    input  pin STATSR_RNISQ4M[87]/I1
    instance   STATSR_RNISQ4M[87] (cell SB_LUT4)
    output pin STATSR_RNISQ4M[87]/O
    net        STATCNF_c[87]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[86]
73) instance STATSR_RNIRP4M[86] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[86] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[86]
    input  pin STATSR_RNIRP4M[86]/I1
    instance   STATSR_RNIRP4M[86] (cell SB_LUT4)
    output pin STATSR_RNIRP4M[86]/O
    net        STATCNF_c[86]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[85]
74) instance STATSR_RNIQO461[85] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[85] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[85]
    input  pin STATSR_RNIQO461[85]/I1
    instance   STATSR_RNIQO461[85] (cell SB_LUT4)
    output pin STATSR_RNIQO461[85]/O
    net        STATCNF_c[85]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[29]
75) instance STATSR_RNIOGU51[29] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[29] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[29]
    input  pin STATSR_RNIOGU51[29]/I1
    instance   STATSR_RNIOGU51[29] (cell SB_LUT4)
    output pin STATSR_RNIOGU51[29]/O
    net        STATCNF_c[29]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[28]
76) instance STATSR_RNINFU51[28] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[28] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[28]
    input  pin STATSR_RNINFU51[28]/I1
    instance   STATSR_RNINFU51[28] (cell SB_LUT4)
    output pin STATSR_RNINFU51[28]/O
    net        STATCNF_c[28]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[27]
77) instance STATSR_RNIMEU51[27] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[27] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[27]
    input  pin STATSR_RNIMEU51[27]/I1
    instance   STATSR_RNIMEU51[27] (cell SB_LUT4)
    output pin STATSR_RNIMEU51[27]/O
    net        STATCNF_c[27]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[26]
78) instance STATSR_RNILDU51[26] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[26] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[26]
    input  pin STATSR_RNILDU51[26]/I1
    instance   STATSR_RNILDU51[26] (cell SB_LUT4)
    output pin STATSR_RNILDU51[26]/O
    net        STATCNF_c[26]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[25]
79) instance STATSR_RNIKCU51[25] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[25] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[25]
    input  pin STATSR_RNIKCU51[25]/I1
    instance   STATSR_RNIKCU51[25] (cell SB_LUT4)
    output pin STATSR_RNIKCU51[25]/O
    net        STATCNF_c[25]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[24]
80) instance STATSR_RNIJBU51[24] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[24] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[24]
    input  pin STATSR_RNIJBU51[24]/I1
    instance   STATSR_RNIJBU51[24] (cell SB_LUT4)
    output pin STATSR_RNIJBU51[24]/O
    net        STATCNF_c[24]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[22]
81) instance STATSR_RNIH9U51[22] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[22] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[22]
    input  pin STATSR_RNIH9U51[22]/I1
    instance   STATSR_RNIH9U51[22] (cell SB_LUT4)
    output pin STATSR_RNIH9U51[22]/O
    net        STATCNF_c[22]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[21]
82) instance STATSR_RNIG8U51[21] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[21] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[21]
    input  pin STATSR_RNIG8U51[21]/I1
    instance   STATSR_RNIG8U51[21] (cell SB_LUT4)
    output pin STATSR_RNIG8U51[21]/O
    net        STATCNF_c[21]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[20]
83) instance STATSR_RNIF7U51[20] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[20] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[20]
    input  pin STATSR_RNIF7U51[20]/I1
    instance   STATSR_RNIF7U51[20] (cell SB_LUT4)
    output pin STATSR_RNIF7U51[20]/O
    net        STATCNF_c[20]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[19]
84) instance STATSR_RNINET51[19] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[19] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[19]
    input  pin STATSR_RNINET51[19]/I1
    instance   STATSR_RNINET51[19] (cell SB_LUT4)
    output pin STATSR_RNINET51[19]/O
    net        STATCNF_c[19]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[18]
85) instance STATSR_RNIMDT51[18] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[18] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[18]
    input  pin STATSR_RNIMDT51[18]/I1
    instance   STATSR_RNIMDT51[18] (cell SB_LUT4)
    output pin STATSR_RNIMDT51[18]/O
    net        STATCNF_c[18]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[17]
86) instance STATSR_RNILCT51[17] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[17] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[17]
    input  pin STATSR_RNILCT51[17]/I1
    instance   STATSR_RNILCT51[17] (cell SB_LUT4)
    output pin STATSR_RNILCT51[17]/O
    net        STATCNF_c[17]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[16]
87) instance STATSR_RNIKBT51[16] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[16] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[16]
    input  pin STATSR_RNIKBT51[16]/I1
    instance   STATSR_RNIKBT51[16] (cell SB_LUT4)
    output pin STATSR_RNIKBT51[16]/O
    net        STATCNF_c[16]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[13]
88) instance DYNSR_RNI0VNQ[13] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[13]
    input  pin DYNSR_RNI0VNQ[13]/I1
    instance   DYNSR_RNI0VNQ[13] (cell SB_LUT4)
    output pin DYNSR_RNI0VNQ[13]/O
    net        DYNCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[12]
89) instance DYNSR_RNIVTNQ[12] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[12] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[12]
    input  pin DYNSR_RNIVTNQ[12]/I1
    instance   DYNSR_RNIVTNQ[12] (cell SB_LUT4)
    output pin DYNSR_RNIVTNQ[12]/O
    net        DYNCNF_c[12]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[11]
90) instance STATSR_RNIF6T51[11] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[11]
    input  pin STATSR_RNIF6T51[11]/I1
    instance   STATSR_RNIF6T51[11] (cell SB_LUT4)
    output pin STATSR_RNIF6T51[11]/O
    net        STATCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[1]
91) instance STATSR_RNIU6HP[1] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[1]
    input  pin STATSR_RNIU6HP[1]/I1
    instance   STATSR_RNIU6HP[1] (cell SB_LUT4)
    output pin STATSR_RNIU6HP[1]/O
    net        STATCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[0]
92) instance STATSR_RNIT5HP[0] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[0]
    input  pin STATSR_RNIT5HP[0]/I1
    instance   STATSR_RNIT5HP[0] (cell SB_LUT4)
    output pin STATSR_RNIT5HP[0]/O
    net        STATCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[43]
93) instance STATSR_RNIKE061[43] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[43] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[43]
    input  pin STATSR_RNIKE061[43]/I1
    instance   STATSR_RNIKE061[43] (cell SB_LUT4)
    output pin STATSR_RNIKE061[43]/O
    net        STATCNF_c[43]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[42]
94) instance STATSR_RNIJD061[42] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[42] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[42]
    input  pin STATSR_RNIJD061[42]/I1
    instance   STATSR_RNIJD061[42] (cell SB_LUT4)
    output pin STATSR_RNIJD061[42]/O
    net        STATCNF_c[42]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[41]
95) instance STATSR_RNIIC061[41] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[41] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[41]
    input  pin STATSR_RNIIC061[41]/I1
    instance   STATSR_RNIIC061[41] (cell SB_LUT4)
    output pin STATSR_RNIIC061[41]/O
    net        STATCNF_c[41]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[40]
96) instance STATSR_RNIHB061[40] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[40] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[40]
    input  pin STATSR_RNIHB061[40]/I1
    instance   STATSR_RNIHB061[40] (cell SB_LUT4)
    output pin STATSR_RNIHB061[40]/O
    net        STATCNF_c[40]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[39]
97) instance STATSR_RNIPIV51[39] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[39] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[39]
    input  pin STATSR_RNIPIV51[39]/I1
    instance   STATSR_RNIPIV51[39] (cell SB_LUT4)
    output pin STATSR_RNIPIV51[39]/O
    net        STATCNF_c[39]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[38]
98) instance STATSR_RNIOHV51[38] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[38] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[38]
    input  pin STATSR_RNIOHV51[38]/I1
    instance   STATSR_RNIOHV51[38] (cell SB_LUT4)
    output pin STATSR_RNIOHV51[38]/O
    net        STATCNF_c[38]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[36]
99) instance STATSR_RNIMFV51[36] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[36] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[36]
    input  pin STATSR_RNIMFV51[36]/I1
    instance   STATSR_RNIMFV51[36] (cell SB_LUT4)
    output pin STATSR_RNIMFV51[36]/O
    net        STATCNF_c[36]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[35]
100) instance STATSR_RNILEV51[35] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[35] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[35]
    input  pin STATSR_RNILEV51[35]/I1
    instance   STATSR_RNILEV51[35] (cell SB_LUT4)
    output pin STATSR_RNILEV51[35]/O
    net        STATCNF_c[35]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[34]
101) instance STATSR_RNIKDV51[34] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[34] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[32]
102) instance STATSR_RNIIBV51[32] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[32] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[31]
103) instance STATSR_RNIHAV51[31] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[31] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[12]
104) instance STATSR_RNIG7T51[12] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[12] (in view: work.config_register_latched_dec(verilog))
End of loops
@W: MT420 |Found inferred clock config_register_latched_dec|CLK with period 2.99ns. Please declare a user-defined clock on object "p:CLK"
@W: MT420 |Found inferred clock config_register_latched_dec|SEL with period 1000.00ns. Please declare a user-defined clock on object "p:SEL"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 09:23:42 2025
#


Top view:               config_register_latched_dec
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
config_register_latched_dec|SEL     1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
=========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK  config_register_latched_dec|CLK  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: config_register_latched_dec|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                                              Arrival           
Instance     Reference                           Type         Pin     Net          Time        Slack 
             Clock                                                                                   
-----------------------------------------------------------------------------------------------------
DYNSR[0]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
DYNSR[1]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
DYNSR[2]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
DYNSR[3]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
DYNSR[4]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
DYNSR[5]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
DYNSR[6]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
DYNSR[7]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
DYNSR[8]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
DYNSR[9]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
=====================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                           Type         Pin     Net          Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
DYNSR[1]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[0]     2.836        -0.528
DYNSR[2]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[1]     2.836        -0.528
DYNSR[3]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[2]     2.836        -0.528
DYNSR[4]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[3]     2.836        -0.528
DYNSR[5]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[4]     2.836        -0.528
DYNSR[6]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[5]     2.836        -0.528
DYNSR[7]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[6]     2.836        -0.528
DYNSR[8]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[7]     2.836        -0.528
DYNSR[9]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[8]     2.836        -0.528
DYNSR[10]     config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[9]     2.836        -0.528
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[0] / Q
    Ending point:                            DYNSR[1] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[0]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]           Net          -        -       2.568     -           2         
DYNSR[1]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[1] / Q
    Ending point:                            DYNSR[2] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[1]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]           Net          -        -       2.568     -           2         
DYNSR[2]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[2] / Q
    Ending point:                            DYNSR[3] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[2]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]           Net          -        -       2.568     -           2         
DYNSR[3]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[3] / Q
    Ending point:                            DYNSR[4] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[3]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]           Net          -        -       2.568     -           2         
DYNSR[4]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[4] / Q
    Ending point:                            DYNSR[5] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[4]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]           Net          -        -       2.568     -           2         
DYNSR[5]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

---------------------------------------
Resource Usage Report for config_register_latched_dec 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
SB_LUT4         273 uses

I/O ports: 258
I/O primitives: 258
SB_GB_IO       1 use
SB_IO          257 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   config_register_latched_dec|SEL: 1
   config_register_latched_dec|CLK: 1

@S |Mapping Summary:
Total  LUTs: 273 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 273 = 273 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:23:42 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: config_register_latched_dec

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\config_register_latched_dec_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\config_register_latched_dec_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	273
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	257
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 257
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 257
                                            ------
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 09:34:46 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@E: CG285 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":145:16:145:22|Expecting statement
@E: CS187 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":190:0:190:8|Expecting endmodule
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:34:46 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:34:46 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 09:35:07 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
Verilog syntax check successful!
Selecting top level module config_register_latched_dec
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:35:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:35:07 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:35:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:35:08 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 09:35:08 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist config_register_latched_dec

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                               Requested      Requested     Clock        Clock                     Clock
Clock                               Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     104  
config_register_latched_dec|SEL     1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     208  
=============================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock config_register_latched_dec|SEL which controls 208 sequential elements including STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock config_register_latched_dec|CLK which controls 104 sequential elements including STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:35:09 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 09:35:09 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		 171 /       104


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":28:7:28:9|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)

Warning: Found 104 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[4]
1) instance DYNCNF_1_latch[4] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[4]
    input  pin DYNCNF_1_latch[4]/I1
    instance   DYNCNF_1_latch[4] (cell SB_LUT4)
    output pin DYNCNF_1_latch[4]/O
    net        DYNCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[5]
2) instance DYNCNF_1_latch[5] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[5]
    input  pin DYNCNF_1_latch[5]/I1
    instance   DYNCNF_1_latch[5] (cell SB_LUT4)
    output pin DYNCNF_1_latch[5]/O
    net        DYNCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[6]
3) instance DYNCNF_1_latch[6] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[6]
    input  pin DYNCNF_1_latch[6]/I1
    instance   DYNCNF_1_latch[6] (cell SB_LUT4)
    output pin DYNCNF_1_latch[6]/O
    net        DYNCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[3]
4) instance DYNCNF_1_latch[3] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[3]
    input  pin DYNCNF_1_latch[3]/I1
    instance   DYNCNF_1_latch[3] (cell SB_LUT4)
    output pin DYNCNF_1_latch[3]/O
    net        DYNCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[7]
5) instance DYNCNF_1_latch[7] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[7]
    input  pin DYNCNF_1_latch[7]/I1
    instance   DYNCNF_1_latch[7] (cell SB_LUT4)
    output pin DYNCNF_1_latch[7]/O
    net        DYNCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[2]
6) instance DYNCNF_1_latch[2] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[2]
    input  pin DYNCNF_1_latch[2]/I1
    instance   DYNCNF_1_latch[2] (cell SB_LUT4)
    output pin DYNCNF_1_latch[2]/O
    net        DYNCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[0]
7) instance DYNCNF_1_latch[0] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[0]
    input  pin DYNCNF_1_latch[0]/I1
    instance   DYNCNF_1_latch[0] (cell SB_LUT4)
    output pin DYNCNF_1_latch[0]/O
    net        DYNCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[1]
8) instance DYNCNF_1_latch[1] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[1]
    input  pin DYNCNF_1_latch[1]/I1
    instance   DYNCNF_1_latch[1] (cell SB_LUT4)
    output pin DYNCNF_1_latch[1]/O
    net        DYNCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[30]
9) instance STATCNF_1_latch[30] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[30] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[30]
    input  pin STATCNF_1_latch[30]/I1
    instance   STATCNF_1_latch[30] (cell SB_LUT4)
    output pin STATCNF_1_latch[30]/O
    net        STATCNF_c[30]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[23]
10) instance STATCNF_1_latch[23] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[23] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[23]
    input  pin STATCNF_1_latch[23]/I1
    instance   STATCNF_1_latch[23] (cell SB_LUT4)
    output pin STATCNF_1_latch[23]/O
    net        STATCNF_c[23]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[15]
11) instance STATCNF_1_latch[15] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[15]
    input  pin STATCNF_1_latch[15]/I1
    instance   STATCNF_1_latch[15] (cell SB_LUT4)
    output pin STATCNF_1_latch[15]/O
    net        STATCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[14]
12) instance STATCNF_1_latch[14] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[14]
    input  pin STATCNF_1_latch[14]/I1
    instance   STATCNF_1_latch[14] (cell SB_LUT4)
    output pin STATCNF_1_latch[14]/O
    net        STATCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[13]
13) instance STATCNF_1_latch[13] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[13]
    input  pin STATCNF_1_latch[13]/I1
    instance   STATCNF_1_latch[13] (cell SB_LUT4)
    output pin STATCNF_1_latch[13]/O
    net        STATCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[10]
14) instance STATCNF_1_latch[10] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[10]
    input  pin STATCNF_1_latch[10]/I1
    instance   STATCNF_1_latch[10] (cell SB_LUT4)
    output pin STATCNF_1_latch[10]/O
    net        STATCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[9]
15) instance STATCNF_1_latch[9] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[9]
    input  pin STATCNF_1_latch[9]/I1
    instance   STATCNF_1_latch[9] (cell SB_LUT4)
    output pin STATCNF_1_latch[9]/O
    net        STATCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[8]
16) instance STATCNF_1_latch[8] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[8]
    input  pin STATCNF_1_latch[8]/I1
    instance   STATCNF_1_latch[8] (cell SB_LUT4)
    output pin STATCNF_1_latch[8]/O
    net        STATCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[7]
17) instance STATCNF_1_latch[7] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[7]
    input  pin STATCNF_1_latch[7]/I1
    instance   STATCNF_1_latch[7] (cell SB_LUT4)
    output pin STATCNF_1_latch[7]/O
    net        STATCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[6]
18) instance STATCNF_1_latch[6] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[6]
    input  pin STATCNF_1_latch[6]/I1
    instance   STATCNF_1_latch[6] (cell SB_LUT4)
    output pin STATCNF_1_latch[6]/O
    net        STATCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[5]
19) instance STATCNF_1_latch[5] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[5]
    input  pin STATCNF_1_latch[5]/I1
    instance   STATCNF_1_latch[5] (cell SB_LUT4)
    output pin STATCNF_1_latch[5]/O
    net        STATCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[4]
20) instance STATCNF_1_latch[4] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[4]
    input  pin STATCNF_1_latch[4]/I1
    instance   STATCNF_1_latch[4] (cell SB_LUT4)
    output pin STATCNF_1_latch[4]/O
    net        STATCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[3]
21) instance STATCNF_1_latch[3] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[3]
    input  pin STATCNF_1_latch[3]/I1
    instance   STATCNF_1_latch[3] (cell SB_LUT4)
    output pin STATCNF_1_latch[3]/O
    net        STATCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[2]
22) instance STATCNF_1_latch[2] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[2]
    input  pin STATCNF_1_latch[2]/I1
    instance   STATCNF_1_latch[2] (cell SB_LUT4)
    output pin STATCNF_1_latch[2]/O
    net        STATCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[15]
23) instance DYNCNF_1_latch[15] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[15]
    input  pin DYNCNF_1_latch[15]/I1
    instance   DYNCNF_1_latch[15] (cell SB_LUT4)
    output pin DYNCNF_1_latch[15]/O
    net        DYNCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[14]
24) instance DYNCNF_1_latch[14] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[14]
    input  pin DYNCNF_1_latch[14]/I1
    instance   DYNCNF_1_latch[14] (cell SB_LUT4)
    output pin DYNCNF_1_latch[14]/O
    net        DYNCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[59]
25) instance STATCNF_1_latch[59] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[59] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[59]
    input  pin STATCNF_1_latch[59]/I1
    instance   STATCNF_1_latch[59] (cell SB_LUT4)
    output pin STATCNF_1_latch[59]/O
    net        STATCNF_c[59]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[55]
26) instance STATCNF_1_latch[55] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[55] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[55]
    input  pin STATCNF_1_latch[55]/I1
    instance   STATCNF_1_latch[55] (cell SB_LUT4)
    output pin STATCNF_1_latch[55]/O
    net        STATCNF_c[55]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[48]
27) instance STATCNF_1_latch[48] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[48] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[48]
    input  pin STATCNF_1_latch[48]/I1
    instance   STATCNF_1_latch[48] (cell SB_LUT4)
    output pin STATCNF_1_latch[48]/O
    net        STATCNF_c[48]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[44]
28) instance STATCNF_1_latch[44] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[44] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[44]
    input  pin STATCNF_1_latch[44]/I1
    instance   STATCNF_1_latch[44] (cell SB_LUT4)
    output pin STATCNF_1_latch[44]/O
    net        STATCNF_c[44]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[37]
29) instance STATCNF_1_latch[37] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[37] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[37]
    input  pin STATCNF_1_latch[37]/I1
    instance   STATCNF_1_latch[37] (cell SB_LUT4)
    output pin STATCNF_1_latch[37]/O
    net        STATCNF_c[37]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[33]
30) instance STATCNF_1_latch[33] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[33] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[33]
    input  pin STATCNF_1_latch[33]/I1
    instance   STATCNF_1_latch[33] (cell SB_LUT4)
    output pin STATCNF_1_latch[33]/O
    net        STATCNF_c[33]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[52]
31) instance STATCNF_1_latch[52] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[52] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[52]
    input  pin STATCNF_1_latch[52]/I1
    instance   STATCNF_1_latch[52] (cell SB_LUT4)
    output pin STATCNF_1_latch[52]/O
    net        STATCNF_c[52]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[51]
32) instance STATCNF_1_latch[51] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[51] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[51]
    input  pin STATCNF_1_latch[51]/I1
    instance   STATCNF_1_latch[51] (cell SB_LUT4)
    output pin STATCNF_1_latch[51]/O
    net        STATCNF_c[51]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[50]
33) instance STATCNF_1_latch[50] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[50] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[50]
    input  pin STATCNF_1_latch[50]/I1
    instance   STATCNF_1_latch[50] (cell SB_LUT4)
    output pin STATCNF_1_latch[50]/O
    net        STATCNF_c[50]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[49]
34) instance STATCNF_1_latch[49] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[49] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[49]
    input  pin STATCNF_1_latch[49]/I1
    instance   STATCNF_1_latch[49] (cell SB_LUT4)
    output pin STATCNF_1_latch[49]/O
    net        STATCNF_c[49]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[47]
35) instance STATCNF_1_latch[47] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[47] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[47]
    input  pin STATCNF_1_latch[47]/I1
    instance   STATCNF_1_latch[47] (cell SB_LUT4)
    output pin STATCNF_1_latch[47]/O
    net        STATCNF_c[47]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[46]
36) instance STATCNF_1_latch[46] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[46] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[46]
    input  pin STATCNF_1_latch[46]/I1
    instance   STATCNF_1_latch[46] (cell SB_LUT4)
    output pin STATCNF_1_latch[46]/O
    net        STATCNF_c[46]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[45]
37) instance STATCNF_1_latch[45] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[45] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[45]
    input  pin STATCNF_1_latch[45]/I1
    instance   STATCNF_1_latch[45] (cell SB_LUT4)
    output pin STATCNF_1_latch[45]/O
    net        STATCNF_c[45]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[69]
38) instance STATCNF_1_latch[69] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[69] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[69]
    input  pin STATCNF_1_latch[69]/I1
    instance   STATCNF_1_latch[69] (cell SB_LUT4)
    output pin STATCNF_1_latch[69]/O
    net        STATCNF_c[69]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[68]
39) instance STATCNF_1_latch[68] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[68] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[68]
    input  pin STATCNF_1_latch[68]/I1
    instance   STATCNF_1_latch[68] (cell SB_LUT4)
    output pin STATCNF_1_latch[68]/O
    net        STATCNF_c[68]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[67]
40) instance STATCNF_1_latch[67] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[67] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[67]
    input  pin STATCNF_1_latch[67]/I1
    instance   STATCNF_1_latch[67] (cell SB_LUT4)
    output pin STATCNF_1_latch[67]/O
    net        STATCNF_c[67]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[66]
41) instance STATCNF_1_latch[66] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[66] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[66]
    input  pin STATCNF_1_latch[66]/I1
    instance   STATCNF_1_latch[66] (cell SB_LUT4)
    output pin STATCNF_1_latch[66]/O
    net        STATCNF_c[66]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[65]
42) instance STATCNF_1_latch[65] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[65] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[65]
    input  pin STATCNF_1_latch[65]/I1
    instance   STATCNF_1_latch[65] (cell SB_LUT4)
    output pin STATCNF_1_latch[65]/O
    net        STATCNF_c[65]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[64]
43) instance STATCNF_1_latch[64] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[64] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[64]
    input  pin STATCNF_1_latch[64]/I1
    instance   STATCNF_1_latch[64] (cell SB_LUT4)
    output pin STATCNF_1_latch[64]/O
    net        STATCNF_c[64]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[63]
44) instance STATCNF_1_latch[63] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[63] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[63]
    input  pin STATCNF_1_latch[63]/I1
    instance   STATCNF_1_latch[63] (cell SB_LUT4)
    output pin STATCNF_1_latch[63]/O
    net        STATCNF_c[63]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[62]
45) instance STATCNF_1_latch[62] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[62] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[62]
    input  pin STATCNF_1_latch[62]/I1
    instance   STATCNF_1_latch[62] (cell SB_LUT4)
    output pin STATCNF_1_latch[62]/O
    net        STATCNF_c[62]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[61]
46) instance STATCNF_1_latch[61] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[61] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[61]
    input  pin STATCNF_1_latch[61]/I1
    instance   STATCNF_1_latch[61] (cell SB_LUT4)
    output pin STATCNF_1_latch[61]/O
    net        STATCNF_c[61]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[60]
47) instance STATCNF_1_latch[60] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[60] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[60]
    input  pin STATCNF_1_latch[60]/I1
    instance   STATCNF_1_latch[60] (cell SB_LUT4)
    output pin STATCNF_1_latch[60]/O
    net        STATCNF_c[60]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[58]
48) instance STATCNF_1_latch[58] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[58] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[58]
    input  pin STATCNF_1_latch[58]/I1
    instance   STATCNF_1_latch[58] (cell SB_LUT4)
    output pin STATCNF_1_latch[58]/O
    net        STATCNF_c[58]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[57]
49) instance STATCNF_1_latch[57] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[57] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[57]
    input  pin STATCNF_1_latch[57]/I1
    instance   STATCNF_1_latch[57] (cell SB_LUT4)
    output pin STATCNF_1_latch[57]/O
    net        STATCNF_c[57]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[56]
50) instance STATCNF_1_latch[56] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[56] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[56]
    input  pin STATCNF_1_latch[56]/I1
    instance   STATCNF_1_latch[56] (cell SB_LUT4)
    output pin STATCNF_1_latch[56]/O
    net        STATCNF_c[56]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[54]
51) instance STATCNF_1_latch[54] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[54] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[54]
    input  pin STATCNF_1_latch[54]/I1
    instance   STATCNF_1_latch[54] (cell SB_LUT4)
    output pin STATCNF_1_latch[54]/O
    net        STATCNF_c[54]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[53]
52) instance STATCNF_1_latch[53] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[53] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[53]
    input  pin STATCNF_1_latch[53]/I1
    instance   STATCNF_1_latch[53] (cell SB_LUT4)
    output pin STATCNF_1_latch[53]/O
    net        STATCNF_c[53]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[84]
53) instance STATCNF_1_latch[84] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[84] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[84]
    input  pin STATCNF_1_latch[84]/I1
    instance   STATCNF_1_latch[84] (cell SB_LUT4)
    output pin STATCNF_1_latch[84]/O
    net        STATCNF_c[84]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[83]
54) instance STATCNF_1_latch[83] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[83] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[83]
    input  pin STATCNF_1_latch[83]/I1
    instance   STATCNF_1_latch[83] (cell SB_LUT4)
    output pin STATCNF_1_latch[83]/O
    net        STATCNF_c[83]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[82]
55) instance STATCNF_1_latch[82] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[82] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[82]
    input  pin STATCNF_1_latch[82]/I1
    instance   STATCNF_1_latch[82] (cell SB_LUT4)
    output pin STATCNF_1_latch[82]/O
    net        STATCNF_c[82]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[81]
56) instance STATCNF_1_latch[81] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[81] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[81]
    input  pin STATCNF_1_latch[81]/I1
    instance   STATCNF_1_latch[81] (cell SB_LUT4)
    output pin STATCNF_1_latch[81]/O
    net        STATCNF_c[81]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[80]
57) instance STATCNF_1_latch[80] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[80] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[80]
    input  pin STATCNF_1_latch[80]/I1
    instance   STATCNF_1_latch[80] (cell SB_LUT4)
    output pin STATCNF_1_latch[80]/O
    net        STATCNF_c[80]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[79]
58) instance STATCNF_1_latch[79] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[79] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[79]
    input  pin STATCNF_1_latch[79]/I1
    instance   STATCNF_1_latch[79] (cell SB_LUT4)
    output pin STATCNF_1_latch[79]/O
    net        STATCNF_c[79]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[78]
59) instance STATCNF_1_latch[78] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[78] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[78]
    input  pin STATCNF_1_latch[78]/I1
    instance   STATCNF_1_latch[78] (cell SB_LUT4)
    output pin STATCNF_1_latch[78]/O
    net        STATCNF_c[78]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[77]
60) instance STATCNF_1_latch[77] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[77] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[77]
    input  pin STATCNF_1_latch[77]/I1
    instance   STATCNF_1_latch[77] (cell SB_LUT4)
    output pin STATCNF_1_latch[77]/O
    net        STATCNF_c[77]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[76]
61) instance STATCNF_1_latch[76] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[76] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[76]
    input  pin STATCNF_1_latch[76]/I1
    instance   STATCNF_1_latch[76] (cell SB_LUT4)
    output pin STATCNF_1_latch[76]/O
    net        STATCNF_c[76]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[75]
62) instance STATCNF_1_latch[75] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[75] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[75]
    input  pin STATCNF_1_latch[75]/I1
    instance   STATCNF_1_latch[75] (cell SB_LUT4)
    output pin STATCNF_1_latch[75]/O
    net        STATCNF_c[75]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[74]
63) instance STATCNF_1_latch[74] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[74] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[74]
    input  pin STATCNF_1_latch[74]/I1
    instance   STATCNF_1_latch[74] (cell SB_LUT4)
    output pin STATCNF_1_latch[74]/O
    net        STATCNF_c[74]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[73]
64) instance STATCNF_1_latch[73] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[73] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[73]
    input  pin STATCNF_1_latch[73]/I1
    instance   STATCNF_1_latch[73] (cell SB_LUT4)
    output pin STATCNF_1_latch[73]/O
    net        STATCNF_c[73]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[72]
65) instance STATCNF_1_latch[72] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[72] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[72]
    input  pin STATCNF_1_latch[72]/I1
    instance   STATCNF_1_latch[72] (cell SB_LUT4)
    output pin STATCNF_1_latch[72]/O
    net        STATCNF_c[72]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[71]
66) instance STATCNF_1_latch[71] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[71] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[71]
    input  pin STATCNF_1_latch[71]/I1
    instance   STATCNF_1_latch[71] (cell SB_LUT4)
    output pin STATCNF_1_latch[71]/O
    net        STATCNF_c[71]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[70]
67) instance STATCNF_1_latch[70] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[70] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[70]
    input  pin STATCNF_1_latch[70]/I1
    instance   STATCNF_1_latch[70] (cell SB_LUT4)
    output pin STATCNF_1_latch[70]/O
    net        STATCNF_c[70]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[11]
68) instance DYNCNF_1_latch[11] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[11]
    input  pin DYNCNF_1_latch[11]/I1
    instance   DYNCNF_1_latch[11] (cell SB_LUT4)
    output pin DYNCNF_1_latch[11]/O
    net        DYNCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[10]
69) instance DYNCNF_1_latch[10] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[10]
    input  pin DYNCNF_1_latch[10]/I1
    instance   DYNCNF_1_latch[10] (cell SB_LUT4)
    output pin DYNCNF_1_latch[10]/O
    net        DYNCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[9]
70) instance DYNCNF_1_latch[9] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[9]
    input  pin DYNCNF_1_latch[9]/I1
    instance   DYNCNF_1_latch[9] (cell SB_LUT4)
    output pin DYNCNF_1_latch[9]/O
    net        DYNCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[8]
71) instance DYNCNF_1_latch[8] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[8]
    input  pin DYNCNF_1_latch[8]/I1
    instance   DYNCNF_1_latch[8] (cell SB_LUT4)
    output pin DYNCNF_1_latch[8]/O
    net        DYNCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[87]
72) instance STATCNF_1_latch[87] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[87] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[87]
    input  pin STATCNF_1_latch[87]/I1
    instance   STATCNF_1_latch[87] (cell SB_LUT4)
    output pin STATCNF_1_latch[87]/O
    net        STATCNF_c[87]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[86]
73) instance STATCNF_1_latch[86] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[86] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[86]
    input  pin STATCNF_1_latch[86]/I1
    instance   STATCNF_1_latch[86] (cell SB_LUT4)
    output pin STATCNF_1_latch[86]/O
    net        STATCNF_c[86]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[85]
74) instance STATCNF_1_latch[85] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[85] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[85]
    input  pin STATCNF_1_latch[85]/I1
    instance   STATCNF_1_latch[85] (cell SB_LUT4)
    output pin STATCNF_1_latch[85]/O
    net        STATCNF_c[85]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[29]
75) instance STATCNF_1_latch[29] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[29] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[29]
    input  pin STATCNF_1_latch[29]/I1
    instance   STATCNF_1_latch[29] (cell SB_LUT4)
    output pin STATCNF_1_latch[29]/O
    net        STATCNF_c[29]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[28]
76) instance STATCNF_1_latch[28] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[28] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[28]
    input  pin STATCNF_1_latch[28]/I1
    instance   STATCNF_1_latch[28] (cell SB_LUT4)
    output pin STATCNF_1_latch[28]/O
    net        STATCNF_c[28]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[27]
77) instance STATCNF_1_latch[27] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[27] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[27]
    input  pin STATCNF_1_latch[27]/I1
    instance   STATCNF_1_latch[27] (cell SB_LUT4)
    output pin STATCNF_1_latch[27]/O
    net        STATCNF_c[27]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[26]
78) instance STATCNF_1_latch[26] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[26] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[26]
    input  pin STATCNF_1_latch[26]/I1
    instance   STATCNF_1_latch[26] (cell SB_LUT4)
    output pin STATCNF_1_latch[26]/O
    net        STATCNF_c[26]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[25]
79) instance STATCNF_1_latch[25] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[25] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[25]
    input  pin STATCNF_1_latch[25]/I1
    instance   STATCNF_1_latch[25] (cell SB_LUT4)
    output pin STATCNF_1_latch[25]/O
    net        STATCNF_c[25]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[24]
80) instance STATCNF_1_latch[24] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[24] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[24]
    input  pin STATCNF_1_latch[24]/I1
    instance   STATCNF_1_latch[24] (cell SB_LUT4)
    output pin STATCNF_1_latch[24]/O
    net        STATCNF_c[24]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[22]
81) instance STATCNF_1_latch[22] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[22] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[22]
    input  pin STATCNF_1_latch[22]/I1
    instance   STATCNF_1_latch[22] (cell SB_LUT4)
    output pin STATCNF_1_latch[22]/O
    net        STATCNF_c[22]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[21]
82) instance STATCNF_1_latch[21] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[21] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[21]
    input  pin STATCNF_1_latch[21]/I1
    instance   STATCNF_1_latch[21] (cell SB_LUT4)
    output pin STATCNF_1_latch[21]/O
    net        STATCNF_c[21]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[20]
83) instance STATCNF_1_latch[20] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[20] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[20]
    input  pin STATCNF_1_latch[20]/I1
    instance   STATCNF_1_latch[20] (cell SB_LUT4)
    output pin STATCNF_1_latch[20]/O
    net        STATCNF_c[20]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[19]
84) instance STATCNF_1_latch[19] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[19] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[19]
    input  pin STATCNF_1_latch[19]/I1
    instance   STATCNF_1_latch[19] (cell SB_LUT4)
    output pin STATCNF_1_latch[19]/O
    net        STATCNF_c[19]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[18]
85) instance STATCNF_1_latch[18] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[18] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[18]
    input  pin STATCNF_1_latch[18]/I1
    instance   STATCNF_1_latch[18] (cell SB_LUT4)
    output pin STATCNF_1_latch[18]/O
    net        STATCNF_c[18]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[17]
86) instance STATCNF_1_latch[17] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[17] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[17]
    input  pin STATCNF_1_latch[17]/I1
    instance   STATCNF_1_latch[17] (cell SB_LUT4)
    output pin STATCNF_1_latch[17]/O
    net        STATCNF_c[17]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[16]
87) instance STATCNF_1_latch[16] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[16] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[16]
    input  pin STATCNF_1_latch[16]/I1
    instance   STATCNF_1_latch[16] (cell SB_LUT4)
    output pin STATCNF_1_latch[16]/O
    net        STATCNF_c[16]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[13]
88) instance DYNCNF_1_latch[13] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[13]
    input  pin DYNCNF_1_latch[13]/I1
    instance   DYNCNF_1_latch[13] (cell SB_LUT4)
    output pin DYNCNF_1_latch[13]/O
    net        DYNCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[12]
89) instance DYNCNF_1_latch[12] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[12] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[12]
    input  pin DYNCNF_1_latch[12]/I1
    instance   DYNCNF_1_latch[12] (cell SB_LUT4)
    output pin DYNCNF_1_latch[12]/O
    net        DYNCNF_c[12]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[11]
90) instance STATCNF_1_latch[11] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[11]
    input  pin STATCNF_1_latch[11]/I1
    instance   STATCNF_1_latch[11] (cell SB_LUT4)
    output pin STATCNF_1_latch[11]/O
    net        STATCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[1]
91) instance STATCNF_1_latch[1] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[1]
    input  pin STATCNF_1_latch[1]/I1
    instance   STATCNF_1_latch[1] (cell SB_LUT4)
    output pin STATCNF_1_latch[1]/O
    net        STATCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[0]
92) instance STATCNF_1_latch[0] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[0]
    input  pin STATCNF_1_latch[0]/I1
    instance   STATCNF_1_latch[0] (cell SB_LUT4)
    output pin STATCNF_1_latch[0]/O
    net        STATCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[43]
93) instance STATCNF_1_latch[43] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[43] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[43]
    input  pin STATCNF_1_latch[43]/I1
    instance   STATCNF_1_latch[43] (cell SB_LUT4)
    output pin STATCNF_1_latch[43]/O
    net        STATCNF_c[43]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[42]
94) instance STATCNF_1_latch[42] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[42] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[42]
    input  pin STATCNF_1_latch[42]/I1
    instance   STATCNF_1_latch[42] (cell SB_LUT4)
    output pin STATCNF_1_latch[42]/O
    net        STATCNF_c[42]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[41]
95) instance STATCNF_1_latch[41] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[41] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[41]
    input  pin STATCNF_1_latch[41]/I1
    instance   STATCNF_1_latch[41] (cell SB_LUT4)
    output pin STATCNF_1_latch[41]/O
    net        STATCNF_c[41]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[40]
96) instance STATCNF_1_latch[40] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[40] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[40]
    input  pin STATCNF_1_latch[40]/I1
    instance   STATCNF_1_latch[40] (cell SB_LUT4)
    output pin STATCNF_1_latch[40]/O
    net        STATCNF_c[40]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[39]
97) instance STATCNF_1_latch[39] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[39] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[39]
    input  pin STATCNF_1_latch[39]/I1
    instance   STATCNF_1_latch[39] (cell SB_LUT4)
    output pin STATCNF_1_latch[39]/O
    net        STATCNF_c[39]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[38]
98) instance STATCNF_1_latch[38] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[38] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[38]
    input  pin STATCNF_1_latch[38]/I1
    instance   STATCNF_1_latch[38] (cell SB_LUT4)
    output pin STATCNF_1_latch[38]/O
    net        STATCNF_c[38]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[36]
99) instance STATCNF_1_latch[36] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[36] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[36]
    input  pin STATCNF_1_latch[36]/I1
    instance   STATCNF_1_latch[36] (cell SB_LUT4)
    output pin STATCNF_1_latch[36]/O
    net        STATCNF_c[36]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[35]
100) instance STATCNF_1_latch[35] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[35] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[35]
    input  pin STATCNF_1_latch[35]/I1
    instance   STATCNF_1_latch[35] (cell SB_LUT4)
    output pin STATCNF_1_latch[35]/O
    net        STATCNF_c[35]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[34]
101) instance STATCNF_1_latch[34] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[34] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[32]
102) instance STATCNF_1_latch[32] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[32] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[31]
103) instance STATCNF_1_latch[31] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[31] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[12]
104) instance STATCNF_1_latch[12] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[12] (in view: work.config_register_latched_dec(verilog))
End of loops
@W: MT453 |clock period is too long for clock config_register_latched_dec|CLK, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               104        STATSR[86]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 146MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Warning: Found 104 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[4]
1) instance DYNSR_RNIGH4R[4] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[4]
    input  pin DYNSR_RNIGH4R[4]/I1
    instance   DYNSR_RNIGH4R[4] (cell SB_LUT4)
    output pin DYNSR_RNIGH4R[4]/O
    net        DYNCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[5]
2) instance DYNSR_RNIHI4R[5] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[5]
    input  pin DYNSR_RNIHI4R[5]/I1
    instance   DYNSR_RNIHI4R[5] (cell SB_LUT4)
    output pin DYNSR_RNIHI4R[5]/O
    net        DYNCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[6]
3) instance DYNSR_RNIIJ4R[6] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[6]
    input  pin DYNSR_RNIIJ4R[6]/I1
    instance   DYNSR_RNIIJ4R[6] (cell SB_LUT4)
    output pin DYNSR_RNIIJ4R[6]/O
    net        DYNCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[3]
4) instance DYNSR_RNIFG4R[3] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[3]
    input  pin DYNSR_RNIFG4R[3]/I1
    instance   DYNSR_RNIFG4R[3] (cell SB_LUT4)
    output pin DYNSR_RNIFG4R[3]/O
    net        DYNCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[7]
5) instance DYNSR_RNIJK4R[7] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[7]
    input  pin DYNSR_RNIJK4R[7]/I1
    instance   DYNSR_RNIJK4R[7] (cell SB_LUT4)
    output pin DYNSR_RNIJK4R[7]/O
    net        DYNCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[2]
6) instance DYNSR_RNIEF4R[2] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[2]
    input  pin DYNSR_RNIEF4R[2]/I1
    instance   DYNSR_RNIEF4R[2] (cell SB_LUT4)
    output pin DYNSR_RNIEF4R[2]/O
    net        DYNCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[0]
7) instance DYNSR_RNICD4R[0] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[0]
    input  pin DYNSR_RNICD4R[0]/I1
    instance   DYNSR_RNICD4R[0] (cell SB_LUT4)
    output pin DYNSR_RNICD4R[0]/O
    net        DYNCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[1]
8) instance DYNSR_RNIDE4R[1] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[1]
    input  pin DYNSR_RNIDE4R[1]/I1
    instance   DYNSR_RNIDE4R[1] (cell SB_LUT4)
    output pin DYNSR_RNIDE4R[1]/O
    net        DYNCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[30]
9) instance STATSR_RNIG9V51[30] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[30] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[30]
    input  pin STATSR_RNIG9V51[30]/I1
    instance   STATSR_RNIG9V51[30] (cell SB_LUT4)
    output pin STATSR_RNIG9V51[30]/O
    net        STATCNF_c[30]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[23]
10) instance STATSR_RNIIAU51[23] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[23] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[23]
    input  pin STATSR_RNIIAU51[23]/I1
    instance   STATSR_RNIIAU51[23] (cell SB_LUT4)
    output pin STATSR_RNIIAU51[23]/O
    net        STATCNF_c[23]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[15]
11) instance STATSR_RNIJAT51[15] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[15]
    input  pin STATSR_RNIJAT51[15]/I1
    instance   STATSR_RNIJAT51[15] (cell SB_LUT4)
    output pin STATSR_RNIJAT51[15]/O
    net        STATCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[14]
12) instance STATSR_RNII9T51[14] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[14]
    input  pin STATSR_RNII9T51[14]/I1
    instance   STATSR_RNII9T51[14] (cell SB_LUT4)
    output pin STATSR_RNII9T51[14]/O
    net        STATCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[13]
13) instance STATSR_RNIH8T51[13] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[13]
    input  pin STATSR_RNIH8T51[13]/I1
    instance   STATSR_RNIH8T51[13] (cell SB_LUT4)
    output pin STATSR_RNIH8T51[13]/O
    net        STATCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[10]
14) instance STATSR_RNIE5T51[10] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[10]
    input  pin STATSR_RNIE5T51[10]/I1
    instance   STATSR_RNIE5T51[10] (cell SB_LUT4)
    output pin STATSR_RNIE5T51[10]/O
    net        STATCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[9]
15) instance STATSR_RNI6FHP[9] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[9]
    input  pin STATSR_RNI6FHP[9]/I1
    instance   STATSR_RNI6FHP[9] (cell SB_LUT4)
    output pin STATSR_RNI6FHP[9]/O
    net        STATCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[8]
16) instance STATSR_RNI5EHP[8] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[8]
    input  pin STATSR_RNI5EHP[8]/I1
    instance   STATSR_RNI5EHP[8] (cell SB_LUT4)
    output pin STATSR_RNI5EHP[8]/O
    net        STATCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[7]
17) instance STATSR_RNI4DHP[7] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[7]
    input  pin STATSR_RNI4DHP[7]/I1
    instance   STATSR_RNI4DHP[7] (cell SB_LUT4)
    output pin STATSR_RNI4DHP[7]/O
    net        STATCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[6]
18) instance STATSR_RNI3CHP[6] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[6]
    input  pin STATSR_RNI3CHP[6]/I1
    instance   STATSR_RNI3CHP[6] (cell SB_LUT4)
    output pin STATSR_RNI3CHP[6]/O
    net        STATCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[5]
19) instance STATSR_RNI2BHP[5] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[5]
    input  pin STATSR_RNI2BHP[5]/I1
    instance   STATSR_RNI2BHP[5] (cell SB_LUT4)
    output pin STATSR_RNI2BHP[5]/O
    net        STATCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[4]
20) instance STATSR_RNI1AHP[4] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[4]
    input  pin STATSR_RNI1AHP[4]/I1
    instance   STATSR_RNI1AHP[4] (cell SB_LUT4)
    output pin STATSR_RNI1AHP[4]/O
    net        STATCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[3]
21) instance STATSR_RNI09HP[3] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[3]
    input  pin STATSR_RNI09HP[3]/I1
    instance   STATSR_RNI09HP[3] (cell SB_LUT4)
    output pin STATSR_RNI09HP[3]/O
    net        STATCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[2]
22) instance STATSR_RNIV7HP[2] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[2]
    input  pin STATSR_RNIV7HP[2]/I1
    instance   STATSR_RNIV7HP[2] (cell SB_LUT4)
    output pin STATSR_RNIV7HP[2]/O
    net        STATCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[15]
23) instance DYNSR_RNI21OQ[15] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[15]
    input  pin DYNSR_RNI21OQ[15]/I1
    instance   DYNSR_RNI21OQ[15] (cell SB_LUT4)
    output pin DYNSR_RNI21OQ[15]/O
    net        DYNCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[14]
24) instance DYNSR_RNI10OQ[14] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[14]
    input  pin DYNSR_RNI10OQ[14]/I1
    instance   DYNSR_RNI10OQ[14] (cell SB_LUT4)
    output pin DYNSR_RNI10OQ[14]/O
    net        DYNCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[59]
25) instance STATSR_RNIRM161[59] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[59] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[59]
    input  pin STATSR_RNIRM161[59]/I1
    instance   STATSR_RNIRM161[59] (cell SB_LUT4)
    output pin STATSR_RNIRM161[59]/O
    net        STATCNF_c[59]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[55]
26) instance STATSR_RNINI161[55] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[55] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[55]
    input  pin STATSR_RNINI161[55]/I1
    instance   STATSR_RNINI161[55] (cell SB_LUT4)
    output pin STATSR_RNINI161[55]/O
    net        STATCNF_c[55]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[48]
27) instance STATSR_RNIPJ061[48] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[48] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[48]
    input  pin STATSR_RNIPJ061[48]/I1
    instance   STATSR_RNIPJ061[48] (cell SB_LUT4)
    output pin STATSR_RNIPJ061[48]/O
    net        STATCNF_c[48]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[44]
28) instance STATSR_RNILF061[44] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[44] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[44]
    input  pin STATSR_RNILF061[44]/I1
    instance   STATSR_RNILF061[44] (cell SB_LUT4)
    output pin STATSR_RNILF061[44]/O
    net        STATCNF_c[44]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[37]
29) instance STATSR_RNINGV51[37] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[37] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[37]
    input  pin STATSR_RNINGV51[37]/I1
    instance   STATSR_RNINGV51[37] (cell SB_LUT4)
    output pin STATSR_RNINGV51[37]/O
    net        STATCNF_c[37]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[33]
30) instance STATSR_RNIJCV51[33] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[33] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[33]
    input  pin STATSR_RNIJCV51[33]/I1
    instance   STATSR_RNIJCV51[33] (cell SB_LUT4)
    output pin STATSR_RNIJCV51[33]/O
    net        STATCNF_c[33]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[52]
31) instance STATSR_RNIKF161[52] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[52] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[52]
    input  pin STATSR_RNIKF161[52]/I1
    instance   STATSR_RNIKF161[52] (cell SB_LUT4)
    output pin STATSR_RNIKF161[52]/O
    net        STATCNF_c[52]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[51]
32) instance STATSR_RNIJE161[51] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[51] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[51]
    input  pin STATSR_RNIJE161[51]/I1
    instance   STATSR_RNIJE161[51] (cell SB_LUT4)
    output pin STATSR_RNIJE161[51]/O
    net        STATCNF_c[51]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[50]
33) instance STATSR_RNIID161[50] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[50] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[50]
    input  pin STATSR_RNIID161[50]/I1
    instance   STATSR_RNIID161[50] (cell SB_LUT4)
    output pin STATSR_RNIID161[50]/O
    net        STATCNF_c[50]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[49]
34) instance STATSR_RNIQK061[49] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[49] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[49]
    input  pin STATSR_RNIQK061[49]/I1
    instance   STATSR_RNIQK061[49] (cell SB_LUT4)
    output pin STATSR_RNIQK061[49]/O
    net        STATCNF_c[49]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[47]
35) instance STATSR_RNIOI061[47] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[47] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[47]
    input  pin STATSR_RNIOI061[47]/I1
    instance   STATSR_RNIOI061[47] (cell SB_LUT4)
    output pin STATSR_RNIOI061[47]/O
    net        STATCNF_c[47]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[46]
36) instance STATSR_RNINH061[46] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[46] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[46]
    input  pin STATSR_RNINH061[46]/I1
    instance   STATSR_RNINH061[46] (cell SB_LUT4)
    output pin STATSR_RNINH061[46]/O
    net        STATCNF_c[46]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[45]
37) instance STATSR_RNIMG061[45] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[45] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[45]
    input  pin STATSR_RNIMG061[45]/I1
    instance   STATSR_RNIMG061[45] (cell SB_LUT4)
    output pin STATSR_RNIMG061[45]/O
    net        STATCNF_c[45]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[69]
38) instance STATSR_RNISO261[69] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[69] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[69]
    input  pin STATSR_RNISO261[69]/I1
    instance   STATSR_RNISO261[69] (cell SB_LUT4)
    output pin STATSR_RNISO261[69]/O
    net        STATCNF_c[69]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[68]
39) instance STATSR_RNIRN261[68] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[68] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[68]
    input  pin STATSR_RNIRN261[68]/I1
    instance   STATSR_RNIRN261[68] (cell SB_LUT4)
    output pin STATSR_RNIRN261[68]/O
    net        STATCNF_c[68]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[67]
40) instance STATSR_RNIQM261[67] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[67] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[67]
    input  pin STATSR_RNIQM261[67]/I1
    instance   STATSR_RNIQM261[67] (cell SB_LUT4)
    output pin STATSR_RNIQM261[67]/O
    net        STATCNF_c[67]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[66]
41) instance STATSR_RNIPL261[66] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[66] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[66]
    input  pin STATSR_RNIPL261[66]/I1
    instance   STATSR_RNIPL261[66] (cell SB_LUT4)
    output pin STATSR_RNIPL261[66]/O
    net        STATCNF_c[66]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[65]
42) instance STATSR_RNIOK261[65] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[65] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[65]
    input  pin STATSR_RNIOK261[65]/I1
    instance   STATSR_RNIOK261[65] (cell SB_LUT4)
    output pin STATSR_RNIOK261[65]/O
    net        STATCNF_c[65]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[64]
43) instance STATSR_RNINJ261[64] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[64] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[64]
    input  pin STATSR_RNINJ261[64]/I1
    instance   STATSR_RNINJ261[64] (cell SB_LUT4)
    output pin STATSR_RNINJ261[64]/O
    net        STATCNF_c[64]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[63]
44) instance STATSR_RNIMI261[63] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[63] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[63]
    input  pin STATSR_RNIMI261[63]/I1
    instance   STATSR_RNIMI261[63] (cell SB_LUT4)
    output pin STATSR_RNIMI261[63]/O
    net        STATCNF_c[63]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[62]
45) instance STATSR_RNILH261[62] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[62] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[62]
    input  pin STATSR_RNILH261[62]/I1
    instance   STATSR_RNILH261[62] (cell SB_LUT4)
    output pin STATSR_RNILH261[62]/O
    net        STATCNF_c[62]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[61]
46) instance STATSR_RNIKG261[61] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[61] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[61]
    input  pin STATSR_RNIKG261[61]/I1
    instance   STATSR_RNIKG261[61] (cell SB_LUT4)
    output pin STATSR_RNIKG261[61]/O
    net        STATCNF_c[61]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[60]
47) instance STATSR_RNIJF261[60] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[60] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[60]
    input  pin STATSR_RNIJF261[60]/I1
    instance   STATSR_RNIJF261[60] (cell SB_LUT4)
    output pin STATSR_RNIJF261[60]/O
    net        STATCNF_c[60]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[58]
48) instance STATSR_RNIQL161[58] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[58] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[58]
    input  pin STATSR_RNIQL161[58]/I1
    instance   STATSR_RNIQL161[58] (cell SB_LUT4)
    output pin STATSR_RNIQL161[58]/O
    net        STATCNF_c[58]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[57]
49) instance STATSR_RNIPK161[57] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[57] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[57]
    input  pin STATSR_RNIPK161[57]/I1
    instance   STATSR_RNIPK161[57] (cell SB_LUT4)
    output pin STATSR_RNIPK161[57]/O
    net        STATCNF_c[57]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[56]
50) instance STATSR_RNIOJ161[56] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[56] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[56]
    input  pin STATSR_RNIOJ161[56]/I1
    instance   STATSR_RNIOJ161[56] (cell SB_LUT4)
    output pin STATSR_RNIOJ161[56]/O
    net        STATCNF_c[56]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[54]
51) instance STATSR_RNIMH161[54] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[54] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[54]
    input  pin STATSR_RNIMH161[54]/I1
    instance   STATSR_RNIMH161[54] (cell SB_LUT4)
    output pin STATSR_RNIMH161[54]/O
    net        STATCNF_c[54]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[53]
52) instance STATSR_RNILG161[53] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[53] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[53]
    input  pin STATSR_RNILG161[53]/I1
    instance   STATSR_RNILG161[53] (cell SB_LUT4)
    output pin STATSR_RNILG161[53]/O
    net        STATCNF_c[53]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[84]
53) instance STATSR_RNIPN461[84] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[84] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[84]
    input  pin STATSR_RNIPN461[84]/I1
    instance   STATSR_RNIPN461[84] (cell SB_LUT4)
    output pin STATSR_RNIPN461[84]/O
    net        STATCNF_c[84]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[83]
54) instance STATSR_RNIOM461[83] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[83] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[83]
    input  pin STATSR_RNIOM461[83]/I1
    instance   STATSR_RNIOM461[83] (cell SB_LUT4)
    output pin STATSR_RNIOM461[83]/O
    net        STATCNF_c[83]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[82]
55) instance STATSR_RNINL461[82] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[82] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[82]
    input  pin STATSR_RNINL461[82]/I1
    instance   STATSR_RNINL461[82] (cell SB_LUT4)
    output pin STATSR_RNINL461[82]/O
    net        STATCNF_c[82]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[81]
56) instance STATSR_RNIMK461[81] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[81] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[81]
    input  pin STATSR_RNIMK461[81]/I1
    instance   STATSR_RNIMK461[81] (cell SB_LUT4)
    output pin STATSR_RNIMK461[81]/O
    net        STATCNF_c[81]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[80]
57) instance STATSR_RNILJ461[80] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[80] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[80]
    input  pin STATSR_RNILJ461[80]/I1
    instance   STATSR_RNILJ461[80] (cell SB_LUT4)
    output pin STATSR_RNILJ461[80]/O
    net        STATCNF_c[80]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[79]
58) instance STATSR_RNITQ361[79] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[79] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[79]
    input  pin STATSR_RNITQ361[79]/I1
    instance   STATSR_RNITQ361[79] (cell SB_LUT4)
    output pin STATSR_RNITQ361[79]/O
    net        STATCNF_c[79]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[78]
59) instance STATSR_RNISP361[78] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[78] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[78]
    input  pin STATSR_RNISP361[78]/I1
    instance   STATSR_RNISP361[78] (cell SB_LUT4)
    output pin STATSR_RNISP361[78]/O
    net        STATCNF_c[78]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[77]
60) instance STATSR_RNIRO361[77] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[77] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[77]
    input  pin STATSR_RNIRO361[77]/I1
    instance   STATSR_RNIRO361[77] (cell SB_LUT4)
    output pin STATSR_RNIRO361[77]/O
    net        STATCNF_c[77]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[76]
61) instance STATSR_RNIQN361[76] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[76] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[76]
    input  pin STATSR_RNIQN361[76]/I1
    instance   STATSR_RNIQN361[76] (cell SB_LUT4)
    output pin STATSR_RNIQN361[76]/O
    net        STATCNF_c[76]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[75]
62) instance STATSR_RNIPM361[75] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[75] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[75]
    input  pin STATSR_RNIPM361[75]/I1
    instance   STATSR_RNIPM361[75] (cell SB_LUT4)
    output pin STATSR_RNIPM361[75]/O
    net        STATCNF_c[75]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[74]
63) instance STATSR_RNIOL361[74] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[74] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[74]
    input  pin STATSR_RNIOL361[74]/I1
    instance   STATSR_RNIOL361[74] (cell SB_LUT4)
    output pin STATSR_RNIOL361[74]/O
    net        STATCNF_c[74]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[73]
64) instance STATSR_RNINK361[73] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[73] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[73]
    input  pin STATSR_RNINK361[73]/I1
    instance   STATSR_RNINK361[73] (cell SB_LUT4)
    output pin STATSR_RNINK361[73]/O
    net        STATCNF_c[73]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[72]
65) instance STATSR_RNIMJ361[72] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[72] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[72]
    input  pin STATSR_RNIMJ361[72]/I1
    instance   STATSR_RNIMJ361[72] (cell SB_LUT4)
    output pin STATSR_RNIMJ361[72]/O
    net        STATCNF_c[72]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[71]
66) instance STATSR_RNILI361[71] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[71] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[71]
    input  pin STATSR_RNILI361[71]/I1
    instance   STATSR_RNILI361[71] (cell SB_LUT4)
    output pin STATSR_RNILI361[71]/O
    net        STATCNF_c[71]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[70]
67) instance STATSR_RNIKH361[70] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[70] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[70]
    input  pin STATSR_RNIKH361[70]/I1
    instance   STATSR_RNIKH361[70] (cell SB_LUT4)
    output pin STATSR_RNIKH361[70]/O
    net        STATCNF_c[70]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[11]
68) instance DYNSR_RNIUSNQ[11] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[11]
    input  pin DYNSR_RNIUSNQ[11]/I1
    instance   DYNSR_RNIUSNQ[11] (cell SB_LUT4)
    output pin DYNSR_RNIUSNQ[11]/O
    net        DYNCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[10]
69) instance DYNSR_RNITRNQ[10] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[10]
    input  pin DYNSR_RNITRNQ[10]/I1
    instance   DYNSR_RNITRNQ[10] (cell SB_LUT4)
    output pin DYNSR_RNITRNQ[10]/O
    net        DYNCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[9]
70) instance DYNSR_RNILM4R[9] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[9]
    input  pin DYNSR_RNILM4R[9]/I1
    instance   DYNSR_RNILM4R[9] (cell SB_LUT4)
    output pin DYNSR_RNILM4R[9]/O
    net        DYNCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[8]
71) instance DYNSR_RNIKL4R[8] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[8]
    input  pin DYNSR_RNIKL4R[8]/I1
    instance   DYNSR_RNIKL4R[8] (cell SB_LUT4)
    output pin DYNSR_RNIKL4R[8]/O
    net        DYNCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[87]
72) instance STATSR_RNISQ4M[87] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[87] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[87]
    input  pin STATSR_RNISQ4M[87]/I1
    instance   STATSR_RNISQ4M[87] (cell SB_LUT4)
    output pin STATSR_RNISQ4M[87]/O
    net        STATCNF_c[87]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[86]
73) instance STATSR_RNIRP4M[86] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[86] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[86]
    input  pin STATSR_RNIRP4M[86]/I1
    instance   STATSR_RNIRP4M[86] (cell SB_LUT4)
    output pin STATSR_RNIRP4M[86]/O
    net        STATCNF_c[86]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[85]
74) instance STATSR_RNIQO461[85] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[85] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[85]
    input  pin STATSR_RNIQO461[85]/I1
    instance   STATSR_RNIQO461[85] (cell SB_LUT4)
    output pin STATSR_RNIQO461[85]/O
    net        STATCNF_c[85]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[29]
75) instance STATSR_RNIOGU51[29] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[29] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[29]
    input  pin STATSR_RNIOGU51[29]/I1
    instance   STATSR_RNIOGU51[29] (cell SB_LUT4)
    output pin STATSR_RNIOGU51[29]/O
    net        STATCNF_c[29]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[28]
76) instance STATSR_RNINFU51[28] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[28] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[28]
    input  pin STATSR_RNINFU51[28]/I1
    instance   STATSR_RNINFU51[28] (cell SB_LUT4)
    output pin STATSR_RNINFU51[28]/O
    net        STATCNF_c[28]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[27]
77) instance STATSR_RNIMEU51[27] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[27] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[27]
    input  pin STATSR_RNIMEU51[27]/I1
    instance   STATSR_RNIMEU51[27] (cell SB_LUT4)
    output pin STATSR_RNIMEU51[27]/O
    net        STATCNF_c[27]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[26]
78) instance STATSR_RNILDU51[26] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[26] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[26]
    input  pin STATSR_RNILDU51[26]/I1
    instance   STATSR_RNILDU51[26] (cell SB_LUT4)
    output pin STATSR_RNILDU51[26]/O
    net        STATCNF_c[26]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[25]
79) instance STATSR_RNIKCU51[25] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[25] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[25]
    input  pin STATSR_RNIKCU51[25]/I1
    instance   STATSR_RNIKCU51[25] (cell SB_LUT4)
    output pin STATSR_RNIKCU51[25]/O
    net        STATCNF_c[25]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[24]
80) instance STATSR_RNIJBU51[24] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[24] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[24]
    input  pin STATSR_RNIJBU51[24]/I1
    instance   STATSR_RNIJBU51[24] (cell SB_LUT4)
    output pin STATSR_RNIJBU51[24]/O
    net        STATCNF_c[24]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[22]
81) instance STATSR_RNIH9U51[22] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[22] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[22]
    input  pin STATSR_RNIH9U51[22]/I1
    instance   STATSR_RNIH9U51[22] (cell SB_LUT4)
    output pin STATSR_RNIH9U51[22]/O
    net        STATCNF_c[22]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[21]
82) instance STATSR_RNIG8U51[21] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[21] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[21]
    input  pin STATSR_RNIG8U51[21]/I1
    instance   STATSR_RNIG8U51[21] (cell SB_LUT4)
    output pin STATSR_RNIG8U51[21]/O
    net        STATCNF_c[21]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[20]
83) instance STATSR_RNIF7U51[20] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[20] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[20]
    input  pin STATSR_RNIF7U51[20]/I1
    instance   STATSR_RNIF7U51[20] (cell SB_LUT4)
    output pin STATSR_RNIF7U51[20]/O
    net        STATCNF_c[20]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[19]
84) instance STATSR_RNINET51[19] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[19] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[19]
    input  pin STATSR_RNINET51[19]/I1
    instance   STATSR_RNINET51[19] (cell SB_LUT4)
    output pin STATSR_RNINET51[19]/O
    net        STATCNF_c[19]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[18]
85) instance STATSR_RNIMDT51[18] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[18] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[18]
    input  pin STATSR_RNIMDT51[18]/I1
    instance   STATSR_RNIMDT51[18] (cell SB_LUT4)
    output pin STATSR_RNIMDT51[18]/O
    net        STATCNF_c[18]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[17]
86) instance STATSR_RNILCT51[17] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[17] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[17]
    input  pin STATSR_RNILCT51[17]/I1
    instance   STATSR_RNILCT51[17] (cell SB_LUT4)
    output pin STATSR_RNILCT51[17]/O
    net        STATCNF_c[17]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[16]
87) instance STATSR_RNIKBT51[16] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[16] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[16]
    input  pin STATSR_RNIKBT51[16]/I1
    instance   STATSR_RNIKBT51[16] (cell SB_LUT4)
    output pin STATSR_RNIKBT51[16]/O
    net        STATCNF_c[16]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[13]
88) instance DYNSR_RNI0VNQ[13] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[13]
    input  pin DYNSR_RNI0VNQ[13]/I1
    instance   DYNSR_RNI0VNQ[13] (cell SB_LUT4)
    output pin DYNSR_RNI0VNQ[13]/O
    net        DYNCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[12]
89) instance DYNSR_RNIVTNQ[12] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[12] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[12]
    input  pin DYNSR_RNIVTNQ[12]/I1
    instance   DYNSR_RNIVTNQ[12] (cell SB_LUT4)
    output pin DYNSR_RNIVTNQ[12]/O
    net        DYNCNF_c[12]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[11]
90) instance STATSR_RNIF6T51[11] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[11]
    input  pin STATSR_RNIF6T51[11]/I1
    instance   STATSR_RNIF6T51[11] (cell SB_LUT4)
    output pin STATSR_RNIF6T51[11]/O
    net        STATCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[1]
91) instance STATSR_RNIU6HP[1] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[1]
    input  pin STATSR_RNIU6HP[1]/I1
    instance   STATSR_RNIU6HP[1] (cell SB_LUT4)
    output pin STATSR_RNIU6HP[1]/O
    net        STATCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[0]
92) instance STATSR_RNIT5HP[0] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[0]
    input  pin STATSR_RNIT5HP[0]/I1
    instance   STATSR_RNIT5HP[0] (cell SB_LUT4)
    output pin STATSR_RNIT5HP[0]/O
    net        STATCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[43]
93) instance STATSR_RNIKE061[43] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[43] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[43]
    input  pin STATSR_RNIKE061[43]/I1
    instance   STATSR_RNIKE061[43] (cell SB_LUT4)
    output pin STATSR_RNIKE061[43]/O
    net        STATCNF_c[43]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[42]
94) instance STATSR_RNIJD061[42] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[42] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[42]
    input  pin STATSR_RNIJD061[42]/I1
    instance   STATSR_RNIJD061[42] (cell SB_LUT4)
    output pin STATSR_RNIJD061[42]/O
    net        STATCNF_c[42]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[41]
95) instance STATSR_RNIIC061[41] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[41] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[41]
    input  pin STATSR_RNIIC061[41]/I1
    instance   STATSR_RNIIC061[41] (cell SB_LUT4)
    output pin STATSR_RNIIC061[41]/O
    net        STATCNF_c[41]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[40]
96) instance STATSR_RNIHB061[40] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[40] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[40]
    input  pin STATSR_RNIHB061[40]/I1
    instance   STATSR_RNIHB061[40] (cell SB_LUT4)
    output pin STATSR_RNIHB061[40]/O
    net        STATCNF_c[40]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[39]
97) instance STATSR_RNIPIV51[39] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[39] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[39]
    input  pin STATSR_RNIPIV51[39]/I1
    instance   STATSR_RNIPIV51[39] (cell SB_LUT4)
    output pin STATSR_RNIPIV51[39]/O
    net        STATCNF_c[39]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[38]
98) instance STATSR_RNIOHV51[38] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[38] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[38]
    input  pin STATSR_RNIOHV51[38]/I1
    instance   STATSR_RNIOHV51[38] (cell SB_LUT4)
    output pin STATSR_RNIOHV51[38]/O
    net        STATCNF_c[38]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[36]
99) instance STATSR_RNIMFV51[36] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[36] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[36]
    input  pin STATSR_RNIMFV51[36]/I1
    instance   STATSR_RNIMFV51[36] (cell SB_LUT4)
    output pin STATSR_RNIMFV51[36]/O
    net        STATCNF_c[36]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[35]
100) instance STATSR_RNILEV51[35] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[35] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[35]
    input  pin STATSR_RNILEV51[35]/I1
    instance   STATSR_RNILEV51[35] (cell SB_LUT4)
    output pin STATSR_RNILEV51[35]/O
    net        STATCNF_c[35]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[34]
101) instance STATSR_RNIKDV51[34] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[34] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[32]
102) instance STATSR_RNIIBV51[32] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[32] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[31]
103) instance STATSR_RNIHAV51[31] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[31] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[12]
104) instance STATSR_RNIG7T51[12] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[12] (in view: work.config_register_latched_dec(verilog))
End of loops
@W: MT420 |Found inferred clock config_register_latched_dec|CLK with period 2.99ns. Please declare a user-defined clock on object "p:CLK"
@W: MT420 |Found inferred clock config_register_latched_dec|SEL with period 1000.00ns. Please declare a user-defined clock on object "p:SEL"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 09:35:11 2025
#


Top view:               config_register_latched_dec
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
config_register_latched_dec|SEL     1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
=========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK  config_register_latched_dec|CLK  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: config_register_latched_dec|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                                              Arrival           
Instance     Reference                           Type         Pin     Net          Time        Slack 
             Clock                                                                                   
-----------------------------------------------------------------------------------------------------
DYNSR[0]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
DYNSR[1]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
DYNSR[2]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
DYNSR[3]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
DYNSR[4]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
DYNSR[5]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
DYNSR[6]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
DYNSR[7]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
DYNSR[8]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
DYNSR[9]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
=====================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                           Type         Pin     Net          Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
DYNSR[1]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[0]     2.836        -0.528
DYNSR[2]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[1]     2.836        -0.528
DYNSR[3]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[2]     2.836        -0.528
DYNSR[4]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[3]     2.836        -0.528
DYNSR[5]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[4]     2.836        -0.528
DYNSR[6]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[5]     2.836        -0.528
DYNSR[7]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[6]     2.836        -0.528
DYNSR[8]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[7]     2.836        -0.528
DYNSR[9]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[8]     2.836        -0.528
DYNSR[10]     config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[9]     2.836        -0.528
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[0] / Q
    Ending point:                            DYNSR[1] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[0]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]           Net          -        -       2.568     -           2         
DYNSR[1]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[1] / Q
    Ending point:                            DYNSR[2] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[1]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]           Net          -        -       2.568     -           2         
DYNSR[2]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[2] / Q
    Ending point:                            DYNSR[3] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[2]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]           Net          -        -       2.568     -           2         
DYNSR[3]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[3] / Q
    Ending point:                            DYNSR[4] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[3]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]           Net          -        -       2.568     -           2         
DYNSR[4]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[4] / Q
    Ending point:                            DYNSR[5] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[4]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]           Net          -        -       2.568     -           2         
DYNSR[5]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

---------------------------------------
Resource Usage Report for config_register_latched_dec 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
SB_LUT4         273 uses

I/O ports: 258
I/O primitives: 258
SB_GB_IO       1 use
SB_IO          257 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   config_register_latched_dec|SEL: 1
   config_register_latched_dec|CLK: 1

@S |Mapping Summary:
Total  LUTs: 273 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 273 = 273 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:35:11 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: config_register_latched_dec

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\config_register_latched_dec_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\config_register_latched_dec_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	273
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	257
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 257
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 257
                                            ------
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 09:36:54 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module config_register_latched_dec
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:36:55 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:36:55 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:36:55 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:36:56 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 09:36:56 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist config_register_latched_dec

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                               Requested      Requested     Clock        Clock                     Clock
Clock                               Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     104  
config_register_latched_dec|SEL     1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     208  
=============================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock config_register_latched_dec|SEL which controls 208 sequential elements including STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock config_register_latched_dec|CLK which controls 104 sequential elements including STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:36:57 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 09:36:57 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		 171 /       104


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":28:7:28:9|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)

Warning: Found 104 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[4]
1) instance DYNCNF_1_latch[4] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[4]
    input  pin DYNCNF_1_latch[4]/I1
    instance   DYNCNF_1_latch[4] (cell SB_LUT4)
    output pin DYNCNF_1_latch[4]/O
    net        DYNCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[5]
2) instance DYNCNF_1_latch[5] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[5]
    input  pin DYNCNF_1_latch[5]/I1
    instance   DYNCNF_1_latch[5] (cell SB_LUT4)
    output pin DYNCNF_1_latch[5]/O
    net        DYNCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[6]
3) instance DYNCNF_1_latch[6] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[6]
    input  pin DYNCNF_1_latch[6]/I1
    instance   DYNCNF_1_latch[6] (cell SB_LUT4)
    output pin DYNCNF_1_latch[6]/O
    net        DYNCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[3]
4) instance DYNCNF_1_latch[3] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[3]
    input  pin DYNCNF_1_latch[3]/I1
    instance   DYNCNF_1_latch[3] (cell SB_LUT4)
    output pin DYNCNF_1_latch[3]/O
    net        DYNCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[7]
5) instance DYNCNF_1_latch[7] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[7]
    input  pin DYNCNF_1_latch[7]/I1
    instance   DYNCNF_1_latch[7] (cell SB_LUT4)
    output pin DYNCNF_1_latch[7]/O
    net        DYNCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[2]
6) instance DYNCNF_1_latch[2] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[2]
    input  pin DYNCNF_1_latch[2]/I1
    instance   DYNCNF_1_latch[2] (cell SB_LUT4)
    output pin DYNCNF_1_latch[2]/O
    net        DYNCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[0]
7) instance DYNCNF_1_latch[0] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[0]
    input  pin DYNCNF_1_latch[0]/I1
    instance   DYNCNF_1_latch[0] (cell SB_LUT4)
    output pin DYNCNF_1_latch[0]/O
    net        DYNCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[1]
8) instance DYNCNF_1_latch[1] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[1]
    input  pin DYNCNF_1_latch[1]/I1
    instance   DYNCNF_1_latch[1] (cell SB_LUT4)
    output pin DYNCNF_1_latch[1]/O
    net        DYNCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[30]
9) instance STATCNF_1_latch[30] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[30] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[30]
    input  pin STATCNF_1_latch[30]/I1
    instance   STATCNF_1_latch[30] (cell SB_LUT4)
    output pin STATCNF_1_latch[30]/O
    net        STATCNF_c[30]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[23]
10) instance STATCNF_1_latch[23] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[23] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[23]
    input  pin STATCNF_1_latch[23]/I1
    instance   STATCNF_1_latch[23] (cell SB_LUT4)
    output pin STATCNF_1_latch[23]/O
    net        STATCNF_c[23]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[15]
11) instance STATCNF_1_latch[15] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[15]
    input  pin STATCNF_1_latch[15]/I1
    instance   STATCNF_1_latch[15] (cell SB_LUT4)
    output pin STATCNF_1_latch[15]/O
    net        STATCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[14]
12) instance STATCNF_1_latch[14] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[14]
    input  pin STATCNF_1_latch[14]/I1
    instance   STATCNF_1_latch[14] (cell SB_LUT4)
    output pin STATCNF_1_latch[14]/O
    net        STATCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[13]
13) instance STATCNF_1_latch[13] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[13]
    input  pin STATCNF_1_latch[13]/I1
    instance   STATCNF_1_latch[13] (cell SB_LUT4)
    output pin STATCNF_1_latch[13]/O
    net        STATCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[10]
14) instance STATCNF_1_latch[10] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[10]
    input  pin STATCNF_1_latch[10]/I1
    instance   STATCNF_1_latch[10] (cell SB_LUT4)
    output pin STATCNF_1_latch[10]/O
    net        STATCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[9]
15) instance STATCNF_1_latch[9] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[9]
    input  pin STATCNF_1_latch[9]/I1
    instance   STATCNF_1_latch[9] (cell SB_LUT4)
    output pin STATCNF_1_latch[9]/O
    net        STATCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[8]
16) instance STATCNF_1_latch[8] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[8]
    input  pin STATCNF_1_latch[8]/I1
    instance   STATCNF_1_latch[8] (cell SB_LUT4)
    output pin STATCNF_1_latch[8]/O
    net        STATCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[7]
17) instance STATCNF_1_latch[7] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[7]
    input  pin STATCNF_1_latch[7]/I1
    instance   STATCNF_1_latch[7] (cell SB_LUT4)
    output pin STATCNF_1_latch[7]/O
    net        STATCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[6]
18) instance STATCNF_1_latch[6] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[6]
    input  pin STATCNF_1_latch[6]/I1
    instance   STATCNF_1_latch[6] (cell SB_LUT4)
    output pin STATCNF_1_latch[6]/O
    net        STATCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[5]
19) instance STATCNF_1_latch[5] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[5]
    input  pin STATCNF_1_latch[5]/I1
    instance   STATCNF_1_latch[5] (cell SB_LUT4)
    output pin STATCNF_1_latch[5]/O
    net        STATCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[4]
20) instance STATCNF_1_latch[4] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[4]
    input  pin STATCNF_1_latch[4]/I1
    instance   STATCNF_1_latch[4] (cell SB_LUT4)
    output pin STATCNF_1_latch[4]/O
    net        STATCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[3]
21) instance STATCNF_1_latch[3] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[3]
    input  pin STATCNF_1_latch[3]/I1
    instance   STATCNF_1_latch[3] (cell SB_LUT4)
    output pin STATCNF_1_latch[3]/O
    net        STATCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[2]
22) instance STATCNF_1_latch[2] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[2]
    input  pin STATCNF_1_latch[2]/I1
    instance   STATCNF_1_latch[2] (cell SB_LUT4)
    output pin STATCNF_1_latch[2]/O
    net        STATCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[15]
23) instance DYNCNF_1_latch[15] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[15]
    input  pin DYNCNF_1_latch[15]/I1
    instance   DYNCNF_1_latch[15] (cell SB_LUT4)
    output pin DYNCNF_1_latch[15]/O
    net        DYNCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[14]
24) instance DYNCNF_1_latch[14] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[14]
    input  pin DYNCNF_1_latch[14]/I1
    instance   DYNCNF_1_latch[14] (cell SB_LUT4)
    output pin DYNCNF_1_latch[14]/O
    net        DYNCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[59]
25) instance STATCNF_1_latch[59] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[59] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[59]
    input  pin STATCNF_1_latch[59]/I1
    instance   STATCNF_1_latch[59] (cell SB_LUT4)
    output pin STATCNF_1_latch[59]/O
    net        STATCNF_c[59]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[55]
26) instance STATCNF_1_latch[55] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[55] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[55]
    input  pin STATCNF_1_latch[55]/I1
    instance   STATCNF_1_latch[55] (cell SB_LUT4)
    output pin STATCNF_1_latch[55]/O
    net        STATCNF_c[55]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[48]
27) instance STATCNF_1_latch[48] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[48] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[48]
    input  pin STATCNF_1_latch[48]/I1
    instance   STATCNF_1_latch[48] (cell SB_LUT4)
    output pin STATCNF_1_latch[48]/O
    net        STATCNF_c[48]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[44]
28) instance STATCNF_1_latch[44] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[44] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[44]
    input  pin STATCNF_1_latch[44]/I1
    instance   STATCNF_1_latch[44] (cell SB_LUT4)
    output pin STATCNF_1_latch[44]/O
    net        STATCNF_c[44]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[37]
29) instance STATCNF_1_latch[37] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[37] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[37]
    input  pin STATCNF_1_latch[37]/I1
    instance   STATCNF_1_latch[37] (cell SB_LUT4)
    output pin STATCNF_1_latch[37]/O
    net        STATCNF_c[37]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[33]
30) instance STATCNF_1_latch[33] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[33] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[33]
    input  pin STATCNF_1_latch[33]/I1
    instance   STATCNF_1_latch[33] (cell SB_LUT4)
    output pin STATCNF_1_latch[33]/O
    net        STATCNF_c[33]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[52]
31) instance STATCNF_1_latch[52] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[52] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[52]
    input  pin STATCNF_1_latch[52]/I1
    instance   STATCNF_1_latch[52] (cell SB_LUT4)
    output pin STATCNF_1_latch[52]/O
    net        STATCNF_c[52]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[51]
32) instance STATCNF_1_latch[51] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[51] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[51]
    input  pin STATCNF_1_latch[51]/I1
    instance   STATCNF_1_latch[51] (cell SB_LUT4)
    output pin STATCNF_1_latch[51]/O
    net        STATCNF_c[51]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[50]
33) instance STATCNF_1_latch[50] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[50] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[50]
    input  pin STATCNF_1_latch[50]/I1
    instance   STATCNF_1_latch[50] (cell SB_LUT4)
    output pin STATCNF_1_latch[50]/O
    net        STATCNF_c[50]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[49]
34) instance STATCNF_1_latch[49] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[49] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[49]
    input  pin STATCNF_1_latch[49]/I1
    instance   STATCNF_1_latch[49] (cell SB_LUT4)
    output pin STATCNF_1_latch[49]/O
    net        STATCNF_c[49]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[47]
35) instance STATCNF_1_latch[47] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[47] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[47]
    input  pin STATCNF_1_latch[47]/I1
    instance   STATCNF_1_latch[47] (cell SB_LUT4)
    output pin STATCNF_1_latch[47]/O
    net        STATCNF_c[47]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[46]
36) instance STATCNF_1_latch[46] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[46] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[46]
    input  pin STATCNF_1_latch[46]/I1
    instance   STATCNF_1_latch[46] (cell SB_LUT4)
    output pin STATCNF_1_latch[46]/O
    net        STATCNF_c[46]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[45]
37) instance STATCNF_1_latch[45] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[45] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[45]
    input  pin STATCNF_1_latch[45]/I1
    instance   STATCNF_1_latch[45] (cell SB_LUT4)
    output pin STATCNF_1_latch[45]/O
    net        STATCNF_c[45]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[69]
38) instance STATCNF_1_latch[69] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[69] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[69]
    input  pin STATCNF_1_latch[69]/I1
    instance   STATCNF_1_latch[69] (cell SB_LUT4)
    output pin STATCNF_1_latch[69]/O
    net        STATCNF_c[69]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[68]
39) instance STATCNF_1_latch[68] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[68] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[68]
    input  pin STATCNF_1_latch[68]/I1
    instance   STATCNF_1_latch[68] (cell SB_LUT4)
    output pin STATCNF_1_latch[68]/O
    net        STATCNF_c[68]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[67]
40) instance STATCNF_1_latch[67] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[67] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[67]
    input  pin STATCNF_1_latch[67]/I1
    instance   STATCNF_1_latch[67] (cell SB_LUT4)
    output pin STATCNF_1_latch[67]/O
    net        STATCNF_c[67]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[66]
41) instance STATCNF_1_latch[66] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[66] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[66]
    input  pin STATCNF_1_latch[66]/I1
    instance   STATCNF_1_latch[66] (cell SB_LUT4)
    output pin STATCNF_1_latch[66]/O
    net        STATCNF_c[66]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[65]
42) instance STATCNF_1_latch[65] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[65] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[65]
    input  pin STATCNF_1_latch[65]/I1
    instance   STATCNF_1_latch[65] (cell SB_LUT4)
    output pin STATCNF_1_latch[65]/O
    net        STATCNF_c[65]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[64]
43) instance STATCNF_1_latch[64] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[64] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[64]
    input  pin STATCNF_1_latch[64]/I1
    instance   STATCNF_1_latch[64] (cell SB_LUT4)
    output pin STATCNF_1_latch[64]/O
    net        STATCNF_c[64]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[63]
44) instance STATCNF_1_latch[63] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[63] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[63]
    input  pin STATCNF_1_latch[63]/I1
    instance   STATCNF_1_latch[63] (cell SB_LUT4)
    output pin STATCNF_1_latch[63]/O
    net        STATCNF_c[63]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[62]
45) instance STATCNF_1_latch[62] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[62] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[62]
    input  pin STATCNF_1_latch[62]/I1
    instance   STATCNF_1_latch[62] (cell SB_LUT4)
    output pin STATCNF_1_latch[62]/O
    net        STATCNF_c[62]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[61]
46) instance STATCNF_1_latch[61] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[61] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[61]
    input  pin STATCNF_1_latch[61]/I1
    instance   STATCNF_1_latch[61] (cell SB_LUT4)
    output pin STATCNF_1_latch[61]/O
    net        STATCNF_c[61]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[60]
47) instance STATCNF_1_latch[60] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[60] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[60]
    input  pin STATCNF_1_latch[60]/I1
    instance   STATCNF_1_latch[60] (cell SB_LUT4)
    output pin STATCNF_1_latch[60]/O
    net        STATCNF_c[60]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[58]
48) instance STATCNF_1_latch[58] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[58] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[58]
    input  pin STATCNF_1_latch[58]/I1
    instance   STATCNF_1_latch[58] (cell SB_LUT4)
    output pin STATCNF_1_latch[58]/O
    net        STATCNF_c[58]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[57]
49) instance STATCNF_1_latch[57] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[57] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[57]
    input  pin STATCNF_1_latch[57]/I1
    instance   STATCNF_1_latch[57] (cell SB_LUT4)
    output pin STATCNF_1_latch[57]/O
    net        STATCNF_c[57]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[56]
50) instance STATCNF_1_latch[56] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[56] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[56]
    input  pin STATCNF_1_latch[56]/I1
    instance   STATCNF_1_latch[56] (cell SB_LUT4)
    output pin STATCNF_1_latch[56]/O
    net        STATCNF_c[56]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[54]
51) instance STATCNF_1_latch[54] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[54] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[54]
    input  pin STATCNF_1_latch[54]/I1
    instance   STATCNF_1_latch[54] (cell SB_LUT4)
    output pin STATCNF_1_latch[54]/O
    net        STATCNF_c[54]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[53]
52) instance STATCNF_1_latch[53] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[53] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[53]
    input  pin STATCNF_1_latch[53]/I1
    instance   STATCNF_1_latch[53] (cell SB_LUT4)
    output pin STATCNF_1_latch[53]/O
    net        STATCNF_c[53]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[84]
53) instance STATCNF_1_latch[84] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[84] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[84]
    input  pin STATCNF_1_latch[84]/I1
    instance   STATCNF_1_latch[84] (cell SB_LUT4)
    output pin STATCNF_1_latch[84]/O
    net        STATCNF_c[84]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[83]
54) instance STATCNF_1_latch[83] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[83] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[83]
    input  pin STATCNF_1_latch[83]/I1
    instance   STATCNF_1_latch[83] (cell SB_LUT4)
    output pin STATCNF_1_latch[83]/O
    net        STATCNF_c[83]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[82]
55) instance STATCNF_1_latch[82] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[82] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[82]
    input  pin STATCNF_1_latch[82]/I1
    instance   STATCNF_1_latch[82] (cell SB_LUT4)
    output pin STATCNF_1_latch[82]/O
    net        STATCNF_c[82]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[81]
56) instance STATCNF_1_latch[81] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[81] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[81]
    input  pin STATCNF_1_latch[81]/I1
    instance   STATCNF_1_latch[81] (cell SB_LUT4)
    output pin STATCNF_1_latch[81]/O
    net        STATCNF_c[81]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[80]
57) instance STATCNF_1_latch[80] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[80] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[80]
    input  pin STATCNF_1_latch[80]/I1
    instance   STATCNF_1_latch[80] (cell SB_LUT4)
    output pin STATCNF_1_latch[80]/O
    net        STATCNF_c[80]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[79]
58) instance STATCNF_1_latch[79] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[79] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[79]
    input  pin STATCNF_1_latch[79]/I1
    instance   STATCNF_1_latch[79] (cell SB_LUT4)
    output pin STATCNF_1_latch[79]/O
    net        STATCNF_c[79]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[78]
59) instance STATCNF_1_latch[78] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[78] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[78]
    input  pin STATCNF_1_latch[78]/I1
    instance   STATCNF_1_latch[78] (cell SB_LUT4)
    output pin STATCNF_1_latch[78]/O
    net        STATCNF_c[78]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[77]
60) instance STATCNF_1_latch[77] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[77] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[77]
    input  pin STATCNF_1_latch[77]/I1
    instance   STATCNF_1_latch[77] (cell SB_LUT4)
    output pin STATCNF_1_latch[77]/O
    net        STATCNF_c[77]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[76]
61) instance STATCNF_1_latch[76] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[76] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[76]
    input  pin STATCNF_1_latch[76]/I1
    instance   STATCNF_1_latch[76] (cell SB_LUT4)
    output pin STATCNF_1_latch[76]/O
    net        STATCNF_c[76]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[75]
62) instance STATCNF_1_latch[75] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[75] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[75]
    input  pin STATCNF_1_latch[75]/I1
    instance   STATCNF_1_latch[75] (cell SB_LUT4)
    output pin STATCNF_1_latch[75]/O
    net        STATCNF_c[75]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[74]
63) instance STATCNF_1_latch[74] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[74] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[74]
    input  pin STATCNF_1_latch[74]/I1
    instance   STATCNF_1_latch[74] (cell SB_LUT4)
    output pin STATCNF_1_latch[74]/O
    net        STATCNF_c[74]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[73]
64) instance STATCNF_1_latch[73] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[73] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[73]
    input  pin STATCNF_1_latch[73]/I1
    instance   STATCNF_1_latch[73] (cell SB_LUT4)
    output pin STATCNF_1_latch[73]/O
    net        STATCNF_c[73]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[72]
65) instance STATCNF_1_latch[72] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[72] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[72]
    input  pin STATCNF_1_latch[72]/I1
    instance   STATCNF_1_latch[72] (cell SB_LUT4)
    output pin STATCNF_1_latch[72]/O
    net        STATCNF_c[72]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[71]
66) instance STATCNF_1_latch[71] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[71] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[71]
    input  pin STATCNF_1_latch[71]/I1
    instance   STATCNF_1_latch[71] (cell SB_LUT4)
    output pin STATCNF_1_latch[71]/O
    net        STATCNF_c[71]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[70]
67) instance STATCNF_1_latch[70] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[70] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[70]
    input  pin STATCNF_1_latch[70]/I1
    instance   STATCNF_1_latch[70] (cell SB_LUT4)
    output pin STATCNF_1_latch[70]/O
    net        STATCNF_c[70]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[11]
68) instance DYNCNF_1_latch[11] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[11]
    input  pin DYNCNF_1_latch[11]/I1
    instance   DYNCNF_1_latch[11] (cell SB_LUT4)
    output pin DYNCNF_1_latch[11]/O
    net        DYNCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[10]
69) instance DYNCNF_1_latch[10] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[10]
    input  pin DYNCNF_1_latch[10]/I1
    instance   DYNCNF_1_latch[10] (cell SB_LUT4)
    output pin DYNCNF_1_latch[10]/O
    net        DYNCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[9]
70) instance DYNCNF_1_latch[9] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[9]
    input  pin DYNCNF_1_latch[9]/I1
    instance   DYNCNF_1_latch[9] (cell SB_LUT4)
    output pin DYNCNF_1_latch[9]/O
    net        DYNCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[8]
71) instance DYNCNF_1_latch[8] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[8]
    input  pin DYNCNF_1_latch[8]/I1
    instance   DYNCNF_1_latch[8] (cell SB_LUT4)
    output pin DYNCNF_1_latch[8]/O
    net        DYNCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[87]
72) instance STATCNF_1_latch[87] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[87] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[87]
    input  pin STATCNF_1_latch[87]/I1
    instance   STATCNF_1_latch[87] (cell SB_LUT4)
    output pin STATCNF_1_latch[87]/O
    net        STATCNF_c[87]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[86]
73) instance STATCNF_1_latch[86] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[86] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[86]
    input  pin STATCNF_1_latch[86]/I1
    instance   STATCNF_1_latch[86] (cell SB_LUT4)
    output pin STATCNF_1_latch[86]/O
    net        STATCNF_c[86]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[85]
74) instance STATCNF_1_latch[85] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[85] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[85]
    input  pin STATCNF_1_latch[85]/I1
    instance   STATCNF_1_latch[85] (cell SB_LUT4)
    output pin STATCNF_1_latch[85]/O
    net        STATCNF_c[85]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[29]
75) instance STATCNF_1_latch[29] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[29] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[29]
    input  pin STATCNF_1_latch[29]/I1
    instance   STATCNF_1_latch[29] (cell SB_LUT4)
    output pin STATCNF_1_latch[29]/O
    net        STATCNF_c[29]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[28]
76) instance STATCNF_1_latch[28] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[28] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[28]
    input  pin STATCNF_1_latch[28]/I1
    instance   STATCNF_1_latch[28] (cell SB_LUT4)
    output pin STATCNF_1_latch[28]/O
    net        STATCNF_c[28]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[27]
77) instance STATCNF_1_latch[27] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[27] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[27]
    input  pin STATCNF_1_latch[27]/I1
    instance   STATCNF_1_latch[27] (cell SB_LUT4)
    output pin STATCNF_1_latch[27]/O
    net        STATCNF_c[27]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[26]
78) instance STATCNF_1_latch[26] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[26] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[26]
    input  pin STATCNF_1_latch[26]/I1
    instance   STATCNF_1_latch[26] (cell SB_LUT4)
    output pin STATCNF_1_latch[26]/O
    net        STATCNF_c[26]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[25]
79) instance STATCNF_1_latch[25] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[25] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[25]
    input  pin STATCNF_1_latch[25]/I1
    instance   STATCNF_1_latch[25] (cell SB_LUT4)
    output pin STATCNF_1_latch[25]/O
    net        STATCNF_c[25]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[24]
80) instance STATCNF_1_latch[24] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[24] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[24]
    input  pin STATCNF_1_latch[24]/I1
    instance   STATCNF_1_latch[24] (cell SB_LUT4)
    output pin STATCNF_1_latch[24]/O
    net        STATCNF_c[24]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[22]
81) instance STATCNF_1_latch[22] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[22] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[22]
    input  pin STATCNF_1_latch[22]/I1
    instance   STATCNF_1_latch[22] (cell SB_LUT4)
    output pin STATCNF_1_latch[22]/O
    net        STATCNF_c[22]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[21]
82) instance STATCNF_1_latch[21] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[21] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[21]
    input  pin STATCNF_1_latch[21]/I1
    instance   STATCNF_1_latch[21] (cell SB_LUT4)
    output pin STATCNF_1_latch[21]/O
    net        STATCNF_c[21]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[20]
83) instance STATCNF_1_latch[20] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[20] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[20]
    input  pin STATCNF_1_latch[20]/I1
    instance   STATCNF_1_latch[20] (cell SB_LUT4)
    output pin STATCNF_1_latch[20]/O
    net        STATCNF_c[20]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[19]
84) instance STATCNF_1_latch[19] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[19] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[19]
    input  pin STATCNF_1_latch[19]/I1
    instance   STATCNF_1_latch[19] (cell SB_LUT4)
    output pin STATCNF_1_latch[19]/O
    net        STATCNF_c[19]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[18]
85) instance STATCNF_1_latch[18] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[18] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[18]
    input  pin STATCNF_1_latch[18]/I1
    instance   STATCNF_1_latch[18] (cell SB_LUT4)
    output pin STATCNF_1_latch[18]/O
    net        STATCNF_c[18]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[17]
86) instance STATCNF_1_latch[17] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[17] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[17]
    input  pin STATCNF_1_latch[17]/I1
    instance   STATCNF_1_latch[17] (cell SB_LUT4)
    output pin STATCNF_1_latch[17]/O
    net        STATCNF_c[17]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[16]
87) instance STATCNF_1_latch[16] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[16] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[16]
    input  pin STATCNF_1_latch[16]/I1
    instance   STATCNF_1_latch[16] (cell SB_LUT4)
    output pin STATCNF_1_latch[16]/O
    net        STATCNF_c[16]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[13]
88) instance DYNCNF_1_latch[13] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[13]
    input  pin DYNCNF_1_latch[13]/I1
    instance   DYNCNF_1_latch[13] (cell SB_LUT4)
    output pin DYNCNF_1_latch[13]/O
    net        DYNCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[12]
89) instance DYNCNF_1_latch[12] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[12] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[12]
    input  pin DYNCNF_1_latch[12]/I1
    instance   DYNCNF_1_latch[12] (cell SB_LUT4)
    output pin DYNCNF_1_latch[12]/O
    net        DYNCNF_c[12]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[11]
90) instance STATCNF_1_latch[11] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[11]
    input  pin STATCNF_1_latch[11]/I1
    instance   STATCNF_1_latch[11] (cell SB_LUT4)
    output pin STATCNF_1_latch[11]/O
    net        STATCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[1]
91) instance STATCNF_1_latch[1] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[1]
    input  pin STATCNF_1_latch[1]/I1
    instance   STATCNF_1_latch[1] (cell SB_LUT4)
    output pin STATCNF_1_latch[1]/O
    net        STATCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[0]
92) instance STATCNF_1_latch[0] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[0]
    input  pin STATCNF_1_latch[0]/I1
    instance   STATCNF_1_latch[0] (cell SB_LUT4)
    output pin STATCNF_1_latch[0]/O
    net        STATCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[43]
93) instance STATCNF_1_latch[43] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[43] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[43]
    input  pin STATCNF_1_latch[43]/I1
    instance   STATCNF_1_latch[43] (cell SB_LUT4)
    output pin STATCNF_1_latch[43]/O
    net        STATCNF_c[43]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[42]
94) instance STATCNF_1_latch[42] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[42] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[42]
    input  pin STATCNF_1_latch[42]/I1
    instance   STATCNF_1_latch[42] (cell SB_LUT4)
    output pin STATCNF_1_latch[42]/O
    net        STATCNF_c[42]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[41]
95) instance STATCNF_1_latch[41] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[41] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[41]
    input  pin STATCNF_1_latch[41]/I1
    instance   STATCNF_1_latch[41] (cell SB_LUT4)
    output pin STATCNF_1_latch[41]/O
    net        STATCNF_c[41]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[40]
96) instance STATCNF_1_latch[40] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[40] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[40]
    input  pin STATCNF_1_latch[40]/I1
    instance   STATCNF_1_latch[40] (cell SB_LUT4)
    output pin STATCNF_1_latch[40]/O
    net        STATCNF_c[40]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[39]
97) instance STATCNF_1_latch[39] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[39] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[39]
    input  pin STATCNF_1_latch[39]/I1
    instance   STATCNF_1_latch[39] (cell SB_LUT4)
    output pin STATCNF_1_latch[39]/O
    net        STATCNF_c[39]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[38]
98) instance STATCNF_1_latch[38] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[38] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[38]
    input  pin STATCNF_1_latch[38]/I1
    instance   STATCNF_1_latch[38] (cell SB_LUT4)
    output pin STATCNF_1_latch[38]/O
    net        STATCNF_c[38]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[36]
99) instance STATCNF_1_latch[36] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[36] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[36]
    input  pin STATCNF_1_latch[36]/I1
    instance   STATCNF_1_latch[36] (cell SB_LUT4)
    output pin STATCNF_1_latch[36]/O
    net        STATCNF_c[36]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[35]
100) instance STATCNF_1_latch[35] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[35] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[35]
    input  pin STATCNF_1_latch[35]/I1
    instance   STATCNF_1_latch[35] (cell SB_LUT4)
    output pin STATCNF_1_latch[35]/O
    net        STATCNF_c[35]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[34]
101) instance STATCNF_1_latch[34] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[34] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[32]
102) instance STATCNF_1_latch[32] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[32] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[31]
103) instance STATCNF_1_latch[31] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[31] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[12]
104) instance STATCNF_1_latch[12] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[12] (in view: work.config_register_latched_dec(verilog))
End of loops
@W: MT453 |clock period is too long for clock config_register_latched_dec|CLK, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               104        STATSR[86]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 146MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Warning: Found 104 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[4]
1) instance DYNSR_RNIGH4R[4] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[4]
    input  pin DYNSR_RNIGH4R[4]/I1
    instance   DYNSR_RNIGH4R[4] (cell SB_LUT4)
    output pin DYNSR_RNIGH4R[4]/O
    net        DYNCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[5]
2) instance DYNSR_RNIHI4R[5] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[5]
    input  pin DYNSR_RNIHI4R[5]/I1
    instance   DYNSR_RNIHI4R[5] (cell SB_LUT4)
    output pin DYNSR_RNIHI4R[5]/O
    net        DYNCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[6]
3) instance DYNSR_RNIIJ4R[6] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[6]
    input  pin DYNSR_RNIIJ4R[6]/I1
    instance   DYNSR_RNIIJ4R[6] (cell SB_LUT4)
    output pin DYNSR_RNIIJ4R[6]/O
    net        DYNCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[3]
4) instance DYNSR_RNIFG4R[3] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[3]
    input  pin DYNSR_RNIFG4R[3]/I1
    instance   DYNSR_RNIFG4R[3] (cell SB_LUT4)
    output pin DYNSR_RNIFG4R[3]/O
    net        DYNCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[7]
5) instance DYNSR_RNIJK4R[7] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[7]
    input  pin DYNSR_RNIJK4R[7]/I1
    instance   DYNSR_RNIJK4R[7] (cell SB_LUT4)
    output pin DYNSR_RNIJK4R[7]/O
    net        DYNCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[2]
6) instance DYNSR_RNIEF4R[2] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[2]
    input  pin DYNSR_RNIEF4R[2]/I1
    instance   DYNSR_RNIEF4R[2] (cell SB_LUT4)
    output pin DYNSR_RNIEF4R[2]/O
    net        DYNCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[0]
7) instance DYNSR_RNICD4R[0] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[0]
    input  pin DYNSR_RNICD4R[0]/I1
    instance   DYNSR_RNICD4R[0] (cell SB_LUT4)
    output pin DYNSR_RNICD4R[0]/O
    net        DYNCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[1]
8) instance DYNSR_RNIDE4R[1] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[1]
    input  pin DYNSR_RNIDE4R[1]/I1
    instance   DYNSR_RNIDE4R[1] (cell SB_LUT4)
    output pin DYNSR_RNIDE4R[1]/O
    net        DYNCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[30]
9) instance STATSR_RNIG9V51[30] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[30] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[30]
    input  pin STATSR_RNIG9V51[30]/I1
    instance   STATSR_RNIG9V51[30] (cell SB_LUT4)
    output pin STATSR_RNIG9V51[30]/O
    net        STATCNF_c[30]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[23]
10) instance STATSR_RNIIAU51[23] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[23] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[23]
    input  pin STATSR_RNIIAU51[23]/I1
    instance   STATSR_RNIIAU51[23] (cell SB_LUT4)
    output pin STATSR_RNIIAU51[23]/O
    net        STATCNF_c[23]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[15]
11) instance STATSR_RNIJAT51[15] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[15]
    input  pin STATSR_RNIJAT51[15]/I1
    instance   STATSR_RNIJAT51[15] (cell SB_LUT4)
    output pin STATSR_RNIJAT51[15]/O
    net        STATCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[14]
12) instance STATSR_RNII9T51[14] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[14]
    input  pin STATSR_RNII9T51[14]/I1
    instance   STATSR_RNII9T51[14] (cell SB_LUT4)
    output pin STATSR_RNII9T51[14]/O
    net        STATCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[13]
13) instance STATSR_RNIH8T51[13] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[13]
    input  pin STATSR_RNIH8T51[13]/I1
    instance   STATSR_RNIH8T51[13] (cell SB_LUT4)
    output pin STATSR_RNIH8T51[13]/O
    net        STATCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[10]
14) instance STATSR_RNIE5T51[10] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[10]
    input  pin STATSR_RNIE5T51[10]/I1
    instance   STATSR_RNIE5T51[10] (cell SB_LUT4)
    output pin STATSR_RNIE5T51[10]/O
    net        STATCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[9]
15) instance STATSR_RNI6FHP[9] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[9]
    input  pin STATSR_RNI6FHP[9]/I1
    instance   STATSR_RNI6FHP[9] (cell SB_LUT4)
    output pin STATSR_RNI6FHP[9]/O
    net        STATCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[8]
16) instance STATSR_RNI5EHP[8] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[8]
    input  pin STATSR_RNI5EHP[8]/I1
    instance   STATSR_RNI5EHP[8] (cell SB_LUT4)
    output pin STATSR_RNI5EHP[8]/O
    net        STATCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[7]
17) instance STATSR_RNI4DHP[7] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[7]
    input  pin STATSR_RNI4DHP[7]/I1
    instance   STATSR_RNI4DHP[7] (cell SB_LUT4)
    output pin STATSR_RNI4DHP[7]/O
    net        STATCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[6]
18) instance STATSR_RNI3CHP[6] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[6]
    input  pin STATSR_RNI3CHP[6]/I1
    instance   STATSR_RNI3CHP[6] (cell SB_LUT4)
    output pin STATSR_RNI3CHP[6]/O
    net        STATCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[5]
19) instance STATSR_RNI2BHP[5] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[5]
    input  pin STATSR_RNI2BHP[5]/I1
    instance   STATSR_RNI2BHP[5] (cell SB_LUT4)
    output pin STATSR_RNI2BHP[5]/O
    net        STATCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[4]
20) instance STATSR_RNI1AHP[4] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[4]
    input  pin STATSR_RNI1AHP[4]/I1
    instance   STATSR_RNI1AHP[4] (cell SB_LUT4)
    output pin STATSR_RNI1AHP[4]/O
    net        STATCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[3]
21) instance STATSR_RNI09HP[3] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[3]
    input  pin STATSR_RNI09HP[3]/I1
    instance   STATSR_RNI09HP[3] (cell SB_LUT4)
    output pin STATSR_RNI09HP[3]/O
    net        STATCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[2]
22) instance STATSR_RNIV7HP[2] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[2]
    input  pin STATSR_RNIV7HP[2]/I1
    instance   STATSR_RNIV7HP[2] (cell SB_LUT4)
    output pin STATSR_RNIV7HP[2]/O
    net        STATCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[15]
23) instance DYNSR_RNI21OQ[15] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[15]
    input  pin DYNSR_RNI21OQ[15]/I1
    instance   DYNSR_RNI21OQ[15] (cell SB_LUT4)
    output pin DYNSR_RNI21OQ[15]/O
    net        DYNCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[14]
24) instance DYNSR_RNI10OQ[14] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[14]
    input  pin DYNSR_RNI10OQ[14]/I1
    instance   DYNSR_RNI10OQ[14] (cell SB_LUT4)
    output pin DYNSR_RNI10OQ[14]/O
    net        DYNCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[59]
25) instance STATSR_RNIRM161[59] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[59] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[59]
    input  pin STATSR_RNIRM161[59]/I1
    instance   STATSR_RNIRM161[59] (cell SB_LUT4)
    output pin STATSR_RNIRM161[59]/O
    net        STATCNF_c[59]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[55]
26) instance STATSR_RNINI161[55] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[55] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[55]
    input  pin STATSR_RNINI161[55]/I1
    instance   STATSR_RNINI161[55] (cell SB_LUT4)
    output pin STATSR_RNINI161[55]/O
    net        STATCNF_c[55]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[48]
27) instance STATSR_RNIPJ061[48] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[48] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[48]
    input  pin STATSR_RNIPJ061[48]/I1
    instance   STATSR_RNIPJ061[48] (cell SB_LUT4)
    output pin STATSR_RNIPJ061[48]/O
    net        STATCNF_c[48]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[44]
28) instance STATSR_RNILF061[44] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[44] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[44]
    input  pin STATSR_RNILF061[44]/I1
    instance   STATSR_RNILF061[44] (cell SB_LUT4)
    output pin STATSR_RNILF061[44]/O
    net        STATCNF_c[44]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[37]
29) instance STATSR_RNINGV51[37] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[37] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[37]
    input  pin STATSR_RNINGV51[37]/I1
    instance   STATSR_RNINGV51[37] (cell SB_LUT4)
    output pin STATSR_RNINGV51[37]/O
    net        STATCNF_c[37]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[33]
30) instance STATSR_RNIJCV51[33] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[33] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[33]
    input  pin STATSR_RNIJCV51[33]/I1
    instance   STATSR_RNIJCV51[33] (cell SB_LUT4)
    output pin STATSR_RNIJCV51[33]/O
    net        STATCNF_c[33]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[52]
31) instance STATSR_RNIKF161[52] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[52] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[52]
    input  pin STATSR_RNIKF161[52]/I1
    instance   STATSR_RNIKF161[52] (cell SB_LUT4)
    output pin STATSR_RNIKF161[52]/O
    net        STATCNF_c[52]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[51]
32) instance STATSR_RNIJE161[51] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[51] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[51]
    input  pin STATSR_RNIJE161[51]/I1
    instance   STATSR_RNIJE161[51] (cell SB_LUT4)
    output pin STATSR_RNIJE161[51]/O
    net        STATCNF_c[51]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[50]
33) instance STATSR_RNIID161[50] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[50] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[50]
    input  pin STATSR_RNIID161[50]/I1
    instance   STATSR_RNIID161[50] (cell SB_LUT4)
    output pin STATSR_RNIID161[50]/O
    net        STATCNF_c[50]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[49]
34) instance STATSR_RNIQK061[49] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[49] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[49]
    input  pin STATSR_RNIQK061[49]/I1
    instance   STATSR_RNIQK061[49] (cell SB_LUT4)
    output pin STATSR_RNIQK061[49]/O
    net        STATCNF_c[49]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[47]
35) instance STATSR_RNIOI061[47] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[47] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[47]
    input  pin STATSR_RNIOI061[47]/I1
    instance   STATSR_RNIOI061[47] (cell SB_LUT4)
    output pin STATSR_RNIOI061[47]/O
    net        STATCNF_c[47]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[46]
36) instance STATSR_RNINH061[46] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[46] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[46]
    input  pin STATSR_RNINH061[46]/I1
    instance   STATSR_RNINH061[46] (cell SB_LUT4)
    output pin STATSR_RNINH061[46]/O
    net        STATCNF_c[46]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[45]
37) instance STATSR_RNIMG061[45] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[45] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[45]
    input  pin STATSR_RNIMG061[45]/I1
    instance   STATSR_RNIMG061[45] (cell SB_LUT4)
    output pin STATSR_RNIMG061[45]/O
    net        STATCNF_c[45]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[69]
38) instance STATSR_RNISO261[69] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[69] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[69]
    input  pin STATSR_RNISO261[69]/I1
    instance   STATSR_RNISO261[69] (cell SB_LUT4)
    output pin STATSR_RNISO261[69]/O
    net        STATCNF_c[69]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[68]
39) instance STATSR_RNIRN261[68] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[68] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[68]
    input  pin STATSR_RNIRN261[68]/I1
    instance   STATSR_RNIRN261[68] (cell SB_LUT4)
    output pin STATSR_RNIRN261[68]/O
    net        STATCNF_c[68]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[67]
40) instance STATSR_RNIQM261[67] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[67] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[67]
    input  pin STATSR_RNIQM261[67]/I1
    instance   STATSR_RNIQM261[67] (cell SB_LUT4)
    output pin STATSR_RNIQM261[67]/O
    net        STATCNF_c[67]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[66]
41) instance STATSR_RNIPL261[66] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[66] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[66]
    input  pin STATSR_RNIPL261[66]/I1
    instance   STATSR_RNIPL261[66] (cell SB_LUT4)
    output pin STATSR_RNIPL261[66]/O
    net        STATCNF_c[66]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[65]
42) instance STATSR_RNIOK261[65] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[65] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[65]
    input  pin STATSR_RNIOK261[65]/I1
    instance   STATSR_RNIOK261[65] (cell SB_LUT4)
    output pin STATSR_RNIOK261[65]/O
    net        STATCNF_c[65]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[64]
43) instance STATSR_RNINJ261[64] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[64] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[64]
    input  pin STATSR_RNINJ261[64]/I1
    instance   STATSR_RNINJ261[64] (cell SB_LUT4)
    output pin STATSR_RNINJ261[64]/O
    net        STATCNF_c[64]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[63]
44) instance STATSR_RNIMI261[63] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[63] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[63]
    input  pin STATSR_RNIMI261[63]/I1
    instance   STATSR_RNIMI261[63] (cell SB_LUT4)
    output pin STATSR_RNIMI261[63]/O
    net        STATCNF_c[63]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[62]
45) instance STATSR_RNILH261[62] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[62] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[62]
    input  pin STATSR_RNILH261[62]/I1
    instance   STATSR_RNILH261[62] (cell SB_LUT4)
    output pin STATSR_RNILH261[62]/O
    net        STATCNF_c[62]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[61]
46) instance STATSR_RNIKG261[61] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[61] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[61]
    input  pin STATSR_RNIKG261[61]/I1
    instance   STATSR_RNIKG261[61] (cell SB_LUT4)
    output pin STATSR_RNIKG261[61]/O
    net        STATCNF_c[61]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[60]
47) instance STATSR_RNIJF261[60] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[60] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[60]
    input  pin STATSR_RNIJF261[60]/I1
    instance   STATSR_RNIJF261[60] (cell SB_LUT4)
    output pin STATSR_RNIJF261[60]/O
    net        STATCNF_c[60]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[58]
48) instance STATSR_RNIQL161[58] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[58] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[58]
    input  pin STATSR_RNIQL161[58]/I1
    instance   STATSR_RNIQL161[58] (cell SB_LUT4)
    output pin STATSR_RNIQL161[58]/O
    net        STATCNF_c[58]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[57]
49) instance STATSR_RNIPK161[57] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[57] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[57]
    input  pin STATSR_RNIPK161[57]/I1
    instance   STATSR_RNIPK161[57] (cell SB_LUT4)
    output pin STATSR_RNIPK161[57]/O
    net        STATCNF_c[57]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[56]
50) instance STATSR_RNIOJ161[56] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[56] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[56]
    input  pin STATSR_RNIOJ161[56]/I1
    instance   STATSR_RNIOJ161[56] (cell SB_LUT4)
    output pin STATSR_RNIOJ161[56]/O
    net        STATCNF_c[56]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[54]
51) instance STATSR_RNIMH161[54] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[54] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[54]
    input  pin STATSR_RNIMH161[54]/I1
    instance   STATSR_RNIMH161[54] (cell SB_LUT4)
    output pin STATSR_RNIMH161[54]/O
    net        STATCNF_c[54]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[53]
52) instance STATSR_RNILG161[53] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[53] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[53]
    input  pin STATSR_RNILG161[53]/I1
    instance   STATSR_RNILG161[53] (cell SB_LUT4)
    output pin STATSR_RNILG161[53]/O
    net        STATCNF_c[53]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[84]
53) instance STATSR_RNIPN461[84] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[84] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[84]
    input  pin STATSR_RNIPN461[84]/I1
    instance   STATSR_RNIPN461[84] (cell SB_LUT4)
    output pin STATSR_RNIPN461[84]/O
    net        STATCNF_c[84]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[83]
54) instance STATSR_RNIOM461[83] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[83] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[83]
    input  pin STATSR_RNIOM461[83]/I1
    instance   STATSR_RNIOM461[83] (cell SB_LUT4)
    output pin STATSR_RNIOM461[83]/O
    net        STATCNF_c[83]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[82]
55) instance STATSR_RNINL461[82] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[82] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[82]
    input  pin STATSR_RNINL461[82]/I1
    instance   STATSR_RNINL461[82] (cell SB_LUT4)
    output pin STATSR_RNINL461[82]/O
    net        STATCNF_c[82]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[81]
56) instance STATSR_RNIMK461[81] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[81] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[81]
    input  pin STATSR_RNIMK461[81]/I1
    instance   STATSR_RNIMK461[81] (cell SB_LUT4)
    output pin STATSR_RNIMK461[81]/O
    net        STATCNF_c[81]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[80]
57) instance STATSR_RNILJ461[80] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[80] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[80]
    input  pin STATSR_RNILJ461[80]/I1
    instance   STATSR_RNILJ461[80] (cell SB_LUT4)
    output pin STATSR_RNILJ461[80]/O
    net        STATCNF_c[80]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[79]
58) instance STATSR_RNITQ361[79] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[79] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[79]
    input  pin STATSR_RNITQ361[79]/I1
    instance   STATSR_RNITQ361[79] (cell SB_LUT4)
    output pin STATSR_RNITQ361[79]/O
    net        STATCNF_c[79]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[78]
59) instance STATSR_RNISP361[78] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[78] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[78]
    input  pin STATSR_RNISP361[78]/I1
    instance   STATSR_RNISP361[78] (cell SB_LUT4)
    output pin STATSR_RNISP361[78]/O
    net        STATCNF_c[78]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[77]
60) instance STATSR_RNIRO361[77] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[77] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[77]
    input  pin STATSR_RNIRO361[77]/I1
    instance   STATSR_RNIRO361[77] (cell SB_LUT4)
    output pin STATSR_RNIRO361[77]/O
    net        STATCNF_c[77]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[76]
61) instance STATSR_RNIQN361[76] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[76] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[76]
    input  pin STATSR_RNIQN361[76]/I1
    instance   STATSR_RNIQN361[76] (cell SB_LUT4)
    output pin STATSR_RNIQN361[76]/O
    net        STATCNF_c[76]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[75]
62) instance STATSR_RNIPM361[75] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[75] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[75]
    input  pin STATSR_RNIPM361[75]/I1
    instance   STATSR_RNIPM361[75] (cell SB_LUT4)
    output pin STATSR_RNIPM361[75]/O
    net        STATCNF_c[75]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[74]
63) instance STATSR_RNIOL361[74] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[74] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[74]
    input  pin STATSR_RNIOL361[74]/I1
    instance   STATSR_RNIOL361[74] (cell SB_LUT4)
    output pin STATSR_RNIOL361[74]/O
    net        STATCNF_c[74]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[73]
64) instance STATSR_RNINK361[73] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[73] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[73]
    input  pin STATSR_RNINK361[73]/I1
    instance   STATSR_RNINK361[73] (cell SB_LUT4)
    output pin STATSR_RNINK361[73]/O
    net        STATCNF_c[73]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[72]
65) instance STATSR_RNIMJ361[72] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[72] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[72]
    input  pin STATSR_RNIMJ361[72]/I1
    instance   STATSR_RNIMJ361[72] (cell SB_LUT4)
    output pin STATSR_RNIMJ361[72]/O
    net        STATCNF_c[72]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[71]
66) instance STATSR_RNILI361[71] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[71] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[71]
    input  pin STATSR_RNILI361[71]/I1
    instance   STATSR_RNILI361[71] (cell SB_LUT4)
    output pin STATSR_RNILI361[71]/O
    net        STATCNF_c[71]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[70]
67) instance STATSR_RNIKH361[70] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[70] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[70]
    input  pin STATSR_RNIKH361[70]/I1
    instance   STATSR_RNIKH361[70] (cell SB_LUT4)
    output pin STATSR_RNIKH361[70]/O
    net        STATCNF_c[70]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[11]
68) instance DYNSR_RNIUSNQ[11] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[11]
    input  pin DYNSR_RNIUSNQ[11]/I1
    instance   DYNSR_RNIUSNQ[11] (cell SB_LUT4)
    output pin DYNSR_RNIUSNQ[11]/O
    net        DYNCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[10]
69) instance DYNSR_RNITRNQ[10] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[10]
    input  pin DYNSR_RNITRNQ[10]/I1
    instance   DYNSR_RNITRNQ[10] (cell SB_LUT4)
    output pin DYNSR_RNITRNQ[10]/O
    net        DYNCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[9]
70) instance DYNSR_RNILM4R[9] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[9]
    input  pin DYNSR_RNILM4R[9]/I1
    instance   DYNSR_RNILM4R[9] (cell SB_LUT4)
    output pin DYNSR_RNILM4R[9]/O
    net        DYNCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[8]
71) instance DYNSR_RNIKL4R[8] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[8]
    input  pin DYNSR_RNIKL4R[8]/I1
    instance   DYNSR_RNIKL4R[8] (cell SB_LUT4)
    output pin DYNSR_RNIKL4R[8]/O
    net        DYNCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[87]
72) instance STATSR_RNISQ4M[87] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[87] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[87]
    input  pin STATSR_RNISQ4M[87]/I1
    instance   STATSR_RNISQ4M[87] (cell SB_LUT4)
    output pin STATSR_RNISQ4M[87]/O
    net        STATCNF_c[87]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[86]
73) instance STATSR_RNIRP4M[86] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[86] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[86]
    input  pin STATSR_RNIRP4M[86]/I1
    instance   STATSR_RNIRP4M[86] (cell SB_LUT4)
    output pin STATSR_RNIRP4M[86]/O
    net        STATCNF_c[86]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[85]
74) instance STATSR_RNIQO461[85] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[85] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[85]
    input  pin STATSR_RNIQO461[85]/I1
    instance   STATSR_RNIQO461[85] (cell SB_LUT4)
    output pin STATSR_RNIQO461[85]/O
    net        STATCNF_c[85]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[29]
75) instance STATSR_RNIOGU51[29] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[29] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[29]
    input  pin STATSR_RNIOGU51[29]/I1
    instance   STATSR_RNIOGU51[29] (cell SB_LUT4)
    output pin STATSR_RNIOGU51[29]/O
    net        STATCNF_c[29]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[28]
76) instance STATSR_RNINFU51[28] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[28] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[28]
    input  pin STATSR_RNINFU51[28]/I1
    instance   STATSR_RNINFU51[28] (cell SB_LUT4)
    output pin STATSR_RNINFU51[28]/O
    net        STATCNF_c[28]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[27]
77) instance STATSR_RNIMEU51[27] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[27] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[27]
    input  pin STATSR_RNIMEU51[27]/I1
    instance   STATSR_RNIMEU51[27] (cell SB_LUT4)
    output pin STATSR_RNIMEU51[27]/O
    net        STATCNF_c[27]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[26]
78) instance STATSR_RNILDU51[26] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[26] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[26]
    input  pin STATSR_RNILDU51[26]/I1
    instance   STATSR_RNILDU51[26] (cell SB_LUT4)
    output pin STATSR_RNILDU51[26]/O
    net        STATCNF_c[26]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[25]
79) instance STATSR_RNIKCU51[25] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[25] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[25]
    input  pin STATSR_RNIKCU51[25]/I1
    instance   STATSR_RNIKCU51[25] (cell SB_LUT4)
    output pin STATSR_RNIKCU51[25]/O
    net        STATCNF_c[25]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[24]
80) instance STATSR_RNIJBU51[24] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[24] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[24]
    input  pin STATSR_RNIJBU51[24]/I1
    instance   STATSR_RNIJBU51[24] (cell SB_LUT4)
    output pin STATSR_RNIJBU51[24]/O
    net        STATCNF_c[24]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[22]
81) instance STATSR_RNIH9U51[22] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[22] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[22]
    input  pin STATSR_RNIH9U51[22]/I1
    instance   STATSR_RNIH9U51[22] (cell SB_LUT4)
    output pin STATSR_RNIH9U51[22]/O
    net        STATCNF_c[22]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[21]
82) instance STATSR_RNIG8U51[21] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[21] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[21]
    input  pin STATSR_RNIG8U51[21]/I1
    instance   STATSR_RNIG8U51[21] (cell SB_LUT4)
    output pin STATSR_RNIG8U51[21]/O
    net        STATCNF_c[21]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[20]
83) instance STATSR_RNIF7U51[20] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[20] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[20]
    input  pin STATSR_RNIF7U51[20]/I1
    instance   STATSR_RNIF7U51[20] (cell SB_LUT4)
    output pin STATSR_RNIF7U51[20]/O
    net        STATCNF_c[20]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[19]
84) instance STATSR_RNINET51[19] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[19] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[19]
    input  pin STATSR_RNINET51[19]/I1
    instance   STATSR_RNINET51[19] (cell SB_LUT4)
    output pin STATSR_RNINET51[19]/O
    net        STATCNF_c[19]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[18]
85) instance STATSR_RNIMDT51[18] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[18] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[18]
    input  pin STATSR_RNIMDT51[18]/I1
    instance   STATSR_RNIMDT51[18] (cell SB_LUT4)
    output pin STATSR_RNIMDT51[18]/O
    net        STATCNF_c[18]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[17]
86) instance STATSR_RNILCT51[17] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[17] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[17]
    input  pin STATSR_RNILCT51[17]/I1
    instance   STATSR_RNILCT51[17] (cell SB_LUT4)
    output pin STATSR_RNILCT51[17]/O
    net        STATCNF_c[17]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[16]
87) instance STATSR_RNIKBT51[16] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[16] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[16]
    input  pin STATSR_RNIKBT51[16]/I1
    instance   STATSR_RNIKBT51[16] (cell SB_LUT4)
    output pin STATSR_RNIKBT51[16]/O
    net        STATCNF_c[16]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[13]
88) instance DYNSR_RNI0VNQ[13] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[13]
    input  pin DYNSR_RNI0VNQ[13]/I1
    instance   DYNSR_RNI0VNQ[13] (cell SB_LUT4)
    output pin DYNSR_RNI0VNQ[13]/O
    net        DYNCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[12]
89) instance DYNSR_RNIVTNQ[12] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[12] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[12]
    input  pin DYNSR_RNIVTNQ[12]/I1
    instance   DYNSR_RNIVTNQ[12] (cell SB_LUT4)
    output pin DYNSR_RNIVTNQ[12]/O
    net        DYNCNF_c[12]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[11]
90) instance STATSR_RNIF6T51[11] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[11]
    input  pin STATSR_RNIF6T51[11]/I1
    instance   STATSR_RNIF6T51[11] (cell SB_LUT4)
    output pin STATSR_RNIF6T51[11]/O
    net        STATCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[1]
91) instance STATSR_RNIU6HP[1] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[1]
    input  pin STATSR_RNIU6HP[1]/I1
    instance   STATSR_RNIU6HP[1] (cell SB_LUT4)
    output pin STATSR_RNIU6HP[1]/O
    net        STATCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[0]
92) instance STATSR_RNIT5HP[0] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[0]
    input  pin STATSR_RNIT5HP[0]/I1
    instance   STATSR_RNIT5HP[0] (cell SB_LUT4)
    output pin STATSR_RNIT5HP[0]/O
    net        STATCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[43]
93) instance STATSR_RNIKE061[43] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[43] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[43]
    input  pin STATSR_RNIKE061[43]/I1
    instance   STATSR_RNIKE061[43] (cell SB_LUT4)
    output pin STATSR_RNIKE061[43]/O
    net        STATCNF_c[43]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[42]
94) instance STATSR_RNIJD061[42] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[42] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[42]
    input  pin STATSR_RNIJD061[42]/I1
    instance   STATSR_RNIJD061[42] (cell SB_LUT4)
    output pin STATSR_RNIJD061[42]/O
    net        STATCNF_c[42]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[41]
95) instance STATSR_RNIIC061[41] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[41] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[41]
    input  pin STATSR_RNIIC061[41]/I1
    instance   STATSR_RNIIC061[41] (cell SB_LUT4)
    output pin STATSR_RNIIC061[41]/O
    net        STATCNF_c[41]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[40]
96) instance STATSR_RNIHB061[40] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[40] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[40]
    input  pin STATSR_RNIHB061[40]/I1
    instance   STATSR_RNIHB061[40] (cell SB_LUT4)
    output pin STATSR_RNIHB061[40]/O
    net        STATCNF_c[40]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[39]
97) instance STATSR_RNIPIV51[39] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[39] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[39]
    input  pin STATSR_RNIPIV51[39]/I1
    instance   STATSR_RNIPIV51[39] (cell SB_LUT4)
    output pin STATSR_RNIPIV51[39]/O
    net        STATCNF_c[39]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[38]
98) instance STATSR_RNIOHV51[38] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[38] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[38]
    input  pin STATSR_RNIOHV51[38]/I1
    instance   STATSR_RNIOHV51[38] (cell SB_LUT4)
    output pin STATSR_RNIOHV51[38]/O
    net        STATCNF_c[38]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[36]
99) instance STATSR_RNIMFV51[36] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[36] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[36]
    input  pin STATSR_RNIMFV51[36]/I1
    instance   STATSR_RNIMFV51[36] (cell SB_LUT4)
    output pin STATSR_RNIMFV51[36]/O
    net        STATCNF_c[36]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[35]
100) instance STATSR_RNILEV51[35] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[35] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[35]
    input  pin STATSR_RNILEV51[35]/I1
    instance   STATSR_RNILEV51[35] (cell SB_LUT4)
    output pin STATSR_RNILEV51[35]/O
    net        STATCNF_c[35]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[34]
101) instance STATSR_RNIKDV51[34] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[34] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[32]
102) instance STATSR_RNIIBV51[32] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[32] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[31]
103) instance STATSR_RNIHAV51[31] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[31] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[12]
104) instance STATSR_RNIG7T51[12] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[12] (in view: work.config_register_latched_dec(verilog))
End of loops
@W: MT420 |Found inferred clock config_register_latched_dec|CLK with period 2.99ns. Please declare a user-defined clock on object "p:CLK"
@W: MT420 |Found inferred clock config_register_latched_dec|SEL with period 1000.00ns. Please declare a user-defined clock on object "p:SEL"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 09:36:58 2025
#


Top view:               config_register_latched_dec
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
config_register_latched_dec|SEL     1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
=========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK  config_register_latched_dec|CLK  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: config_register_latched_dec|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                                              Arrival           
Instance     Reference                           Type         Pin     Net          Time        Slack 
             Clock                                                                                   
-----------------------------------------------------------------------------------------------------
DYNSR[0]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
DYNSR[1]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
DYNSR[2]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
DYNSR[3]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
DYNSR[4]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
DYNSR[5]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
DYNSR[6]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
DYNSR[7]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
DYNSR[8]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
DYNSR[9]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
=====================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                           Type         Pin     Net          Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
DYNSR[1]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[0]     2.836        -0.528
DYNSR[2]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[1]     2.836        -0.528
DYNSR[3]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[2]     2.836        -0.528
DYNSR[4]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[3]     2.836        -0.528
DYNSR[5]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[4]     2.836        -0.528
DYNSR[6]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[5]     2.836        -0.528
DYNSR[7]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[6]     2.836        -0.528
DYNSR[8]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[7]     2.836        -0.528
DYNSR[9]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[8]     2.836        -0.528
DYNSR[10]     config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[9]     2.836        -0.528
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[0] / Q
    Ending point:                            DYNSR[1] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[0]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]           Net          -        -       2.568     -           2         
DYNSR[1]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[1] / Q
    Ending point:                            DYNSR[2] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[1]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]           Net          -        -       2.568     -           2         
DYNSR[2]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[2] / Q
    Ending point:                            DYNSR[3] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[2]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]           Net          -        -       2.568     -           2         
DYNSR[3]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[3] / Q
    Ending point:                            DYNSR[4] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[3]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]           Net          -        -       2.568     -           2         
DYNSR[4]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[4] / Q
    Ending point:                            DYNSR[5] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[4]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]           Net          -        -       2.568     -           2         
DYNSR[5]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

---------------------------------------
Resource Usage Report for config_register_latched_dec 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
SB_LUT4         273 uses

I/O ports: 258
I/O primitives: 258
SB_GB_IO       1 use
SB_IO          257 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   config_register_latched_dec|SEL: 1
   config_register_latched_dec|CLK: 1

@S |Mapping Summary:
Total  LUTs: 273 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 273 = 273 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:36:59 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: config_register_latched_dec

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\config_register_latched_dec_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\config_register_latched_dec_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	273
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	257
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 257
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 257
                                            ------
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 09:37:50 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module config_register_latched_dec
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:37:50 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:37:51 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:37:51 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Selected library: work cell: config_register_latched_dec view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 09:37:52 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 09:37:52 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist config_register_latched_dec

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                               Requested      Requested     Clock        Clock                     Clock
Clock                               Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     104  
config_register_latched_dec|SEL     1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     208  
=============================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock config_register_latched_dec|SEL which controls 208 sequential elements including STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Found inferred clock config_register_latched_dec|CLK which controls 104 sequential elements including STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 09:37:53 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 09:37:53 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -0.32ns		 171 /       104


@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":28:7:28:9|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net SEL_c_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)

Warning: Found 104 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[4]
1) instance DYNCNF_1_latch[4] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[4]
    input  pin DYNCNF_1_latch[4]/I1
    instance   DYNCNF_1_latch[4] (cell SB_LUT4)
    output pin DYNCNF_1_latch[4]/O
    net        DYNCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[5]
2) instance DYNCNF_1_latch[5] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[5]
    input  pin DYNCNF_1_latch[5]/I1
    instance   DYNCNF_1_latch[5] (cell SB_LUT4)
    output pin DYNCNF_1_latch[5]/O
    net        DYNCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[6]
3) instance DYNCNF_1_latch[6] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[6]
    input  pin DYNCNF_1_latch[6]/I1
    instance   DYNCNF_1_latch[6] (cell SB_LUT4)
    output pin DYNCNF_1_latch[6]/O
    net        DYNCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[3]
4) instance DYNCNF_1_latch[3] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[3]
    input  pin DYNCNF_1_latch[3]/I1
    instance   DYNCNF_1_latch[3] (cell SB_LUT4)
    output pin DYNCNF_1_latch[3]/O
    net        DYNCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[7]
5) instance DYNCNF_1_latch[7] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[7]
    input  pin DYNCNF_1_latch[7]/I1
    instance   DYNCNF_1_latch[7] (cell SB_LUT4)
    output pin DYNCNF_1_latch[7]/O
    net        DYNCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[2]
6) instance DYNCNF_1_latch[2] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[2]
    input  pin DYNCNF_1_latch[2]/I1
    instance   DYNCNF_1_latch[2] (cell SB_LUT4)
    output pin DYNCNF_1_latch[2]/O
    net        DYNCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[0]
7) instance DYNCNF_1_latch[0] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[0]
    input  pin DYNCNF_1_latch[0]/I1
    instance   DYNCNF_1_latch[0] (cell SB_LUT4)
    output pin DYNCNF_1_latch[0]/O
    net        DYNCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[1]
8) instance DYNCNF_1_latch[1] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[1]
    input  pin DYNCNF_1_latch[1]/I1
    instance   DYNCNF_1_latch[1] (cell SB_LUT4)
    output pin DYNCNF_1_latch[1]/O
    net        DYNCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[30]
9) instance STATCNF_1_latch[30] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[30] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[30]
    input  pin STATCNF_1_latch[30]/I1
    instance   STATCNF_1_latch[30] (cell SB_LUT4)
    output pin STATCNF_1_latch[30]/O
    net        STATCNF_c[30]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[23]
10) instance STATCNF_1_latch[23] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[23] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[23]
    input  pin STATCNF_1_latch[23]/I1
    instance   STATCNF_1_latch[23] (cell SB_LUT4)
    output pin STATCNF_1_latch[23]/O
    net        STATCNF_c[23]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[15]
11) instance STATCNF_1_latch[15] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[15]
    input  pin STATCNF_1_latch[15]/I1
    instance   STATCNF_1_latch[15] (cell SB_LUT4)
    output pin STATCNF_1_latch[15]/O
    net        STATCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[14]
12) instance STATCNF_1_latch[14] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[14]
    input  pin STATCNF_1_latch[14]/I1
    instance   STATCNF_1_latch[14] (cell SB_LUT4)
    output pin STATCNF_1_latch[14]/O
    net        STATCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[13]
13) instance STATCNF_1_latch[13] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[13]
    input  pin STATCNF_1_latch[13]/I1
    instance   STATCNF_1_latch[13] (cell SB_LUT4)
    output pin STATCNF_1_latch[13]/O
    net        STATCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[10]
14) instance STATCNF_1_latch[10] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[10]
    input  pin STATCNF_1_latch[10]/I1
    instance   STATCNF_1_latch[10] (cell SB_LUT4)
    output pin STATCNF_1_latch[10]/O
    net        STATCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[9]
15) instance STATCNF_1_latch[9] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[9]
    input  pin STATCNF_1_latch[9]/I1
    instance   STATCNF_1_latch[9] (cell SB_LUT4)
    output pin STATCNF_1_latch[9]/O
    net        STATCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[8]
16) instance STATCNF_1_latch[8] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[8]
    input  pin STATCNF_1_latch[8]/I1
    instance   STATCNF_1_latch[8] (cell SB_LUT4)
    output pin STATCNF_1_latch[8]/O
    net        STATCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[7]
17) instance STATCNF_1_latch[7] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[7]
    input  pin STATCNF_1_latch[7]/I1
    instance   STATCNF_1_latch[7] (cell SB_LUT4)
    output pin STATCNF_1_latch[7]/O
    net        STATCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[6]
18) instance STATCNF_1_latch[6] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[6]
    input  pin STATCNF_1_latch[6]/I1
    instance   STATCNF_1_latch[6] (cell SB_LUT4)
    output pin STATCNF_1_latch[6]/O
    net        STATCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[5]
19) instance STATCNF_1_latch[5] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[5]
    input  pin STATCNF_1_latch[5]/I1
    instance   STATCNF_1_latch[5] (cell SB_LUT4)
    output pin STATCNF_1_latch[5]/O
    net        STATCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[4]
20) instance STATCNF_1_latch[4] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[4]
    input  pin STATCNF_1_latch[4]/I1
    instance   STATCNF_1_latch[4] (cell SB_LUT4)
    output pin STATCNF_1_latch[4]/O
    net        STATCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[3]
21) instance STATCNF_1_latch[3] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[3]
    input  pin STATCNF_1_latch[3]/I1
    instance   STATCNF_1_latch[3] (cell SB_LUT4)
    output pin STATCNF_1_latch[3]/O
    net        STATCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[2]
22) instance STATCNF_1_latch[2] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[2]
    input  pin STATCNF_1_latch[2]/I1
    instance   STATCNF_1_latch[2] (cell SB_LUT4)
    output pin STATCNF_1_latch[2]/O
    net        STATCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[15]
23) instance DYNCNF_1_latch[15] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[15]
    input  pin DYNCNF_1_latch[15]/I1
    instance   DYNCNF_1_latch[15] (cell SB_LUT4)
    output pin DYNCNF_1_latch[15]/O
    net        DYNCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[14]
24) instance DYNCNF_1_latch[14] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[14]
    input  pin DYNCNF_1_latch[14]/I1
    instance   DYNCNF_1_latch[14] (cell SB_LUT4)
    output pin DYNCNF_1_latch[14]/O
    net        DYNCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[59]
25) instance STATCNF_1_latch[59] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[59] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[59]
    input  pin STATCNF_1_latch[59]/I1
    instance   STATCNF_1_latch[59] (cell SB_LUT4)
    output pin STATCNF_1_latch[59]/O
    net        STATCNF_c[59]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[55]
26) instance STATCNF_1_latch[55] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[55] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[55]
    input  pin STATCNF_1_latch[55]/I1
    instance   STATCNF_1_latch[55] (cell SB_LUT4)
    output pin STATCNF_1_latch[55]/O
    net        STATCNF_c[55]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[48]
27) instance STATCNF_1_latch[48] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[48] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[48]
    input  pin STATCNF_1_latch[48]/I1
    instance   STATCNF_1_latch[48] (cell SB_LUT4)
    output pin STATCNF_1_latch[48]/O
    net        STATCNF_c[48]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[44]
28) instance STATCNF_1_latch[44] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[44] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[44]
    input  pin STATCNF_1_latch[44]/I1
    instance   STATCNF_1_latch[44] (cell SB_LUT4)
    output pin STATCNF_1_latch[44]/O
    net        STATCNF_c[44]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[37]
29) instance STATCNF_1_latch[37] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[37] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[37]
    input  pin STATCNF_1_latch[37]/I1
    instance   STATCNF_1_latch[37] (cell SB_LUT4)
    output pin STATCNF_1_latch[37]/O
    net        STATCNF_c[37]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[33]
30) instance STATCNF_1_latch[33] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[33] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[33]
    input  pin STATCNF_1_latch[33]/I1
    instance   STATCNF_1_latch[33] (cell SB_LUT4)
    output pin STATCNF_1_latch[33]/O
    net        STATCNF_c[33]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[52]
31) instance STATCNF_1_latch[52] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[52] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[52]
    input  pin STATCNF_1_latch[52]/I1
    instance   STATCNF_1_latch[52] (cell SB_LUT4)
    output pin STATCNF_1_latch[52]/O
    net        STATCNF_c[52]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[51]
32) instance STATCNF_1_latch[51] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[51] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[51]
    input  pin STATCNF_1_latch[51]/I1
    instance   STATCNF_1_latch[51] (cell SB_LUT4)
    output pin STATCNF_1_latch[51]/O
    net        STATCNF_c[51]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[50]
33) instance STATCNF_1_latch[50] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[50] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[50]
    input  pin STATCNF_1_latch[50]/I1
    instance   STATCNF_1_latch[50] (cell SB_LUT4)
    output pin STATCNF_1_latch[50]/O
    net        STATCNF_c[50]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[49]
34) instance STATCNF_1_latch[49] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[49] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[49]
    input  pin STATCNF_1_latch[49]/I1
    instance   STATCNF_1_latch[49] (cell SB_LUT4)
    output pin STATCNF_1_latch[49]/O
    net        STATCNF_c[49]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[47]
35) instance STATCNF_1_latch[47] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[47] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[47]
    input  pin STATCNF_1_latch[47]/I1
    instance   STATCNF_1_latch[47] (cell SB_LUT4)
    output pin STATCNF_1_latch[47]/O
    net        STATCNF_c[47]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[46]
36) instance STATCNF_1_latch[46] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[46] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[46]
    input  pin STATCNF_1_latch[46]/I1
    instance   STATCNF_1_latch[46] (cell SB_LUT4)
    output pin STATCNF_1_latch[46]/O
    net        STATCNF_c[46]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[45]
37) instance STATCNF_1_latch[45] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[45] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[45]
    input  pin STATCNF_1_latch[45]/I1
    instance   STATCNF_1_latch[45] (cell SB_LUT4)
    output pin STATCNF_1_latch[45]/O
    net        STATCNF_c[45]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[69]
38) instance STATCNF_1_latch[69] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[69] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[69]
    input  pin STATCNF_1_latch[69]/I1
    instance   STATCNF_1_latch[69] (cell SB_LUT4)
    output pin STATCNF_1_latch[69]/O
    net        STATCNF_c[69]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[68]
39) instance STATCNF_1_latch[68] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[68] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[68]
    input  pin STATCNF_1_latch[68]/I1
    instance   STATCNF_1_latch[68] (cell SB_LUT4)
    output pin STATCNF_1_latch[68]/O
    net        STATCNF_c[68]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[67]
40) instance STATCNF_1_latch[67] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[67] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[67]
    input  pin STATCNF_1_latch[67]/I1
    instance   STATCNF_1_latch[67] (cell SB_LUT4)
    output pin STATCNF_1_latch[67]/O
    net        STATCNF_c[67]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[66]
41) instance STATCNF_1_latch[66] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[66] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[66]
    input  pin STATCNF_1_latch[66]/I1
    instance   STATCNF_1_latch[66] (cell SB_LUT4)
    output pin STATCNF_1_latch[66]/O
    net        STATCNF_c[66]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[65]
42) instance STATCNF_1_latch[65] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[65] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[65]
    input  pin STATCNF_1_latch[65]/I1
    instance   STATCNF_1_latch[65] (cell SB_LUT4)
    output pin STATCNF_1_latch[65]/O
    net        STATCNF_c[65]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[64]
43) instance STATCNF_1_latch[64] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[64] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[64]
    input  pin STATCNF_1_latch[64]/I1
    instance   STATCNF_1_latch[64] (cell SB_LUT4)
    output pin STATCNF_1_latch[64]/O
    net        STATCNF_c[64]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[63]
44) instance STATCNF_1_latch[63] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[63] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[63]
    input  pin STATCNF_1_latch[63]/I1
    instance   STATCNF_1_latch[63] (cell SB_LUT4)
    output pin STATCNF_1_latch[63]/O
    net        STATCNF_c[63]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[62]
45) instance STATCNF_1_latch[62] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[62] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[62]
    input  pin STATCNF_1_latch[62]/I1
    instance   STATCNF_1_latch[62] (cell SB_LUT4)
    output pin STATCNF_1_latch[62]/O
    net        STATCNF_c[62]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[61]
46) instance STATCNF_1_latch[61] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[61] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[61]
    input  pin STATCNF_1_latch[61]/I1
    instance   STATCNF_1_latch[61] (cell SB_LUT4)
    output pin STATCNF_1_latch[61]/O
    net        STATCNF_c[61]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[60]
47) instance STATCNF_1_latch[60] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[60] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[60]
    input  pin STATCNF_1_latch[60]/I1
    instance   STATCNF_1_latch[60] (cell SB_LUT4)
    output pin STATCNF_1_latch[60]/O
    net        STATCNF_c[60]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[58]
48) instance STATCNF_1_latch[58] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[58] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[58]
    input  pin STATCNF_1_latch[58]/I1
    instance   STATCNF_1_latch[58] (cell SB_LUT4)
    output pin STATCNF_1_latch[58]/O
    net        STATCNF_c[58]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[57]
49) instance STATCNF_1_latch[57] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[57] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[57]
    input  pin STATCNF_1_latch[57]/I1
    instance   STATCNF_1_latch[57] (cell SB_LUT4)
    output pin STATCNF_1_latch[57]/O
    net        STATCNF_c[57]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[56]
50) instance STATCNF_1_latch[56] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[56] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[56]
    input  pin STATCNF_1_latch[56]/I1
    instance   STATCNF_1_latch[56] (cell SB_LUT4)
    output pin STATCNF_1_latch[56]/O
    net        STATCNF_c[56]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[54]
51) instance STATCNF_1_latch[54] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[54] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[54]
    input  pin STATCNF_1_latch[54]/I1
    instance   STATCNF_1_latch[54] (cell SB_LUT4)
    output pin STATCNF_1_latch[54]/O
    net        STATCNF_c[54]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[53]
52) instance STATCNF_1_latch[53] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[53] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[53]
    input  pin STATCNF_1_latch[53]/I1
    instance   STATCNF_1_latch[53] (cell SB_LUT4)
    output pin STATCNF_1_latch[53]/O
    net        STATCNF_c[53]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[84]
53) instance STATCNF_1_latch[84] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[84] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[84]
    input  pin STATCNF_1_latch[84]/I1
    instance   STATCNF_1_latch[84] (cell SB_LUT4)
    output pin STATCNF_1_latch[84]/O
    net        STATCNF_c[84]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[83]
54) instance STATCNF_1_latch[83] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[83] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[83]
    input  pin STATCNF_1_latch[83]/I1
    instance   STATCNF_1_latch[83] (cell SB_LUT4)
    output pin STATCNF_1_latch[83]/O
    net        STATCNF_c[83]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[82]
55) instance STATCNF_1_latch[82] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[82] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[82]
    input  pin STATCNF_1_latch[82]/I1
    instance   STATCNF_1_latch[82] (cell SB_LUT4)
    output pin STATCNF_1_latch[82]/O
    net        STATCNF_c[82]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[81]
56) instance STATCNF_1_latch[81] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[81] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[81]
    input  pin STATCNF_1_latch[81]/I1
    instance   STATCNF_1_latch[81] (cell SB_LUT4)
    output pin STATCNF_1_latch[81]/O
    net        STATCNF_c[81]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[80]
57) instance STATCNF_1_latch[80] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[80] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[80]
    input  pin STATCNF_1_latch[80]/I1
    instance   STATCNF_1_latch[80] (cell SB_LUT4)
    output pin STATCNF_1_latch[80]/O
    net        STATCNF_c[80]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[79]
58) instance STATCNF_1_latch[79] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[79] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[79]
    input  pin STATCNF_1_latch[79]/I1
    instance   STATCNF_1_latch[79] (cell SB_LUT4)
    output pin STATCNF_1_latch[79]/O
    net        STATCNF_c[79]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[78]
59) instance STATCNF_1_latch[78] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[78] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[78]
    input  pin STATCNF_1_latch[78]/I1
    instance   STATCNF_1_latch[78] (cell SB_LUT4)
    output pin STATCNF_1_latch[78]/O
    net        STATCNF_c[78]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[77]
60) instance STATCNF_1_latch[77] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[77] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[77]
    input  pin STATCNF_1_latch[77]/I1
    instance   STATCNF_1_latch[77] (cell SB_LUT4)
    output pin STATCNF_1_latch[77]/O
    net        STATCNF_c[77]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[76]
61) instance STATCNF_1_latch[76] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[76] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[76]
    input  pin STATCNF_1_latch[76]/I1
    instance   STATCNF_1_latch[76] (cell SB_LUT4)
    output pin STATCNF_1_latch[76]/O
    net        STATCNF_c[76]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[75]
62) instance STATCNF_1_latch[75] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[75] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[75]
    input  pin STATCNF_1_latch[75]/I1
    instance   STATCNF_1_latch[75] (cell SB_LUT4)
    output pin STATCNF_1_latch[75]/O
    net        STATCNF_c[75]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[74]
63) instance STATCNF_1_latch[74] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[74] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[74]
    input  pin STATCNF_1_latch[74]/I1
    instance   STATCNF_1_latch[74] (cell SB_LUT4)
    output pin STATCNF_1_latch[74]/O
    net        STATCNF_c[74]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[73]
64) instance STATCNF_1_latch[73] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[73] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[73]
    input  pin STATCNF_1_latch[73]/I1
    instance   STATCNF_1_latch[73] (cell SB_LUT4)
    output pin STATCNF_1_latch[73]/O
    net        STATCNF_c[73]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[72]
65) instance STATCNF_1_latch[72] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[72] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[72]
    input  pin STATCNF_1_latch[72]/I1
    instance   STATCNF_1_latch[72] (cell SB_LUT4)
    output pin STATCNF_1_latch[72]/O
    net        STATCNF_c[72]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[71]
66) instance STATCNF_1_latch[71] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[71] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[71]
    input  pin STATCNF_1_latch[71]/I1
    instance   STATCNF_1_latch[71] (cell SB_LUT4)
    output pin STATCNF_1_latch[71]/O
    net        STATCNF_c[71]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[70]
67) instance STATCNF_1_latch[70] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[70] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[70]
    input  pin STATCNF_1_latch[70]/I1
    instance   STATCNF_1_latch[70] (cell SB_LUT4)
    output pin STATCNF_1_latch[70]/O
    net        STATCNF_c[70]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[11]
68) instance DYNCNF_1_latch[11] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[11]
    input  pin DYNCNF_1_latch[11]/I1
    instance   DYNCNF_1_latch[11] (cell SB_LUT4)
    output pin DYNCNF_1_latch[11]/O
    net        DYNCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[10]
69) instance DYNCNF_1_latch[10] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[10]
    input  pin DYNCNF_1_latch[10]/I1
    instance   DYNCNF_1_latch[10] (cell SB_LUT4)
    output pin DYNCNF_1_latch[10]/O
    net        DYNCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[9]
70) instance DYNCNF_1_latch[9] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[9]
    input  pin DYNCNF_1_latch[9]/I1
    instance   DYNCNF_1_latch[9] (cell SB_LUT4)
    output pin DYNCNF_1_latch[9]/O
    net        DYNCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[8]
71) instance DYNCNF_1_latch[8] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[8]
    input  pin DYNCNF_1_latch[8]/I1
    instance   DYNCNF_1_latch[8] (cell SB_LUT4)
    output pin DYNCNF_1_latch[8]/O
    net        DYNCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[87]
72) instance STATCNF_1_latch[87] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[87] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[87]
    input  pin STATCNF_1_latch[87]/I1
    instance   STATCNF_1_latch[87] (cell SB_LUT4)
    output pin STATCNF_1_latch[87]/O
    net        STATCNF_c[87]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[86]
73) instance STATCNF_1_latch[86] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[86] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[86]
    input  pin STATCNF_1_latch[86]/I1
    instance   STATCNF_1_latch[86] (cell SB_LUT4)
    output pin STATCNF_1_latch[86]/O
    net        STATCNF_c[86]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[85]
74) instance STATCNF_1_latch[85] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[85] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[85]
    input  pin STATCNF_1_latch[85]/I1
    instance   STATCNF_1_latch[85] (cell SB_LUT4)
    output pin STATCNF_1_latch[85]/O
    net        STATCNF_c[85]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[29]
75) instance STATCNF_1_latch[29] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[29] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[29]
    input  pin STATCNF_1_latch[29]/I1
    instance   STATCNF_1_latch[29] (cell SB_LUT4)
    output pin STATCNF_1_latch[29]/O
    net        STATCNF_c[29]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[28]
76) instance STATCNF_1_latch[28] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[28] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[28]
    input  pin STATCNF_1_latch[28]/I1
    instance   STATCNF_1_latch[28] (cell SB_LUT4)
    output pin STATCNF_1_latch[28]/O
    net        STATCNF_c[28]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[27]
77) instance STATCNF_1_latch[27] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[27] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[27]
    input  pin STATCNF_1_latch[27]/I1
    instance   STATCNF_1_latch[27] (cell SB_LUT4)
    output pin STATCNF_1_latch[27]/O
    net        STATCNF_c[27]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[26]
78) instance STATCNF_1_latch[26] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[26] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[26]
    input  pin STATCNF_1_latch[26]/I1
    instance   STATCNF_1_latch[26] (cell SB_LUT4)
    output pin STATCNF_1_latch[26]/O
    net        STATCNF_c[26]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[25]
79) instance STATCNF_1_latch[25] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[25] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[25]
    input  pin STATCNF_1_latch[25]/I1
    instance   STATCNF_1_latch[25] (cell SB_LUT4)
    output pin STATCNF_1_latch[25]/O
    net        STATCNF_c[25]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[24]
80) instance STATCNF_1_latch[24] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[24] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[24]
    input  pin STATCNF_1_latch[24]/I1
    instance   STATCNF_1_latch[24] (cell SB_LUT4)
    output pin STATCNF_1_latch[24]/O
    net        STATCNF_c[24]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[22]
81) instance STATCNF_1_latch[22] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[22] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[22]
    input  pin STATCNF_1_latch[22]/I1
    instance   STATCNF_1_latch[22] (cell SB_LUT4)
    output pin STATCNF_1_latch[22]/O
    net        STATCNF_c[22]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[21]
82) instance STATCNF_1_latch[21] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[21] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[21]
    input  pin STATCNF_1_latch[21]/I1
    instance   STATCNF_1_latch[21] (cell SB_LUT4)
    output pin STATCNF_1_latch[21]/O
    net        STATCNF_c[21]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[20]
83) instance STATCNF_1_latch[20] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[20] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[20]
    input  pin STATCNF_1_latch[20]/I1
    instance   STATCNF_1_latch[20] (cell SB_LUT4)
    output pin STATCNF_1_latch[20]/O
    net        STATCNF_c[20]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[19]
84) instance STATCNF_1_latch[19] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[19] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[19]
    input  pin STATCNF_1_latch[19]/I1
    instance   STATCNF_1_latch[19] (cell SB_LUT4)
    output pin STATCNF_1_latch[19]/O
    net        STATCNF_c[19]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[18]
85) instance STATCNF_1_latch[18] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[18] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[18]
    input  pin STATCNF_1_latch[18]/I1
    instance   STATCNF_1_latch[18] (cell SB_LUT4)
    output pin STATCNF_1_latch[18]/O
    net        STATCNF_c[18]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[17]
86) instance STATCNF_1_latch[17] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[17] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[17]
    input  pin STATCNF_1_latch[17]/I1
    instance   STATCNF_1_latch[17] (cell SB_LUT4)
    output pin STATCNF_1_latch[17]/O
    net        STATCNF_c[17]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[16]
87) instance STATCNF_1_latch[16] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[16] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[16]
    input  pin STATCNF_1_latch[16]/I1
    instance   STATCNF_1_latch[16] (cell SB_LUT4)
    output pin STATCNF_1_latch[16]/O
    net        STATCNF_c[16]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[13]
88) instance DYNCNF_1_latch[13] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[13]
    input  pin DYNCNF_1_latch[13]/I1
    instance   DYNCNF_1_latch[13] (cell SB_LUT4)
    output pin DYNCNF_1_latch[13]/O
    net        DYNCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[12]
89) instance DYNCNF_1_latch[12] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[12] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[12]
    input  pin DYNCNF_1_latch[12]/I1
    instance   DYNCNF_1_latch[12] (cell SB_LUT4)
    output pin DYNCNF_1_latch[12]/O
    net        DYNCNF_c[12]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[11]
90) instance STATCNF_1_latch[11] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[11]
    input  pin STATCNF_1_latch[11]/I1
    instance   STATCNF_1_latch[11] (cell SB_LUT4)
    output pin STATCNF_1_latch[11]/O
    net        STATCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[1]
91) instance STATCNF_1_latch[1] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[1]
    input  pin STATCNF_1_latch[1]/I1
    instance   STATCNF_1_latch[1] (cell SB_LUT4)
    output pin STATCNF_1_latch[1]/O
    net        STATCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[0]
92) instance STATCNF_1_latch[0] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[0]
    input  pin STATCNF_1_latch[0]/I1
    instance   STATCNF_1_latch[0] (cell SB_LUT4)
    output pin STATCNF_1_latch[0]/O
    net        STATCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[43]
93) instance STATCNF_1_latch[43] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[43] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[43]
    input  pin STATCNF_1_latch[43]/I1
    instance   STATCNF_1_latch[43] (cell SB_LUT4)
    output pin STATCNF_1_latch[43]/O
    net        STATCNF_c[43]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[42]
94) instance STATCNF_1_latch[42] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[42] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[42]
    input  pin STATCNF_1_latch[42]/I1
    instance   STATCNF_1_latch[42] (cell SB_LUT4)
    output pin STATCNF_1_latch[42]/O
    net        STATCNF_c[42]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[41]
95) instance STATCNF_1_latch[41] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[41] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[41]
    input  pin STATCNF_1_latch[41]/I1
    instance   STATCNF_1_latch[41] (cell SB_LUT4)
    output pin STATCNF_1_latch[41]/O
    net        STATCNF_c[41]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[40]
96) instance STATCNF_1_latch[40] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[40] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[40]
    input  pin STATCNF_1_latch[40]/I1
    instance   STATCNF_1_latch[40] (cell SB_LUT4)
    output pin STATCNF_1_latch[40]/O
    net        STATCNF_c[40]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[39]
97) instance STATCNF_1_latch[39] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[39] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[39]
    input  pin STATCNF_1_latch[39]/I1
    instance   STATCNF_1_latch[39] (cell SB_LUT4)
    output pin STATCNF_1_latch[39]/O
    net        STATCNF_c[39]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[38]
98) instance STATCNF_1_latch[38] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[38] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[38]
    input  pin STATCNF_1_latch[38]/I1
    instance   STATCNF_1_latch[38] (cell SB_LUT4)
    output pin STATCNF_1_latch[38]/O
    net        STATCNF_c[38]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[36]
99) instance STATCNF_1_latch[36] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[36] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[36]
    input  pin STATCNF_1_latch[36]/I1
    instance   STATCNF_1_latch[36] (cell SB_LUT4)
    output pin STATCNF_1_latch[36]/O
    net        STATCNF_c[36]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[35]
100) instance STATCNF_1_latch[35] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[35] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[35]
    input  pin STATCNF_1_latch[35]/I1
    instance   STATCNF_1_latch[35] (cell SB_LUT4)
    output pin STATCNF_1_latch[35]/O
    net        STATCNF_c[35]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[34]
101) instance STATCNF_1_latch[34] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[34] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[32]
102) instance STATCNF_1_latch[32] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[32] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[31]
103) instance STATCNF_1_latch[31] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[31] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[12]
104) instance STATCNF_1_latch[12] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[12] (in view: work.config_register_latched_dec(verilog))
End of loops
@W: MT453 |clock period is too long for clock config_register_latched_dec|CLK, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 104 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               104        STATSR[86]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 146MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 146MB)

Warning: Found 104 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[4]
1) instance DYNSR_RNIGH4R[4] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[4]
    input  pin DYNSR_RNIGH4R[4]/I1
    instance   DYNSR_RNIGH4R[4] (cell SB_LUT4)
    output pin DYNSR_RNIGH4R[4]/O
    net        DYNCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[5]
2) instance DYNSR_RNIHI4R[5] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[5]
    input  pin DYNSR_RNIHI4R[5]/I1
    instance   DYNSR_RNIHI4R[5] (cell SB_LUT4)
    output pin DYNSR_RNIHI4R[5]/O
    net        DYNCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[6]
3) instance DYNSR_RNIIJ4R[6] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[6]
    input  pin DYNSR_RNIIJ4R[6]/I1
    instance   DYNSR_RNIIJ4R[6] (cell SB_LUT4)
    output pin DYNSR_RNIIJ4R[6]/O
    net        DYNCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[3]
4) instance DYNSR_RNIFG4R[3] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[3]
    input  pin DYNSR_RNIFG4R[3]/I1
    instance   DYNSR_RNIFG4R[3] (cell SB_LUT4)
    output pin DYNSR_RNIFG4R[3]/O
    net        DYNCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[7]
5) instance DYNSR_RNIJK4R[7] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[7]
    input  pin DYNSR_RNIJK4R[7]/I1
    instance   DYNSR_RNIJK4R[7] (cell SB_LUT4)
    output pin DYNSR_RNIJK4R[7]/O
    net        DYNCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[2]
6) instance DYNSR_RNIEF4R[2] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[2]
    input  pin DYNSR_RNIEF4R[2]/I1
    instance   DYNSR_RNIEF4R[2] (cell SB_LUT4)
    output pin DYNSR_RNIEF4R[2]/O
    net        DYNCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[0]
7) instance DYNSR_RNICD4R[0] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[0]
    input  pin DYNSR_RNICD4R[0]/I1
    instance   DYNSR_RNICD4R[0] (cell SB_LUT4)
    output pin DYNSR_RNICD4R[0]/O
    net        DYNCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[1]
8) instance DYNSR_RNIDE4R[1] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[1]
    input  pin DYNSR_RNIDE4R[1]/I1
    instance   DYNSR_RNIDE4R[1] (cell SB_LUT4)
    output pin DYNSR_RNIDE4R[1]/O
    net        DYNCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[30]
9) instance STATSR_RNIG9V51[30] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[30] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[30]
    input  pin STATSR_RNIG9V51[30]/I1
    instance   STATSR_RNIG9V51[30] (cell SB_LUT4)
    output pin STATSR_RNIG9V51[30]/O
    net        STATCNF_c[30]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[23]
10) instance STATSR_RNIIAU51[23] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[23] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[23]
    input  pin STATSR_RNIIAU51[23]/I1
    instance   STATSR_RNIIAU51[23] (cell SB_LUT4)
    output pin STATSR_RNIIAU51[23]/O
    net        STATCNF_c[23]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[15]
11) instance STATSR_RNIJAT51[15] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[15]
    input  pin STATSR_RNIJAT51[15]/I1
    instance   STATSR_RNIJAT51[15] (cell SB_LUT4)
    output pin STATSR_RNIJAT51[15]/O
    net        STATCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[14]
12) instance STATSR_RNII9T51[14] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[14]
    input  pin STATSR_RNII9T51[14]/I1
    instance   STATSR_RNII9T51[14] (cell SB_LUT4)
    output pin STATSR_RNII9T51[14]/O
    net        STATCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[13]
13) instance STATSR_RNIH8T51[13] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[13]
    input  pin STATSR_RNIH8T51[13]/I1
    instance   STATSR_RNIH8T51[13] (cell SB_LUT4)
    output pin STATSR_RNIH8T51[13]/O
    net        STATCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[10]
14) instance STATSR_RNIE5T51[10] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[10]
    input  pin STATSR_RNIE5T51[10]/I1
    instance   STATSR_RNIE5T51[10] (cell SB_LUT4)
    output pin STATSR_RNIE5T51[10]/O
    net        STATCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[9]
15) instance STATSR_RNI6FHP[9] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[9]
    input  pin STATSR_RNI6FHP[9]/I1
    instance   STATSR_RNI6FHP[9] (cell SB_LUT4)
    output pin STATSR_RNI6FHP[9]/O
    net        STATCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[8]
16) instance STATSR_RNI5EHP[8] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[8]
    input  pin STATSR_RNI5EHP[8]/I1
    instance   STATSR_RNI5EHP[8] (cell SB_LUT4)
    output pin STATSR_RNI5EHP[8]/O
    net        STATCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[7]
17) instance STATSR_RNI4DHP[7] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[7] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[7]
    input  pin STATSR_RNI4DHP[7]/I1
    instance   STATSR_RNI4DHP[7] (cell SB_LUT4)
    output pin STATSR_RNI4DHP[7]/O
    net        STATCNF_c[7]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[6]
18) instance STATSR_RNI3CHP[6] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[6] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[6]
    input  pin STATSR_RNI3CHP[6]/I1
    instance   STATSR_RNI3CHP[6] (cell SB_LUT4)
    output pin STATSR_RNI3CHP[6]/O
    net        STATCNF_c[6]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[5]
19) instance STATSR_RNI2BHP[5] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[5] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[5]
    input  pin STATSR_RNI2BHP[5]/I1
    instance   STATSR_RNI2BHP[5] (cell SB_LUT4)
    output pin STATSR_RNI2BHP[5]/O
    net        STATCNF_c[5]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[4]
20) instance STATSR_RNI1AHP[4] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[4] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[4]
    input  pin STATSR_RNI1AHP[4]/I1
    instance   STATSR_RNI1AHP[4] (cell SB_LUT4)
    output pin STATSR_RNI1AHP[4]/O
    net        STATCNF_c[4]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[3]
21) instance STATSR_RNI09HP[3] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[3] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[3]
    input  pin STATSR_RNI09HP[3]/I1
    instance   STATSR_RNI09HP[3] (cell SB_LUT4)
    output pin STATSR_RNI09HP[3]/O
    net        STATCNF_c[3]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[2]
22) instance STATSR_RNIV7HP[2] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[2] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[2]
    input  pin STATSR_RNIV7HP[2]/I1
    instance   STATSR_RNIV7HP[2] (cell SB_LUT4)
    output pin STATSR_RNIV7HP[2]/O
    net        STATCNF_c[2]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[15]
23) instance DYNSR_RNI21OQ[15] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[15] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[15]
    input  pin DYNSR_RNI21OQ[15]/I1
    instance   DYNSR_RNI21OQ[15] (cell SB_LUT4)
    output pin DYNSR_RNI21OQ[15]/O
    net        DYNCNF_c[15]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[14]
24) instance DYNSR_RNI10OQ[14] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[14] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[14]
    input  pin DYNSR_RNI10OQ[14]/I1
    instance   DYNSR_RNI10OQ[14] (cell SB_LUT4)
    output pin DYNSR_RNI10OQ[14]/O
    net        DYNCNF_c[14]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[59]
25) instance STATSR_RNIRM161[59] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[59] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[59]
    input  pin STATSR_RNIRM161[59]/I1
    instance   STATSR_RNIRM161[59] (cell SB_LUT4)
    output pin STATSR_RNIRM161[59]/O
    net        STATCNF_c[59]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[55]
26) instance STATSR_RNINI161[55] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[55] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[55]
    input  pin STATSR_RNINI161[55]/I1
    instance   STATSR_RNINI161[55] (cell SB_LUT4)
    output pin STATSR_RNINI161[55]/O
    net        STATCNF_c[55]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[48]
27) instance STATSR_RNIPJ061[48] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[48] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[48]
    input  pin STATSR_RNIPJ061[48]/I1
    instance   STATSR_RNIPJ061[48] (cell SB_LUT4)
    output pin STATSR_RNIPJ061[48]/O
    net        STATCNF_c[48]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[44]
28) instance STATSR_RNILF061[44] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[44] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[44]
    input  pin STATSR_RNILF061[44]/I1
    instance   STATSR_RNILF061[44] (cell SB_LUT4)
    output pin STATSR_RNILF061[44]/O
    net        STATCNF_c[44]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[37]
29) instance STATSR_RNINGV51[37] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[37] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[37]
    input  pin STATSR_RNINGV51[37]/I1
    instance   STATSR_RNINGV51[37] (cell SB_LUT4)
    output pin STATSR_RNINGV51[37]/O
    net        STATCNF_c[37]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[33]
30) instance STATSR_RNIJCV51[33] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[33] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[33]
    input  pin STATSR_RNIJCV51[33]/I1
    instance   STATSR_RNIJCV51[33] (cell SB_LUT4)
    output pin STATSR_RNIJCV51[33]/O
    net        STATCNF_c[33]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[52]
31) instance STATSR_RNIKF161[52] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[52] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[52]
    input  pin STATSR_RNIKF161[52]/I1
    instance   STATSR_RNIKF161[52] (cell SB_LUT4)
    output pin STATSR_RNIKF161[52]/O
    net        STATCNF_c[52]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[51]
32) instance STATSR_RNIJE161[51] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[51] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[51]
    input  pin STATSR_RNIJE161[51]/I1
    instance   STATSR_RNIJE161[51] (cell SB_LUT4)
    output pin STATSR_RNIJE161[51]/O
    net        STATCNF_c[51]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[50]
33) instance STATSR_RNIID161[50] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[50] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[50]
    input  pin STATSR_RNIID161[50]/I1
    instance   STATSR_RNIID161[50] (cell SB_LUT4)
    output pin STATSR_RNIID161[50]/O
    net        STATCNF_c[50]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[49]
34) instance STATSR_RNIQK061[49] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[49] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[49]
    input  pin STATSR_RNIQK061[49]/I1
    instance   STATSR_RNIQK061[49] (cell SB_LUT4)
    output pin STATSR_RNIQK061[49]/O
    net        STATCNF_c[49]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[47]
35) instance STATSR_RNIOI061[47] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[47] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[47]
    input  pin STATSR_RNIOI061[47]/I1
    instance   STATSR_RNIOI061[47] (cell SB_LUT4)
    output pin STATSR_RNIOI061[47]/O
    net        STATCNF_c[47]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[46]
36) instance STATSR_RNINH061[46] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[46] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[46]
    input  pin STATSR_RNINH061[46]/I1
    instance   STATSR_RNINH061[46] (cell SB_LUT4)
    output pin STATSR_RNINH061[46]/O
    net        STATCNF_c[46]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[45]
37) instance STATSR_RNIMG061[45] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[45] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[45]
    input  pin STATSR_RNIMG061[45]/I1
    instance   STATSR_RNIMG061[45] (cell SB_LUT4)
    output pin STATSR_RNIMG061[45]/O
    net        STATCNF_c[45]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[69]
38) instance STATSR_RNISO261[69] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[69] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[69]
    input  pin STATSR_RNISO261[69]/I1
    instance   STATSR_RNISO261[69] (cell SB_LUT4)
    output pin STATSR_RNISO261[69]/O
    net        STATCNF_c[69]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[68]
39) instance STATSR_RNIRN261[68] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[68] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[68]
    input  pin STATSR_RNIRN261[68]/I1
    instance   STATSR_RNIRN261[68] (cell SB_LUT4)
    output pin STATSR_RNIRN261[68]/O
    net        STATCNF_c[68]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[67]
40) instance STATSR_RNIQM261[67] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[67] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[67]
    input  pin STATSR_RNIQM261[67]/I1
    instance   STATSR_RNIQM261[67] (cell SB_LUT4)
    output pin STATSR_RNIQM261[67]/O
    net        STATCNF_c[67]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[66]
41) instance STATSR_RNIPL261[66] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[66] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[66]
    input  pin STATSR_RNIPL261[66]/I1
    instance   STATSR_RNIPL261[66] (cell SB_LUT4)
    output pin STATSR_RNIPL261[66]/O
    net        STATCNF_c[66]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[65]
42) instance STATSR_RNIOK261[65] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[65] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[65]
    input  pin STATSR_RNIOK261[65]/I1
    instance   STATSR_RNIOK261[65] (cell SB_LUT4)
    output pin STATSR_RNIOK261[65]/O
    net        STATCNF_c[65]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[64]
43) instance STATSR_RNINJ261[64] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[64] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[64]
    input  pin STATSR_RNINJ261[64]/I1
    instance   STATSR_RNINJ261[64] (cell SB_LUT4)
    output pin STATSR_RNINJ261[64]/O
    net        STATCNF_c[64]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[63]
44) instance STATSR_RNIMI261[63] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[63] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[63]
    input  pin STATSR_RNIMI261[63]/I1
    instance   STATSR_RNIMI261[63] (cell SB_LUT4)
    output pin STATSR_RNIMI261[63]/O
    net        STATCNF_c[63]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[62]
45) instance STATSR_RNILH261[62] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[62] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[62]
    input  pin STATSR_RNILH261[62]/I1
    instance   STATSR_RNILH261[62] (cell SB_LUT4)
    output pin STATSR_RNILH261[62]/O
    net        STATCNF_c[62]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[61]
46) instance STATSR_RNIKG261[61] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[61] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[61]
    input  pin STATSR_RNIKG261[61]/I1
    instance   STATSR_RNIKG261[61] (cell SB_LUT4)
    output pin STATSR_RNIKG261[61]/O
    net        STATCNF_c[61]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[60]
47) instance STATSR_RNIJF261[60] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[60] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[60]
    input  pin STATSR_RNIJF261[60]/I1
    instance   STATSR_RNIJF261[60] (cell SB_LUT4)
    output pin STATSR_RNIJF261[60]/O
    net        STATCNF_c[60]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[58]
48) instance STATSR_RNIQL161[58] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[58] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[58]
    input  pin STATSR_RNIQL161[58]/I1
    instance   STATSR_RNIQL161[58] (cell SB_LUT4)
    output pin STATSR_RNIQL161[58]/O
    net        STATCNF_c[58]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[57]
49) instance STATSR_RNIPK161[57] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[57] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[57]
    input  pin STATSR_RNIPK161[57]/I1
    instance   STATSR_RNIPK161[57] (cell SB_LUT4)
    output pin STATSR_RNIPK161[57]/O
    net        STATCNF_c[57]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[56]
50) instance STATSR_RNIOJ161[56] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[56] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[56]
    input  pin STATSR_RNIOJ161[56]/I1
    instance   STATSR_RNIOJ161[56] (cell SB_LUT4)
    output pin STATSR_RNIOJ161[56]/O
    net        STATCNF_c[56]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[54]
51) instance STATSR_RNIMH161[54] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[54] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[54]
    input  pin STATSR_RNIMH161[54]/I1
    instance   STATSR_RNIMH161[54] (cell SB_LUT4)
    output pin STATSR_RNIMH161[54]/O
    net        STATCNF_c[54]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[53]
52) instance STATSR_RNILG161[53] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[53] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[53]
    input  pin STATSR_RNILG161[53]/I1
    instance   STATSR_RNILG161[53] (cell SB_LUT4)
    output pin STATSR_RNILG161[53]/O
    net        STATCNF_c[53]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[84]
53) instance STATSR_RNIPN461[84] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[84] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[84]
    input  pin STATSR_RNIPN461[84]/I1
    instance   STATSR_RNIPN461[84] (cell SB_LUT4)
    output pin STATSR_RNIPN461[84]/O
    net        STATCNF_c[84]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[83]
54) instance STATSR_RNIOM461[83] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[83] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[83]
    input  pin STATSR_RNIOM461[83]/I1
    instance   STATSR_RNIOM461[83] (cell SB_LUT4)
    output pin STATSR_RNIOM461[83]/O
    net        STATCNF_c[83]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[82]
55) instance STATSR_RNINL461[82] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[82] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[82]
    input  pin STATSR_RNINL461[82]/I1
    instance   STATSR_RNINL461[82] (cell SB_LUT4)
    output pin STATSR_RNINL461[82]/O
    net        STATCNF_c[82]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[81]
56) instance STATSR_RNIMK461[81] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[81] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[81]
    input  pin STATSR_RNIMK461[81]/I1
    instance   STATSR_RNIMK461[81] (cell SB_LUT4)
    output pin STATSR_RNIMK461[81]/O
    net        STATCNF_c[81]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[80]
57) instance STATSR_RNILJ461[80] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[80] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[80]
    input  pin STATSR_RNILJ461[80]/I1
    instance   STATSR_RNILJ461[80] (cell SB_LUT4)
    output pin STATSR_RNILJ461[80]/O
    net        STATCNF_c[80]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[79]
58) instance STATSR_RNITQ361[79] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[79] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[79]
    input  pin STATSR_RNITQ361[79]/I1
    instance   STATSR_RNITQ361[79] (cell SB_LUT4)
    output pin STATSR_RNITQ361[79]/O
    net        STATCNF_c[79]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[78]
59) instance STATSR_RNISP361[78] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[78] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[78]
    input  pin STATSR_RNISP361[78]/I1
    instance   STATSR_RNISP361[78] (cell SB_LUT4)
    output pin STATSR_RNISP361[78]/O
    net        STATCNF_c[78]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[77]
60) instance STATSR_RNIRO361[77] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[77] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[77]
    input  pin STATSR_RNIRO361[77]/I1
    instance   STATSR_RNIRO361[77] (cell SB_LUT4)
    output pin STATSR_RNIRO361[77]/O
    net        STATCNF_c[77]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[76]
61) instance STATSR_RNIQN361[76] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[76] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[76]
    input  pin STATSR_RNIQN361[76]/I1
    instance   STATSR_RNIQN361[76] (cell SB_LUT4)
    output pin STATSR_RNIQN361[76]/O
    net        STATCNF_c[76]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[75]
62) instance STATSR_RNIPM361[75] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[75] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[75]
    input  pin STATSR_RNIPM361[75]/I1
    instance   STATSR_RNIPM361[75] (cell SB_LUT4)
    output pin STATSR_RNIPM361[75]/O
    net        STATCNF_c[75]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[74]
63) instance STATSR_RNIOL361[74] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[74] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[74]
    input  pin STATSR_RNIOL361[74]/I1
    instance   STATSR_RNIOL361[74] (cell SB_LUT4)
    output pin STATSR_RNIOL361[74]/O
    net        STATCNF_c[74]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[73]
64) instance STATSR_RNINK361[73] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[73] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[73]
    input  pin STATSR_RNINK361[73]/I1
    instance   STATSR_RNINK361[73] (cell SB_LUT4)
    output pin STATSR_RNINK361[73]/O
    net        STATCNF_c[73]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[72]
65) instance STATSR_RNIMJ361[72] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[72] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[72]
    input  pin STATSR_RNIMJ361[72]/I1
    instance   STATSR_RNIMJ361[72] (cell SB_LUT4)
    output pin STATSR_RNIMJ361[72]/O
    net        STATCNF_c[72]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[71]
66) instance STATSR_RNILI361[71] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[71] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[71]
    input  pin STATSR_RNILI361[71]/I1
    instance   STATSR_RNILI361[71] (cell SB_LUT4)
    output pin STATSR_RNILI361[71]/O
    net        STATCNF_c[71]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[70]
67) instance STATSR_RNIKH361[70] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[70] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[70]
    input  pin STATSR_RNIKH361[70]/I1
    instance   STATSR_RNIKH361[70] (cell SB_LUT4)
    output pin STATSR_RNIKH361[70]/O
    net        STATCNF_c[70]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[11]
68) instance DYNSR_RNIUSNQ[11] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[11]
    input  pin DYNSR_RNIUSNQ[11]/I1
    instance   DYNSR_RNIUSNQ[11] (cell SB_LUT4)
    output pin DYNSR_RNIUSNQ[11]/O
    net        DYNCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[10]
69) instance DYNSR_RNITRNQ[10] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[10] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[10]
    input  pin DYNSR_RNITRNQ[10]/I1
    instance   DYNSR_RNITRNQ[10] (cell SB_LUT4)
    output pin DYNSR_RNITRNQ[10]/O
    net        DYNCNF_c[10]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[9]
70) instance DYNSR_RNILM4R[9] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[9] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[9]
    input  pin DYNSR_RNILM4R[9]/I1
    instance   DYNSR_RNILM4R[9] (cell SB_LUT4)
    output pin DYNSR_RNILM4R[9]/O
    net        DYNCNF_c[9]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[8]
71) instance DYNSR_RNIKL4R[8] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[8] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[8]
    input  pin DYNSR_RNIKL4R[8]/I1
    instance   DYNSR_RNIKL4R[8] (cell SB_LUT4)
    output pin DYNSR_RNIKL4R[8]/O
    net        DYNCNF_c[8]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[87]
72) instance STATSR_RNISQ4M[87] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[87] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[87]
    input  pin STATSR_RNISQ4M[87]/I1
    instance   STATSR_RNISQ4M[87] (cell SB_LUT4)
    output pin STATSR_RNISQ4M[87]/O
    net        STATCNF_c[87]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[86]
73) instance STATSR_RNIRP4M[86] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[86] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[86]
    input  pin STATSR_RNIRP4M[86]/I1
    instance   STATSR_RNIRP4M[86] (cell SB_LUT4)
    output pin STATSR_RNIRP4M[86]/O
    net        STATCNF_c[86]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[85]
74) instance STATSR_RNIQO461[85] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[85] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[85]
    input  pin STATSR_RNIQO461[85]/I1
    instance   STATSR_RNIQO461[85] (cell SB_LUT4)
    output pin STATSR_RNIQO461[85]/O
    net        STATCNF_c[85]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[29]
75) instance STATSR_RNIOGU51[29] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[29] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[29]
    input  pin STATSR_RNIOGU51[29]/I1
    instance   STATSR_RNIOGU51[29] (cell SB_LUT4)
    output pin STATSR_RNIOGU51[29]/O
    net        STATCNF_c[29]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[28]
76) instance STATSR_RNINFU51[28] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[28] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[28]
    input  pin STATSR_RNINFU51[28]/I1
    instance   STATSR_RNINFU51[28] (cell SB_LUT4)
    output pin STATSR_RNINFU51[28]/O
    net        STATCNF_c[28]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[27]
77) instance STATSR_RNIMEU51[27] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[27] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[27]
    input  pin STATSR_RNIMEU51[27]/I1
    instance   STATSR_RNIMEU51[27] (cell SB_LUT4)
    output pin STATSR_RNIMEU51[27]/O
    net        STATCNF_c[27]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[26]
78) instance STATSR_RNILDU51[26] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[26] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[26]
    input  pin STATSR_RNILDU51[26]/I1
    instance   STATSR_RNILDU51[26] (cell SB_LUT4)
    output pin STATSR_RNILDU51[26]/O
    net        STATCNF_c[26]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[25]
79) instance STATSR_RNIKCU51[25] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[25] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[25]
    input  pin STATSR_RNIKCU51[25]/I1
    instance   STATSR_RNIKCU51[25] (cell SB_LUT4)
    output pin STATSR_RNIKCU51[25]/O
    net        STATCNF_c[25]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[24]
80) instance STATSR_RNIJBU51[24] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[24] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[24]
    input  pin STATSR_RNIJBU51[24]/I1
    instance   STATSR_RNIJBU51[24] (cell SB_LUT4)
    output pin STATSR_RNIJBU51[24]/O
    net        STATCNF_c[24]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[22]
81) instance STATSR_RNIH9U51[22] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[22] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[22]
    input  pin STATSR_RNIH9U51[22]/I1
    instance   STATSR_RNIH9U51[22] (cell SB_LUT4)
    output pin STATSR_RNIH9U51[22]/O
    net        STATCNF_c[22]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[21]
82) instance STATSR_RNIG8U51[21] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[21] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[21]
    input  pin STATSR_RNIG8U51[21]/I1
    instance   STATSR_RNIG8U51[21] (cell SB_LUT4)
    output pin STATSR_RNIG8U51[21]/O
    net        STATCNF_c[21]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[20]
83) instance STATSR_RNIF7U51[20] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[20] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[20]
    input  pin STATSR_RNIF7U51[20]/I1
    instance   STATSR_RNIF7U51[20] (cell SB_LUT4)
    output pin STATSR_RNIF7U51[20]/O
    net        STATCNF_c[20]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[19]
84) instance STATSR_RNINET51[19] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[19] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[19]
    input  pin STATSR_RNINET51[19]/I1
    instance   STATSR_RNINET51[19] (cell SB_LUT4)
    output pin STATSR_RNINET51[19]/O
    net        STATCNF_c[19]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[18]
85) instance STATSR_RNIMDT51[18] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[18] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[18]
    input  pin STATSR_RNIMDT51[18]/I1
    instance   STATSR_RNIMDT51[18] (cell SB_LUT4)
    output pin STATSR_RNIMDT51[18]/O
    net        STATCNF_c[18]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[17]
86) instance STATSR_RNILCT51[17] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[17] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[17]
    input  pin STATSR_RNILCT51[17]/I1
    instance   STATSR_RNILCT51[17] (cell SB_LUT4)
    output pin STATSR_RNILCT51[17]/O
    net        STATCNF_c[17]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[16]
87) instance STATSR_RNIKBT51[16] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[16] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[16]
    input  pin STATSR_RNIKBT51[16]/I1
    instance   STATSR_RNIKBT51[16] (cell SB_LUT4)
    output pin STATSR_RNIKBT51[16]/O
    net        STATCNF_c[16]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[13]
88) instance DYNSR_RNI0VNQ[13] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[13] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[13]
    input  pin DYNSR_RNI0VNQ[13]/I1
    instance   DYNSR_RNI0VNQ[13] (cell SB_LUT4)
    output pin DYNSR_RNI0VNQ[13]/O
    net        DYNCNF_c[13]
@W: BN137 :|Found combinational loop during mapping at net DYNCNF_c[12]
89) instance DYNSR_RNIVTNQ[12] (in view: work.config_register_latched_dec(verilog)), output net DYNCNF_c[12] (in view: work.config_register_latched_dec(verilog))
    net        DYNCNF_c[12]
    input  pin DYNSR_RNIVTNQ[12]/I1
    instance   DYNSR_RNIVTNQ[12] (cell SB_LUT4)
    output pin DYNSR_RNIVTNQ[12]/O
    net        DYNCNF_c[12]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[11]
90) instance STATSR_RNIF6T51[11] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[11] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[11]
    input  pin STATSR_RNIF6T51[11]/I1
    instance   STATSR_RNIF6T51[11] (cell SB_LUT4)
    output pin STATSR_RNIF6T51[11]/O
    net        STATCNF_c[11]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[1]
91) instance STATSR_RNIU6HP[1] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[1] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[1]
    input  pin STATSR_RNIU6HP[1]/I1
    instance   STATSR_RNIU6HP[1] (cell SB_LUT4)
    output pin STATSR_RNIU6HP[1]/O
    net        STATCNF_c[1]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[0]
92) instance STATSR_RNIT5HP[0] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[0] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[0]
    input  pin STATSR_RNIT5HP[0]/I1
    instance   STATSR_RNIT5HP[0] (cell SB_LUT4)
    output pin STATSR_RNIT5HP[0]/O
    net        STATCNF_c[0]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[43]
93) instance STATSR_RNIKE061[43] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[43] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[43]
    input  pin STATSR_RNIKE061[43]/I1
    instance   STATSR_RNIKE061[43] (cell SB_LUT4)
    output pin STATSR_RNIKE061[43]/O
    net        STATCNF_c[43]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[42]
94) instance STATSR_RNIJD061[42] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[42] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[42]
    input  pin STATSR_RNIJD061[42]/I1
    instance   STATSR_RNIJD061[42] (cell SB_LUT4)
    output pin STATSR_RNIJD061[42]/O
    net        STATCNF_c[42]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[41]
95) instance STATSR_RNIIC061[41] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[41] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[41]
    input  pin STATSR_RNIIC061[41]/I1
    instance   STATSR_RNIIC061[41] (cell SB_LUT4)
    output pin STATSR_RNIIC061[41]/O
    net        STATCNF_c[41]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[40]
96) instance STATSR_RNIHB061[40] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[40] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[40]
    input  pin STATSR_RNIHB061[40]/I1
    instance   STATSR_RNIHB061[40] (cell SB_LUT4)
    output pin STATSR_RNIHB061[40]/O
    net        STATCNF_c[40]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[39]
97) instance STATSR_RNIPIV51[39] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[39] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[39]
    input  pin STATSR_RNIPIV51[39]/I1
    instance   STATSR_RNIPIV51[39] (cell SB_LUT4)
    output pin STATSR_RNIPIV51[39]/O
    net        STATCNF_c[39]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[38]
98) instance STATSR_RNIOHV51[38] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[38] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[38]
    input  pin STATSR_RNIOHV51[38]/I1
    instance   STATSR_RNIOHV51[38] (cell SB_LUT4)
    output pin STATSR_RNIOHV51[38]/O
    net        STATCNF_c[38]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[36]
99) instance STATSR_RNIMFV51[36] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[36] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[36]
    input  pin STATSR_RNIMFV51[36]/I1
    instance   STATSR_RNIMFV51[36] (cell SB_LUT4)
    output pin STATSR_RNIMFV51[36]/O
    net        STATCNF_c[36]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[35]
100) instance STATSR_RNILEV51[35] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[35] (in view: work.config_register_latched_dec(verilog))
    net        STATCNF_c[35]
    input  pin STATSR_RNILEV51[35]/I1
    instance   STATSR_RNILEV51[35] (cell SB_LUT4)
    output pin STATSR_RNILEV51[35]/O
    net        STATCNF_c[35]
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[34]
101) instance STATSR_RNIKDV51[34] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[34] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[32]
102) instance STATSR_RNIIBV51[32] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[32] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[31]
103) instance STATSR_RNIHAV51[31] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[31] (in view: work.config_register_latched_dec(verilog))
@W: BN137 :|Found combinational loop during mapping at net STATCNF_c[12]
104) instance STATSR_RNIG7T51[12] (in view: work.config_register_latched_dec(verilog)), output net STATCNF_c[12] (in view: work.config_register_latched_dec(verilog))
End of loops
@W: MT420 |Found inferred clock config_register_latched_dec|CLK with period 2.99ns. Please declare a user-defined clock on object "p:CLK"
@W: MT420 |Found inferred clock config_register_latched_dec|SEL with period 1000.00ns. Please declare a user-defined clock on object "p:SEL"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 09:37:55 2025
#


Top view:               config_register_latched_dec
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
config_register_latched_dec|SEL     1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
=========================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec|CLK  config_register_latched_dec|CLK  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: config_register_latched_dec|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                                              Arrival           
Instance     Reference                           Type         Pin     Net          Time        Slack 
             Clock                                                                                   
-----------------------------------------------------------------------------------------------------
DYNSR[0]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[0]     0.796       -0.528
DYNSR[1]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[1]     0.796       -0.528
DYNSR[2]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[2]     0.796       -0.528
DYNSR[3]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[3]     0.796       -0.528
DYNSR[4]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[4]     0.796       -0.528
DYNSR[5]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[5]     0.796       -0.528
DYNSR[6]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[6]     0.796       -0.528
DYNSR[7]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[7]     0.796       -0.528
DYNSR[8]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[8]     0.796       -0.528
DYNSR[9]     config_register_latched_dec|CLK     SB_DFFER     Q       DYNSR[9]     0.796       -0.528
=====================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                              Required           
Instance      Reference                           Type         Pin     Net          Time         Slack 
              Clock                                                                                    
-------------------------------------------------------------------------------------------------------
DYNSR[1]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[0]     2.836        -0.528
DYNSR[2]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[1]     2.836        -0.528
DYNSR[3]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[2]     2.836        -0.528
DYNSR[4]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[3]     2.836        -0.528
DYNSR[5]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[4]     2.836        -0.528
DYNSR[6]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[5]     2.836        -0.528
DYNSR[7]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[6]     2.836        -0.528
DYNSR[8]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[7]     2.836        -0.528
DYNSR[9]      config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[8]     2.836        -0.528
DYNSR[10]     config_register_latched_dec|CLK     SB_DFFER     D       DYNSR[9]     2.836        -0.528
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[0] / Q
    Ending point:                            DYNSR[1] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[0]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[0]           Net          -        -       2.568     -           2         
DYNSR[1]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[1] / Q
    Ending point:                            DYNSR[2] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[1]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[1]           Net          -        -       2.568     -           2         
DYNSR[2]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[2] / Q
    Ending point:                            DYNSR[3] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[2]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[2]           Net          -        -       2.568     -           2         
DYNSR[3]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[3] / Q
    Ending point:                            DYNSR[4] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[3]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[3]           Net          -        -       2.568     -           2         
DYNSR[4]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          DYNSR[4] / Q
    Ending point:                            DYNSR[5] / D
    The start point is clocked by            config_register_latched_dec|CLK [rising] on pin C
    The end   point is clocked by            config_register_latched_dec|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
DYNSR[4]           SB_DFFER     Q        Out     0.796     0.796       -         
DYNSR[4]           Net          -        -       2.568     -           2         
DYNSR[5]           SB_DFFER     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 146MB)

---------------------------------------
Resource Usage Report for config_register_latched_dec 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_DFFER        74 uses
SB_DFFES        30 uses
SB_GB           2 uses
SB_LUT4         273 uses

I/O ports: 258
I/O primitives: 258
SB_GB_IO       1 use
SB_IO          257 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (1%)
Total load per clock:
   config_register_latched_dec|SEL: 1
   config_register_latched_dec|CLK: 1

@S |Mapping Summary:
Total  LUTs: 273 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 273 = 273 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 146MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Apr 02 09:37:55 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: config_register_latched_dec

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\config_register_latched_dec_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\config_register_latched_dec_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-config_register_latched_dec/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	273
    Number of DFFs      	:	104
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	257
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 59
 (b) SPI IOs on the chip                       - 4
                                               ------
 Total IO Capacity of Chip (a + b)             - 63
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 257
 (b) SPI Constrained IOs in the design      - 0
                                            ------
 Total IO count of the design (a + b)       - 257
                                            ------
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 10:51:30 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":103:1:103:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":65:6:65:6|Input CLK on instance FSM_TEST_inst_fast is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":46:22:46:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":47:23:47:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":49:22:49:27|Removing wire DYNCNF, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":50:23:50:29|Removing wire STATCNF, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":76:25:76:36|Removing instance divisor_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":68:1:68:6|Found sequential shift CLK_uC with address depth of 4 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":158:5:158:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":158:5:158:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":158:5:158:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":158:5:158:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":158:5:158:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":158:5:158:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":83:5:83:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 10:51:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 10:51:31 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 10:51:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 10:51:32 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 10:51:32 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":68:1:68:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_1(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":103:1:103:6|Removing sequential instance aux_SEL (in view: work.FSM_TEST_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":103:1:103:6|Removing sequential instance flag_signal (in view: work.FSM_TEST_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":59:1:59:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                      Clock                     Clock
Clock                                   Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     12.5 MHz      79.958        derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBALB_derived_clock     12.5 MHz      79.958        derived (from top|CLK)     Autoconstr_clkgroup_0     130  
top|CLK                                 2.1 MHz       479.942       inferred                   Autoconstr_clkgroup_0     127  
==============================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":83:5:83:10|Found inferred clock top|CLK which controls 127 sequential elements including FSM_TEST_inst_slow.current_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":83:5:83:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_0(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":83:5:83:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 10:51:32 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 10:51:33 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":83:5:83:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":180:5:180:10|Found counter in view:work.FSM_TEST_1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":158:5:158:10|Found counter in view:work.FSM_TEST_1(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":103:1:103:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST_1(verilog)) because it does not drive other instances.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_0(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":83:5:83:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_0(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":180:5:180:10|Found counter in view:work.FSM_TEST_0(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":158:5:158:10|Found counter in view:work.FSM_TEST_0(verilog) instance counter_idle[4:0] 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":103:1:103:6|Removing sequential instance bit_sequence_din[0] (in view: work.FSM_TEST_0(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 303 /       253
   2		0h:00m:00s		    -1.56ns		 303 /       253

   3		0h:00m:01s		    -1.56ns		 313 /       253


   4		0h:00m:01s		    -1.56ns		 314 /       253
@N: FX1017 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB inserted on the net CLK_c.
@N: FX1017 :|SB_GB inserted on the net flag_signal_i.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_slow.N_108_0_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_106_0_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALA_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 123 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 130 clock pin(s) of sequential element(s)
0 instances converted, 130 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf            SB_IO                  123        FSM_TEST_inst_slow.counter_idle[4]
==========================================================================================================
============================================================================================================= Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                    Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       130        FSM_TEST_inst_slow.CLK_uC_5[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.39ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.39ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 10:51:35 2025
#


Top view:               top
Requested Frequency:    135.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.304

                                        Requested     Estimated     Requested     Estimated                Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type                       Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock     135.4 MHz     116.2 MHz     7.387         8.608         -1.221     derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 135.4 MHz     115.1 MHz     7.387         8.690         -1.304     inferred                   Autoconstr_clkgroup_0
===========================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                              top|CLK                              |  7.387       -1.304  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALB_derived_clock  |  7.387       2.823   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.387       -1.221  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                        Arrival           
Instance                               Reference                               Type        Pin     Net                 Time        Slack 
                                       Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[2]     0.796       -1.221
FSM_TEST_inst_fast.counter_idle[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[3]     0.796       -1.149
FSM_TEST_inst_fast.counter_idle[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[0]     0.796       -1.128
FSM_TEST_inst_fast.counter_idle[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[4]     0.796       -1.117
FSM_TEST_inst_fast.counter_din[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[1]      0.796       -1.107
FSM_TEST_inst_fast.counter_din[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[2]      0.796       -1.097
FSM_TEST_inst_fast.counter_idle[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[1]     0.796       -1.056
FSM_TEST_inst_fast.counter_din[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[3]      0.796       -1.056
FSM_TEST_inst_fast.counter_stat[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[3]     0.796       -1.056
FSM_TEST_inst_fast.counter_stat[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[4]     0.796       -0.993
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                Required           
Instance                                Reference                               Type        Pin     Net                         Time         Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_0              7.232        -1.221
FSM_TEST_inst_fast.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       current_state_ns_0_i[0]     7.232        -1.128
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_0              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_1              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_2              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_3              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_4              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[5]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_5              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_6              7.232        -0.168
FSM_TEST_inst_fast.counter_idle[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_4              7.232        0.232 
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.221

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]           SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                              Net         -        -       1.599     -           8         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_2                            Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     O        Out     0.589     5.017       -         
counter_idlee_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     I2       In      -         6.388       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     O        Out     0.558     6.946       -         
counter_idle_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]           SB_DFFR     D        In      -         8.453       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.149

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[3] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[3]           SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[3]                              Net         -        -       1.599     -           8         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     O        Out     0.589     2.984       -         
counter_idlelde_2                            Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     I1       In      -         4.355       -         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     O        Out     0.589     4.944       -         
counter_idlee_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     I2       In      -         6.315       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     O        Out     0.558     6.873       -         
counter_idle_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]           SB_DFFR     D        In      -         8.380       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.360
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.128

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[0]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[0]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_ns_0_a3_0_3[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_1[0]     SB_LUT4     I3       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNO_1[0]     SB_LUT4     O        Out     0.465     4.893       -         
N_132                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     I1       In      -         6.263       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.853       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFR     D        In      -         8.360       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.515 is 2.667(31.3%) logic and 5.848(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.117

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[4] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[4]           SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[4]                              Net         -        -       1.599     -           7         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     O        Out     0.558     2.953       -         
counter_idlelde_2                            Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     I1       In      -         4.324       -         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     O        Out     0.589     4.913       -         
counter_idlee_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     I2       In      -         6.284       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     O        Out     0.558     6.842       -         
counter_idle_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]           SB_DFFR     D        In      -         8.349       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.339
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.107

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                Net         -        -       1.599     -           5         
FSM_TEST_inst_fast.current_state_RNO_4[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_4[0]     SB_LUT4     O        Out     0.569     2.963       -         
current_state_RNO_4[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4     I3       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4     O        Out     0.465     4.800       -         
N_131                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     I0       In      -         6.170       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     O        Out     0.661     6.832       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFR     D        In      -         8.339       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.494 is 2.646(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival           
Instance                               Reference     Type        Pin     Net                 Time        Slack 
                                       Clock                                                                   
---------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]      top|CLK       SB_DFFR     Q       counter_din[3]      0.796       -1.304
FSM_TEST_inst_slow.counter_din[2]      top|CLK       SB_DFFR     Q       counter_din[2]      0.796       -1.293
FSM_TEST_inst_slow.counter_idle[1]     top|CLK       SB_DFFR     Q       counter_idle[1]     0.796       -1.293
FSM_TEST_inst_slow.counter_din[1]      top|CLK       SB_DFFR     Q       counter_din[1]      0.796       -1.252
FSM_TEST_inst_slow.counter_idle[2]     top|CLK       SB_DFFR     Q       counter_idle[2]     0.796       -1.221
FSM_TEST_inst_slow.counter_idle[3]     top|CLK       SB_DFFR     Q       counter_idle[3]     0.796       -1.190
FSM_TEST_inst_slow.counter_din[0]      top|CLK       SB_DFFR     Q       counter_din[0]      0.796       -1.159
FSM_TEST_inst_slow.counter_idle[0]     top|CLK       SB_DFFR     Q       counter_idle[0]     0.796       -1.128
FSM_TEST_inst_slow.counter_idle[4]     top|CLK       SB_DFFR     Q       counter_idle[4]     0.796       -1.097
FSM_TEST_inst_slow.counter_stat[3]     top|CLK       SB_DFFR     Q       counter_stat[3]     0.796       -1.056
===============================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     top|CLK       SB_DFFR     D       current_state_ns_0_i[0]     7.232        -1.304
FSM_TEST_inst_slow.counter_idle[0]      top|CLK       SB_DFFR     D       counter_idle_0              7.232        -1.293
FSM_TEST_inst_slow.counter_idle[1]      top|CLK       SB_DFFR     D       counter_idle_1              7.232        -1.293
FSM_TEST_inst_slow.counter_idle[2]      top|CLK       SB_DFFR     D       counter_idle_2              7.232        -1.293
FSM_TEST_inst_slow.counter_idle[3]      top|CLK       SB_DFFR     D       counter_idle_3              7.232        -1.293
FSM_TEST_inst_slow.counter_idle[4]      top|CLK       SB_DFFR     D       counter_idle_4              7.232        -1.293
FSM_TEST_inst_slow.counter_stat[0]      top|CLK       SB_DFFR     D       counter_stat_0              7.232        -1.056
FSM_TEST_inst_slow.counter_stat[1]      top|CLK       SB_DFFR     D       counter_stat_1              7.232        -1.056
FSM_TEST_inst_slow.counter_stat[2]      top|CLK       SB_DFFR     D       counter_stat_2              7.232        -1.056
FSM_TEST_inst_slow.counter_stat[3]      top|CLK       SB_DFFR     D       counter_stat_3              7.232        -1.056
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.304

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_131_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.996       -         
N_133                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.535       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                                Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.558     2.953       -         
N_131_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.986       -         
N_133                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.525       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_2                                Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[0]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_idle_RNO[0]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_0                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[0]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_2                                Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[3]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_idle_RNO[3]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_3                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[3]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_2                                Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[2]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_idle_RNO[2]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_2                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[2]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFFER        101 uses
SB_DFFES        106 uses
SB_DFFR         44 uses
SB_DFFS         2 uses
SB_GB           5 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         297 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   253 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 130

@S |Mapping Summary:
Total  LUTs: 297 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 297 = 297 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Apr 02 10:51:35 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	297
    Number of DFFs      	:	253
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	7
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_319", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	321
    Number of DFFs      	:	253
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	253
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	52
        CARRY Only       	:	4
        LUT with CARRY   	:	16
    LogicCells                  :	325/7680
    PLBs                        :	45/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 51.5 (sec)

Final Design Statistics
    Number of LUTs      	:	321
    Number of DFFs      	:	253
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	325/7680
    PLBs                        :	83/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 811.91 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 811.91 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 811.91 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 189.18 MHz | Target: 811.91 MHz
Clock: top|CLK | Frequency: 168.03 MHz | Target: 135.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 54.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 698
used logic cells: 325
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 698
used logic cells: 325
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 10
I1209: Started routing
I1223: Total Nets : 355 
I1212: Iteration  1 :    35 unrouted : 3 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 13 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 11:36:06 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":112:1:112:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":112:1:112:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":68:6:68:6|Input CLK on instance FSM_TEST_inst_fast is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":46:22:46:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":47:23:47:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":79:25:79:36|Removing instance divisor_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":92:5:92:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":92:5:92:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 11:36:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 11:36:07 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 11:36:07 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 11:36:08 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 11:36:08 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":73:1:73:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance aux_SEL (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance flag_signal (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_Z2|CLK_uC_1_derived_clock      6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                  1.0 MHz       1000.000      system                                                 system_clkgroup           4    
top_pll|PLLOUTGLOBALA_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     130  
top|CLK                                 1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     127  
==========================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 4 sequential elements including config_register_latched_dec_inst.STATCNF_1[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|Found inferred clock top|CLK which controls 127 sequential elements including FSM_TEST_inst_slow.current_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 11:36:09 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 11:36:09 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":189:5:189:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":167:5:167:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":189:5:189:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":167:5:167:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":73:1:73:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   160.73ns		 309 /       261
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net flag_signal_i.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_slow.N_110_li_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_106_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net s15_c
1) instance config_register_latched_dec_inst.STATCNF_1_latch[3] (in view: work.top(verilog)), output net s15_c (in view: work.top(verilog))
    net        s15_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[3]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[3]/O
    net        s15_c
@W: BN137 :|Found combinational loop during mapping at net s14_c
2) instance config_register_latched_dec_inst.STATCNF_1_latch[2] (in view: work.top(verilog)), output net s14_c (in view: work.top(verilog))
    net        s14_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[2]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[2]/O
    net        s14_c
@W: BN137 :|Found combinational loop during mapping at net s13_c
3) instance config_register_latched_dec_inst.STATCNF_1_latch[1] (in view: work.top(verilog)), output net s13_c (in view: work.top(verilog))
    net        s13_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[1]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[1]/O
    net        s13_c
@W: BN137 :|Found combinational loop during mapping at net s12_c
4) instance config_register_latched_dec_inst.STATCNF_1_latch[0] (in view: work.top(verilog)), output net s12_c (in view: work.top(verilog))
    net        s12_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[0]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[0]/O
    net        s12_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 124 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 137 clock pin(s) of sequential element(s)
0 instances converted, 137 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0003       CLK_ibuf_gb_io      SB_GB_IO               124        FSM_TEST_inst_slow.counter_idle[4]
==========================================================================================================
===================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       133        FSM_TEST_inst_slow.CLK_uC_0[0]                    Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNIH7RS     SB_LUT4                4          config_register_latched_dec_inst.STATSR_er[3]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s12_c
1) instance STATSR_er_RNIBDKE1[0] (in view: work.config_register_latched_dec(netlist)), output net s12_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s12_c
    input  pin config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]/I1
    instance   config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]/O
    net        config_register_latched_dec_inst.s12_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s13_c
2) instance STATSR_er_RNICEKE1[1] (in view: work.config_register_latched_dec(netlist)), output net s13_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s13_c
    input  pin config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]/I1
    instance   config_register_latched_dec_inst.STATSR_er_RNICEKE1[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]/O
    net        config_register_latched_dec_inst.s13_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s14_c
3) instance STATSR_es_RNIEINF1[2] (in view: work.config_register_latched_dec(netlist)), output net s14_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s14_c
    input  pin config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]/I1
    instance   config_register_latched_dec_inst.STATSR_es_RNIEINF1[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]/O
    net        config_register_latched_dec_inst.s14_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s15_c
4) instance STATSR_er_RNIEGKE1[3] (in view: work.config_register_latched_dec(netlist)), output net s15_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s15_c
    input  pin config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]/I1
    instance   config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]/O
    net        config_register_latched_dec_inst.s15_c
End of loops
@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock FSM_TEST_Z2|CLK_uC_1_derived_clock with period 1000.00ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 1000.00ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 1000.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 11:36:11 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.310

                                        Requested     Estimated     Requested     Estimated                 Clock                                                  Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                                                   Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_Z2|CLK_uC_1_derived_clock      1.0 MHz       153.8 MHz     1000.000      6.503         996.481     derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALA_derived_clock     1.0 MHz       153.8 MHz     1000.000      6.503         996.481     derived (from top|CLK)                                 Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     1.0 MHz       115.1 MHz     1000.000      8.690         991.310     derived (from top|CLK)                                 Autoconstr_clkgroup_0
top|CLK                                 1.0 MHz       115.1 MHz     1000.000      8.690         991.310     inferred                                               Autoconstr_clkgroup_0
========================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                              top|CLK                              |  1000.000    991.310   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    993.507   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    995.282   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    993.507   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    993.497   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    991.310   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    993.497   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST_Z2|CLK_uC_1_derived_clock   top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST_Z2|CLK_uC_1_derived_clock   FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    1996.481  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FSM_TEST_Z2|CLK_uC_1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival            
Instance                                          Reference                              Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       996.481
config_register_latched_dec_inst.STATSR_er[1]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       996.481
config_register_latched_dec_inst.STATSR_es[2]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       996.481
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                  Required            
Instance                                          Reference                              Type         Pin     Net           Time         Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[1]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     D       STATSR[0]     999.845      996.481
config_register_latched_dec_inst.STATSR_er[3]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     D       STATSR[2]     999.845      996.481
config_register_latched_dec_inst.STATSR_es[2]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFES     D       STATSR[1]     999.845      996.481
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.481

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATSR_er[1] / D
    The start point is clocked by            FSM_TEST_Z2|CLK_uC_1_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                         Net          -        -       2.568     -           2         
config_register_latched_dec_inst.STATSR_er[1]     SB_DFFER     D        In      -         3.364       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival            
Instance                                          Reference                               Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       996.481
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       996.481
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       996.481
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                   Required            
Instance                                          Reference                               Type         Pin     Net           Time         Slack  
                                                  Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]     999.845      996.481
config_register_latched_dec_inst.STATSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]     999.845      996.481
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]     999.845      996.481
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.481

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATSR_er[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            FSM_TEST_Z2|CLK_uC_1_derived_clock [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                         Net          -        -       2.568     -           2         
config_register_latched_dec_inst.STATSR_er[1]     SB_DFFER     D        In      -         3.364       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                        Arrival            
Instance                               Reference                               Type        Pin     Net                 Time        Slack  
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[3]      0.796       991.310
FSM_TEST_inst_fast.counter_din[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[2]      0.796       991.320
FSM_TEST_inst_fast.counter_idle[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[1]     0.796       991.320
FSM_TEST_inst_fast.counter_din[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[1]      0.796       991.361
FSM_TEST_inst_fast.counter_idle[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[2]     0.796       991.392
FSM_TEST_inst_fast.counter_idle[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[3]     0.796       991.423
FSM_TEST_inst_fast.counter_din[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[0]      0.796       991.454
FSM_TEST_inst_fast.counter_idle[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[0]     0.796       991.485
FSM_TEST_inst_fast.counter_idle[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[4]     0.796       991.516
FSM_TEST_inst_fast.counter_stat[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[3]     0.796       991.558
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                Required            
Instance                                Reference                               Type        Pin     Net                         Time         Slack  
                                        Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       current_state_ns_0_i[0]     999.845      991.310
FSM_TEST_inst_fast.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_0              999.845      991.320
FSM_TEST_inst_fast.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_1              999.845      991.320
FSM_TEST_inst_fast.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_2              999.845      991.320
FSM_TEST_inst_fast.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_3              999.845      991.320
FSM_TEST_inst_fast.counter_idle[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_4              999.845      991.320
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_0              999.845      991.558
FSM_TEST_inst_fast.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_1              999.845      991.558
FSM_TEST_inst_fast.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_2              999.845      991.558
FSM_TEST_inst_fast.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_3              999.845      991.558
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.310

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                 Net         -        -       1.599     -           2         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_129_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.996       -         
N_131                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.535       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival            
Instance                               Reference     Type        Pin     Net                 Time        Slack  
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]      top|CLK       SB_DFFR     Q       counter_din[3]      0.796       991.310
FSM_TEST_inst_slow.counter_din[2]      top|CLK       SB_DFFR     Q       counter_din[2]      0.796       991.320
FSM_TEST_inst_slow.counter_idle[1]     top|CLK       SB_DFFR     Q       counter_idle[1]     0.796       991.320
FSM_TEST_inst_slow.counter_din[1]      top|CLK       SB_DFFR     Q       counter_din[1]      0.796       991.361
FSM_TEST_inst_slow.counter_idle[2]     top|CLK       SB_DFFR     Q       counter_idle[2]     0.796       991.392
FSM_TEST_inst_slow.counter_idle[3]     top|CLK       SB_DFFR     Q       counter_idle[3]     0.796       991.423
FSM_TEST_inst_slow.counter_din[0]      top|CLK       SB_DFFR     Q       counter_din[0]      0.796       991.454
FSM_TEST_inst_slow.counter_idle[0]     top|CLK       SB_DFFR     Q       counter_idle[0]     0.796       991.485
FSM_TEST_inst_slow.counter_idle[4]     top|CLK       SB_DFFR     Q       counter_idle[4]     0.796       991.516
FSM_TEST_inst_slow.counter_stat[3]     top|CLK       SB_DFFR     Q       counter_stat[3]     0.796       991.558
================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required            
Instance                                Reference     Type        Pin     Net                         Time         Slack  
                                        Clock                                                                             
--------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     top|CLK       SB_DFFR     D       current_state_ns_0_i[0]     999.845      991.310
FSM_TEST_inst_slow.counter_idle[0]      top|CLK       SB_DFFR     D       counter_idle_0              999.845      991.320
FSM_TEST_inst_slow.counter_idle[1]      top|CLK       SB_DFFR     D       counter_idle_1              999.845      991.320
FSM_TEST_inst_slow.counter_idle[2]      top|CLK       SB_DFFR     D       counter_idle_2              999.845      991.320
FSM_TEST_inst_slow.counter_idle[3]      top|CLK       SB_DFFR     D       counter_idle_3              999.845      991.320
FSM_TEST_inst_slow.counter_idle[4]      top|CLK       SB_DFFR     D       counter_idle_4              999.845      991.320
FSM_TEST_inst_slow.counter_stat[0]      top|CLK       SB_DFFR     D       counter_stat_0              999.845      991.558
FSM_TEST_inst_slow.counter_stat[1]      top|CLK       SB_DFFR     D       counter_stat_1              999.845      991.558
FSM_TEST_inst_slow.counter_stat[2]      top|CLK       SB_DFFR     D       counter_stat_2              999.845      991.558
FSM_TEST_inst_slow.counter_stat[3]      top|CLK       SB_DFFR     D       counter_stat_3              999.845      991.558
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.310

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_133_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.996       -         
N_135                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.535       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFFER        113 uses
SB_DFFES        99 uses
SB_DFFR         47 uses
SB_DFFS         2 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             4 uses
SB_LUT4         288 uses

I/O ports: 10
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   261 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 133
   FSM_TEST_Z2|CLK_uC_1_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 288 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 288 = 288 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 11:36:11 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	288
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	16
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_321", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]_LC_282/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]_LC_282/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]_LC_283/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]_LC_283/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]_LC_284/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]_LC_284/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]_LC_285/in1" to pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]_LC_285/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	323
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	261
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	46
        CARRY Only       	:	4
        LUT with CARRY   	:	16
    LogicCells                  :	327/7680
    PLBs                        :	47/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Design pin: s15 illegally placed at package pin: A9
Possibly two IO placed in one location
I2088: Phase 4, elapsed time : 0.3 (sec)

W2724: IO constraint specified on pin 'A9' is infeasible. Ignoring the constraint
Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 51.4 (sec)

Final Design Statistics
    Number of LUTs      	:	323
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	327/7680
    PLBs                        :	78/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FSM_TEST_Z2|CLK_uC_1_derived_clock | Frequency: 983.73 MHz | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 185.98 MHz | Target: 6.00 MHz
Clock: top|CLK | Frequency: 165.48 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 53.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 867
used logic cells: 327
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 867
used logic cells: 327
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_19_16_5/in1" to pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_19_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_18_13_6/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_18_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_18_13_3/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_18_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_16_15_7/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_16_15_7/lcout" to break the combinatorial loop
Read device time: 9
I1209: Started routing
I1223: Total Nets : 364 
I1212: Iteration  1 :    40 unrouted : 3 seconds
I1212: Iteration  2 :     7 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_19_16_5/in2" to pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_19_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_18_13_6/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_18_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_18_13_3/in2" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_18_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_16_15_7/in2" to pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_16_15_7/lcout" to break the combinatorial loop
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 874
used logic cells: 327
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 11:53:16 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":112:1:112:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":112:1:112:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":68:6:68:6|Input CLK on instance FSM_TEST_inst_fast is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":46:22:46:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":47:23:47:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":79:25:79:36|Removing instance divisor_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":92:5:92:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":92:5:92:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 11:53:17 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 11:53:17 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 11:53:17 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 11:53:18 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 11:53:18 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":73:1:73:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance aux_SEL (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance flag_signal (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_Z2|CLK_uC_1_derived_clock      6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                  1.0 MHz       1000.000      system                                                 system_clkgroup           4    
top_pll|PLLOUTGLOBALA_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     130  
top|CLK                                 1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     127  
==========================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 4 sequential elements including config_register_latched_dec_inst.STATCNF_1[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|Found inferred clock top|CLK which controls 127 sequential elements including FSM_TEST_inst_slow.current_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 11:53:19 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 11:53:19 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":189:5:189:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":167:5:167:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":189:5:189:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":167:5:167:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":73:1:73:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   160.73ns		 309 /       261
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net flag_signal_i.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_slow.N_110_li_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_106_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net s15_c
1) instance config_register_latched_dec_inst.STATCNF_1_latch[3] (in view: work.top(verilog)), output net s15_c (in view: work.top(verilog))
    net        s15_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[3]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[3]/O
    net        s15_c
@W: BN137 :|Found combinational loop during mapping at net s14_c
2) instance config_register_latched_dec_inst.STATCNF_1_latch[2] (in view: work.top(verilog)), output net s14_c (in view: work.top(verilog))
    net        s14_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[2]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[2]/O
    net        s14_c
@W: BN137 :|Found combinational loop during mapping at net s13_c
3) instance config_register_latched_dec_inst.STATCNF_1_latch[1] (in view: work.top(verilog)), output net s13_c (in view: work.top(verilog))
    net        s13_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[1]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[1]/O
    net        s13_c
@W: BN137 :|Found combinational loop during mapping at net s12_c
4) instance config_register_latched_dec_inst.STATCNF_1_latch[0] (in view: work.top(verilog)), output net s12_c (in view: work.top(verilog))
    net        s12_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[0]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[0]/O
    net        s12_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 124 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 137 clock pin(s) of sequential element(s)
0 instances converted, 137 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0003       CLK_ibuf_gb_io      SB_GB_IO               124        FSM_TEST_inst_slow.counter_idle[4]
==========================================================================================================
===================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       133        FSM_TEST_inst_slow.CLK_uC_0[0]                    Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNIH7RS     SB_LUT4                4          config_register_latched_dec_inst.STATSR_er[3]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s12_c
1) instance STATSR_er_RNIBDKE1[0] (in view: work.config_register_latched_dec(netlist)), output net s12_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s12_c
    input  pin config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]/I1
    instance   config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]/O
    net        config_register_latched_dec_inst.s12_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s13_c
2) instance STATSR_er_RNICEKE1[1] (in view: work.config_register_latched_dec(netlist)), output net s13_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s13_c
    input  pin config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]/I1
    instance   config_register_latched_dec_inst.STATSR_er_RNICEKE1[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]/O
    net        config_register_latched_dec_inst.s13_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s14_c
3) instance STATSR_es_RNIEINF1[2] (in view: work.config_register_latched_dec(netlist)), output net s14_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s14_c
    input  pin config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]/I1
    instance   config_register_latched_dec_inst.STATSR_es_RNIEINF1[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]/O
    net        config_register_latched_dec_inst.s14_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s15_c
4) instance STATSR_er_RNIEGKE1[3] (in view: work.config_register_latched_dec(netlist)), output net s15_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s15_c
    input  pin config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]/I1
    instance   config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]/O
    net        config_register_latched_dec_inst.s15_c
End of loops
@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock FSM_TEST_Z2|CLK_uC_1_derived_clock with period 1000.00ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 1000.00ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 1000.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 11:53:21 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.310

                                        Requested     Estimated     Requested     Estimated                 Clock                                                  Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                                                   Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_Z2|CLK_uC_1_derived_clock      1.0 MHz       153.8 MHz     1000.000      6.503         996.481     derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALA_derived_clock     1.0 MHz       153.8 MHz     1000.000      6.503         996.481     derived (from top|CLK)                                 Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     1.0 MHz       115.1 MHz     1000.000      8.690         991.310     derived (from top|CLK)                                 Autoconstr_clkgroup_0
top|CLK                                 1.0 MHz       115.1 MHz     1000.000      8.690         991.310     inferred                                               Autoconstr_clkgroup_0
========================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                              top|CLK                              |  1000.000    991.310   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    993.507   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    995.282   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    993.507   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    993.497   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    991.310   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    993.497   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST_Z2|CLK_uC_1_derived_clock   top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST_Z2|CLK_uC_1_derived_clock   FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    1996.481  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FSM_TEST_Z2|CLK_uC_1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival            
Instance                                          Reference                              Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       996.481
config_register_latched_dec_inst.STATSR_er[1]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       996.481
config_register_latched_dec_inst.STATSR_es[2]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       996.481
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                  Required            
Instance                                          Reference                              Type         Pin     Net           Time         Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[1]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     D       STATSR[0]     999.845      996.481
config_register_latched_dec_inst.STATSR_er[3]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     D       STATSR[2]     999.845      996.481
config_register_latched_dec_inst.STATSR_es[2]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFES     D       STATSR[1]     999.845      996.481
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.481

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATSR_er[1] / D
    The start point is clocked by            FSM_TEST_Z2|CLK_uC_1_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                         Net          -        -       2.568     -           2         
config_register_latched_dec_inst.STATSR_er[1]     SB_DFFER     D        In      -         3.364       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival            
Instance                                          Reference                               Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       996.481
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       996.481
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       996.481
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                   Required            
Instance                                          Reference                               Type         Pin     Net           Time         Slack  
                                                  Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]     999.845      996.481
config_register_latched_dec_inst.STATSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]     999.845      996.481
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]     999.845      996.481
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.481

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATSR_er[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            FSM_TEST_Z2|CLK_uC_1_derived_clock [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                         Net          -        -       2.568     -           2         
config_register_latched_dec_inst.STATSR_er[1]     SB_DFFER     D        In      -         3.364       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                        Arrival            
Instance                               Reference                               Type        Pin     Net                 Time        Slack  
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[3]      0.796       991.310
FSM_TEST_inst_fast.counter_din[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[2]      0.796       991.320
FSM_TEST_inst_fast.counter_idle[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[1]     0.796       991.320
FSM_TEST_inst_fast.counter_din[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[1]      0.796       991.361
FSM_TEST_inst_fast.counter_idle[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[2]     0.796       991.392
FSM_TEST_inst_fast.counter_idle[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[3]     0.796       991.423
FSM_TEST_inst_fast.counter_din[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[0]      0.796       991.454
FSM_TEST_inst_fast.counter_idle[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[0]     0.796       991.485
FSM_TEST_inst_fast.counter_idle[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[4]     0.796       991.516
FSM_TEST_inst_fast.counter_stat[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[3]     0.796       991.558
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                Required            
Instance                                Reference                               Type        Pin     Net                         Time         Slack  
                                        Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       current_state_ns_0_i[0]     999.845      991.310
FSM_TEST_inst_fast.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_0              999.845      991.320
FSM_TEST_inst_fast.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_1              999.845      991.320
FSM_TEST_inst_fast.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_2              999.845      991.320
FSM_TEST_inst_fast.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_3              999.845      991.320
FSM_TEST_inst_fast.counter_idle[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_4              999.845      991.320
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_0              999.845      991.558
FSM_TEST_inst_fast.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_1              999.845      991.558
FSM_TEST_inst_fast.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_2              999.845      991.558
FSM_TEST_inst_fast.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_3              999.845      991.558
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.310

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                 Net         -        -       1.599     -           2         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_129_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.996       -         
N_131                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.535       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival            
Instance                               Reference     Type        Pin     Net                 Time        Slack  
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]      top|CLK       SB_DFFR     Q       counter_din[3]      0.796       991.310
FSM_TEST_inst_slow.counter_din[2]      top|CLK       SB_DFFR     Q       counter_din[2]      0.796       991.320
FSM_TEST_inst_slow.counter_idle[1]     top|CLK       SB_DFFR     Q       counter_idle[1]     0.796       991.320
FSM_TEST_inst_slow.counter_din[1]      top|CLK       SB_DFFR     Q       counter_din[1]      0.796       991.361
FSM_TEST_inst_slow.counter_idle[2]     top|CLK       SB_DFFR     Q       counter_idle[2]     0.796       991.392
FSM_TEST_inst_slow.counter_idle[3]     top|CLK       SB_DFFR     Q       counter_idle[3]     0.796       991.423
FSM_TEST_inst_slow.counter_din[0]      top|CLK       SB_DFFR     Q       counter_din[0]      0.796       991.454
FSM_TEST_inst_slow.counter_idle[0]     top|CLK       SB_DFFR     Q       counter_idle[0]     0.796       991.485
FSM_TEST_inst_slow.counter_idle[4]     top|CLK       SB_DFFR     Q       counter_idle[4]     0.796       991.516
FSM_TEST_inst_slow.counter_stat[3]     top|CLK       SB_DFFR     Q       counter_stat[3]     0.796       991.558
================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required            
Instance                                Reference     Type        Pin     Net                         Time         Slack  
                                        Clock                                                                             
--------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     top|CLK       SB_DFFR     D       current_state_ns_0_i[0]     999.845      991.310
FSM_TEST_inst_slow.counter_idle[0]      top|CLK       SB_DFFR     D       counter_idle_0              999.845      991.320
FSM_TEST_inst_slow.counter_idle[1]      top|CLK       SB_DFFR     D       counter_idle_1              999.845      991.320
FSM_TEST_inst_slow.counter_idle[2]      top|CLK       SB_DFFR     D       counter_idle_2              999.845      991.320
FSM_TEST_inst_slow.counter_idle[3]      top|CLK       SB_DFFR     D       counter_idle_3              999.845      991.320
FSM_TEST_inst_slow.counter_idle[4]      top|CLK       SB_DFFR     D       counter_idle_4              999.845      991.320
FSM_TEST_inst_slow.counter_stat[0]      top|CLK       SB_DFFR     D       counter_stat_0              999.845      991.558
FSM_TEST_inst_slow.counter_stat[1]      top|CLK       SB_DFFR     D       counter_stat_1              999.845      991.558
FSM_TEST_inst_slow.counter_stat[2]      top|CLK       SB_DFFR     D       counter_stat_2              999.845      991.558
FSM_TEST_inst_slow.counter_stat[3]      top|CLK       SB_DFFR     D       counter_stat_3              999.845      991.558
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.310

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_133_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.996       -         
N_135                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.535       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFFER        113 uses
SB_DFFES        99 uses
SB_DFFR         47 uses
SB_DFFS         2 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             4 uses
SB_LUT4         288 uses

I/O ports: 10
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   261 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 133
   FSM_TEST_Z2|CLK_uC_1_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 288 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 288 = 288 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Apr 02 11:53:21 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	288
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	16
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	34
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_321", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]_LC_282/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]_LC_282/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]_LC_283/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]_LC_283/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]_LC_284/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]_LC_284/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]_LC_285/in1" to pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]_LC_285/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	323
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	261
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	46
        CARRY Only       	:	4
        LUT with CARRY   	:	16
    LogicCells                  :	327/7680
    PLBs                        :	47/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 47.1 (sec)

Final Design Statistics
    Number of LUTs      	:	323
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	327/7680
    PLBs                        :	75/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FSM_TEST_Z2|CLK_uC_1_derived_clock | Frequency: 983.73 MHz | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 174.30 MHz | Target: 6.00 MHz
Clock: top|CLK | Frequency: 165.53 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 49.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 852
used logic cells: 327
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 852
used logic cells: 327
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_17_20_5/in1" to pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_17_20_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_17_20_0/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_17_20_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_17_15_7/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_17_15_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_17_15_5/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_17_15_5/lcout" to break the combinatorial loop
Read device time: 10
I1209: Started routing
I1223: Total Nets : 363 
I1212: Iteration  1 :    51 unrouted : 3 seconds
I1212: Iteration  2 :     7 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_17_15_7/in0" to pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_17_15_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_17_15_5/in2" to pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_17_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_17_20_0/in2" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_17_20_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_17_20_5/in2" to pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_17_20_5/lcout" to break the combinatorial loop
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 13:01:19 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":112:1:112:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":112:1:112:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":71:6:71:6|Input CLK on instance FSM_TEST_inst_fast is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":114:6:114:6|Input SDI on instance config_register_latched_dec_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":49:22:49:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":50:23:50:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":82:25:82:36|Removing instance divisor_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":92:5:92:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":92:5:92:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:01:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:01:23 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:01:23 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:01:25 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 13:01:32 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":73:1:73:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance MOSI (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance aux_SEL (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance flag_signal (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance MOSI (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance bit_sequence_stat[87:0] (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance bit_sequence_din[15:0] (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_Z2|CLK_uC_1_derived_clock      6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                  1.0 MHz       1000.000      system                                                 system_clkgroup           4    
top_pll|PLLOUTGLOBALA_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     25   
top|CLK                                 1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     22   
==========================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 4 sequential elements including config_register_latched_dec_inst.STATCNF_1[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|Found inferred clock top|CLK which controls 22 sequential elements including FSM_TEST_inst_slow.current_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Wed Apr 02 13:01:35 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 13:01:36 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[1] (in view: work.top(verilog)) because it does not drive other instances.
@W: MO129 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Sequential instance config_register_latched_dec_inst.STATCNF_1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Sequential instance config_register_latched_dec_inst.STATCNF_1[1] is reduced to a combinational gate by constant propagation.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":189:5:189:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":167:5:167:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":189:5:189:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":167:5:167:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":73:1:73:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   160.73ns		  97 /        49
@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net flag_signal_i.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net s15_c
1) instance config_register_latched_dec_inst.STATCNF_1_latch[3] (in view: work.top(verilog)), output net s15_c (in view: work.top(verilog))
    net        s15_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[3]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[3]/O
    net        s15_c
@W: BN137 :|Found combinational loop during mapping at net s14_c
2) instance config_register_latched_dec_inst.STATCNF_1_latch[2] (in view: work.top(verilog)), output net s14_c (in view: work.top(verilog))
    net        s14_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[2]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[2]/O
    net        s14_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 instances converted, 30 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0003       CLK_ibuf_gb_io      SB_GB_IO               19         FSM_TEST_inst_slow.counter_idle[4]
==========================================================================================================
==================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       28         CLK_uC_7_ret                                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNIH7RS     SB_LUT4                2          config_register_latched_dec_inst.STATSR[2]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s14_c
1) instance STATSR_RNINHTB1[2] (in view: work.config_register_latched_dec(netlist)), output net s14_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s14_c
    input  pin config_register_latched_dec_inst.STATSR_RNINHTB1[2]/I1
    instance   config_register_latched_dec_inst.STATSR_RNINHTB1[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_RNINHTB1[2]/O
    net        config_register_latched_dec_inst.s14_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s15_c
2) instance STATSR_er_RNIEGKE1[3] (in view: work.config_register_latched_dec(netlist)), output net s15_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s15_c
    input  pin config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]/I1
    instance   config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]/O
    net        config_register_latched_dec_inst.s15_c
End of loops
@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock FSM_TEST_Z2|CLK_uC_1_derived_clock with period 1000.00ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 1000.00ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 1000.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 13:01:40 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.310

                                        Requested     Estimated     Requested     Estimated                 Clock                                                  Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                                                   Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_Z2|CLK_uC_1_derived_clock      1.0 MHz       153.8 MHz     1000.000      6.503         995.282     derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALA_derived_clock     1.0 MHz       153.8 MHz     1000.000      6.503         995.282     derived (from top|CLK)                                 Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     1.0 MHz       115.1 MHz     1000.000      8.690         991.310     derived (from top|CLK)                                 Autoconstr_clkgroup_0
top|CLK                                 1.0 MHz       115.1 MHz     1000.000      8.690         991.310     inferred                                               Autoconstr_clkgroup_0
========================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                              top|CLK                              |  1000.000    991.310   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    993.507   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    995.282   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    993.507   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    995.282   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    995.282   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    993.497   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    991.310   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    993.497   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST_Z2|CLK_uC_1_derived_clock   top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    995.282   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST_Z2|CLK_uC_1_derived_clock   FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    1995.282  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FSM_TEST_Z2|CLK_uC_1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                 Arrival            
Instance                                       Reference                              Type        Pin     Net           Time        Slack  
                                               Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[2]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFS     Q       STATSR[2]     0.796       995.282
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                  Required            
Instance                                          Reference                              Type         Pin     Net           Time         Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[2]        FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFS      D       STATSR        999.845      995.282
config_register_latched_dec_inst.STATSR_er[3]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     D       STATSR[2]     999.845      996.481
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 995.282

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR[2] / Q
    Ending point:                            config_register_latched_dec_inst.STATSR[2] / D
    The start point is clocked by            FSM_TEST_Z2|CLK_uC_1_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[2]         SB_DFFS     Q        Out     0.796     0.796       -         
STATSR[2]                                          Net         -        -       1.599     -           3         
config_register_latched_dec_inst.STATSR_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
config_register_latched_dec_inst.STATSR_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
STATSR                                             Net         -        -       1.507     -           1         
config_register_latched_dec_inst.STATSR[2]         SB_DFFS     D        In      -         4.563       -         
================================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                  Arrival            
Instance                                       Reference                               Type        Pin     Net           Time        Slack  
                                               Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFS     Q       STATSR[2]     0.796       995.282
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                   Required            
Instance                                          Reference                               Type         Pin     Net           Time         Slack  
                                                  Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[2]        top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFS      D       STATSR        999.845      995.282
config_register_latched_dec_inst.STATSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]     999.845      996.481
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 995.282

    Number of logic level(s):                1
    Starting point:                          config_register_latched_dec_inst.STATSR[2] / Q
    Ending point:                            config_register_latched_dec_inst.STATSR[2] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            FSM_TEST_Z2|CLK_uC_1_derived_clock [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR[2]         SB_DFFS     Q        Out     0.796     0.796       -         
STATSR[2]                                          Net         -        -       1.599     -           3         
config_register_latched_dec_inst.STATSR_RNO[2]     SB_LUT4     I0       In      -         2.395       -         
config_register_latched_dec_inst.STATSR_RNO[2]     SB_LUT4     O        Out     0.661     3.056       -         
STATSR                                             Net         -        -       1.507     -           1         
config_register_latched_dec_inst.STATSR[2]         SB_DFFS     D        In      -         4.563       -         
================================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                        Arrival            
Instance                               Reference                               Type        Pin     Net                 Time        Slack  
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[3]      0.796       991.310
FSM_TEST_inst_fast.counter_din[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[2]      0.796       991.320
FSM_TEST_inst_fast.counter_idle[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[1]     0.796       991.320
FSM_TEST_inst_fast.counter_din[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[1]      0.796       991.361
FSM_TEST_inst_fast.counter_idle[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[2]     0.796       991.392
FSM_TEST_inst_fast.counter_idle[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[3]     0.796       991.423
FSM_TEST_inst_fast.counter_din[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[0]      0.796       991.454
FSM_TEST_inst_fast.counter_idle[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[0]     0.796       991.485
FSM_TEST_inst_fast.counter_idle[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[4]     0.796       991.516
FSM_TEST_inst_fast.counter_stat[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[3]     0.796       991.558
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                Required            
Instance                                Reference                               Type        Pin     Net                         Time         Slack  
                                        Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       current_state_ns_0_i[0]     999.845      991.310
FSM_TEST_inst_fast.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_0              999.845      991.320
FSM_TEST_inst_fast.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_1              999.845      991.320
FSM_TEST_inst_fast.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_2              999.845      991.320
FSM_TEST_inst_fast.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_3              999.845      991.320
FSM_TEST_inst_fast.counter_idle[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_4              999.845      991.320
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_0              999.845      991.558
FSM_TEST_inst_fast.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_1              999.845      991.558
FSM_TEST_inst_fast.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_2              999.845      991.558
FSM_TEST_inst_fast.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_3              999.845      991.558
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.310

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                 Net         -        -       1.599     -           2         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_225_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.996       -         
N_227                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.535       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival            
Instance                               Reference     Type        Pin     Net                 Time        Slack  
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]      top|CLK       SB_DFFR     Q       counter_din[3]      0.796       991.310
FSM_TEST_inst_slow.counter_din[2]      top|CLK       SB_DFFR     Q       counter_din[2]      0.796       991.320
FSM_TEST_inst_slow.counter_idle[1]     top|CLK       SB_DFFR     Q       counter_idle[1]     0.796       991.320
FSM_TEST_inst_slow.counter_din[1]      top|CLK       SB_DFFR     Q       counter_din[1]      0.796       991.361
FSM_TEST_inst_slow.counter_idle[2]     top|CLK       SB_DFFR     Q       counter_idle[2]     0.796       991.392
FSM_TEST_inst_slow.counter_idle[3]     top|CLK       SB_DFFR     Q       counter_idle[3]     0.796       991.423
FSM_TEST_inst_slow.counter_din[0]      top|CLK       SB_DFFR     Q       counter_din[0]      0.796       991.454
FSM_TEST_inst_slow.counter_idle[0]     top|CLK       SB_DFFR     Q       counter_idle[0]     0.796       991.485
FSM_TEST_inst_slow.counter_idle[4]     top|CLK       SB_DFFR     Q       counter_idle[4]     0.796       991.516
FSM_TEST_inst_slow.counter_stat[3]     top|CLK       SB_DFFR     Q       counter_stat[3]     0.796       991.558
================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required            
Instance                                Reference     Type        Pin     Net                         Time         Slack  
                                        Clock                                                                             
--------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     top|CLK       SB_DFFR     D       current_state_ns_0_i[0]     999.845      991.310
FSM_TEST_inst_slow.counter_idle[0]      top|CLK       SB_DFFR     D       counter_idle_0              999.845      991.320
FSM_TEST_inst_slow.counter_idle[1]      top|CLK       SB_DFFR     D       counter_idle_1              999.845      991.320
FSM_TEST_inst_slow.counter_idle[2]      top|CLK       SB_DFFR     D       counter_idle_2              999.845      991.320
FSM_TEST_inst_slow.counter_idle[3]      top|CLK       SB_DFFR     D       counter_idle_3              999.845      991.320
FSM_TEST_inst_slow.counter_idle[4]      top|CLK       SB_DFFR     D       counter_idle_4              999.845      991.320
FSM_TEST_inst_slow.counter_stat[0]      top|CLK       SB_DFFR     D       counter_stat_0              999.845      991.558
FSM_TEST_inst_slow.counter_stat[1]      top|CLK       SB_DFFR     D       counter_stat_1              999.845      991.558
FSM_TEST_inst_slow.counter_stat[2]      top|CLK       SB_DFFR     D       counter_stat_2              999.845      991.558
FSM_TEST_inst_slow.counter_stat[3]      top|CLK       SB_DFFR     D       counter_stat_3              999.845      991.558
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.310

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_229_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.996       -         
N_231                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.535       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFFER        1 use
SB_DFFR         45 uses
SB_DFFS         3 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             4 uses
SB_LUT4         76 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (0%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 28
   FSM_TEST_Z2|CLK_uC_1_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 76 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 76 = 76 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Wed Apr 02 13:01:41 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 30 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: Unknown command /*ignoring the line 11 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin clk_output doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin mosi_output doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin sel_output doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin miso_input doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: Unknown command */ignoring the line 16 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	76
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	9
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	16
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	26
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_101", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_RNINHTB1[2]_LC_72/in1" to pin "config_register_latched_dec_inst.STATSR_RNINHTB1[2]_LC_72/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]_LC_74/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]_LC_74/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	49
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	38
        CARRY Only       	:	4
        LUT with CARRY   	:	16
    LogicCells                  :	107/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 48.2 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	107/7680
    PLBs                        :	36/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FSM_TEST_Z2|CLK_uC_1_derived_clock | Frequency: 861.13 MHz | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 430.57 MHz | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 200.14 MHz | Target: 6.00 MHz
Clock: top|CLK | Frequency: 199.53 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 51.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 363
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 363
used logic cells: 107
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_RNINHTB1_2_LC_13_20_5/in1" to pin "config_register_latched_dec_inst.STATSR_RNINHTB1_2_LC_13_20_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_13_20_1/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_13_20_1/lcout" to break the combinatorial loop
Read device time: 16
I1209: Started routing
I1223: Total Nets : 136 
I1212: Iteration  1 :    33 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_RNINHTB1_2_LC_13_20_5/in1" to pin "config_register_latched_dec_inst.STATSR_RNINHTB1_2_LC_13_20_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_13_20_1/in2" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_13_20_1/lcout" to break the combinatorial loop
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 13:07:20 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":112:1:112:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":112:1:112:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\prPLL_test\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":71:6:71:6|Input CLK on instance FSM_TEST_inst_fast is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":49:22:49:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":50:23:50:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":82:25:82:36|Removing instance divisor_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":92:5:92:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":92:5:92:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:07:20 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:07:21 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:07:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:07:22 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 13:07:23 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":73:1:73:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance aux_SEL (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance flag_signal (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13:0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_Z2|CLK_uC_1_derived_clock      6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     104  
System                                  1.0 MHz       1000.000      system                                                 system_clkgroup           4    
top_pll|PLLOUTGLOBALA_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     104  
top_pll|PLLOUTGLOBALB_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     130  
top|CLK                                 1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     127  
==========================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":93:2:93:3|Found signal identified as System clock which controls 4 sequential elements including config_register_latched_dec_inst.STATCNF_1[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|Found inferred clock top|CLK which controls 127 sequential elements including FSM_TEST_inst_slow.current_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[0] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 13:07:25 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 13:07:25 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.top(verilog)) because it does not drive other instances.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":189:5:189:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":167:5:167:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":189:5:189:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":167:5:167:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":73:1:73:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance FSM_TEST_inst_fast.flag_signal_0 (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   160.73ns		 308 /       261
@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net flag_signal_i.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_slow.N_110_li_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_106_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net s15_c
1) instance config_register_latched_dec_inst.STATCNF_1_latch[3] (in view: work.top(verilog)), output net s15_c (in view: work.top(verilog))
    net        s15_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[3]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[3]/O
    net        s15_c
@W: BN137 :|Found combinational loop during mapping at net s14_c
2) instance config_register_latched_dec_inst.STATCNF_1_latch[2] (in view: work.top(verilog)), output net s14_c (in view: work.top(verilog))
    net        s14_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[2]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[2]/O
    net        s14_c
@W: BN137 :|Found combinational loop during mapping at net s13_c
3) instance config_register_latched_dec_inst.STATCNF_1_latch[1] (in view: work.top(verilog)), output net s13_c (in view: work.top(verilog))
    net        s13_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[1]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[1]/O
    net        s13_c
@W: BN137 :|Found combinational loop during mapping at net s12_c
4) instance config_register_latched_dec_inst.STATCNF_1_latch[0] (in view: work.top(verilog)), output net s12_c (in view: work.top(verilog))
    net        s12_c
    input  pin config_register_latched_dec_inst.STATCNF_1_latch[0]/I1
    instance   config_register_latched_dec_inst.STATCNF_1_latch[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATCNF_1_latch[0]/O
    net        s12_c
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 124 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 137 clock pin(s) of sequential element(s)
0 instances converted, 137 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0003       CLK_ibuf_gb_io      SB_GB_IO               124        FSM_TEST_inst_slow.counter_idle[4]
==========================================================================================================
===================================================================================================================== Gated/Generated Clocks ======================================================================================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                   Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst      SB_PLL40_2F_CORE       133        CLK_uC_7_ret                                      Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clk_out_slow_0keep_RNIH7RS     SB_LUT4                4          config_register_latched_dec_inst.STATSR_er[3]     Multiple clocks on instance from nets clk_out_slow_0_0, clk_pll_0_0                                                           
===================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)

Warning: Found 4 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s12_c
1) instance STATSR_er_RNIBDKE1[0] (in view: work.config_register_latched_dec(netlist)), output net s12_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s12_c
    input  pin config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]/I1
    instance   config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]/O
    net        config_register_latched_dec_inst.s12_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s13_c
2) instance STATSR_er_RNICEKE1[1] (in view: work.config_register_latched_dec(netlist)), output net s13_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s13_c
    input  pin config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]/I1
    instance   config_register_latched_dec_inst.STATSR_er_RNICEKE1[1] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]/O
    net        config_register_latched_dec_inst.s13_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s14_c
3) instance STATSR_es_RNIEINF1[2] (in view: work.config_register_latched_dec(netlist)), output net s14_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s14_c
    input  pin config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]/I1
    instance   config_register_latched_dec_inst.STATSR_es_RNIEINF1[2] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]/O
    net        config_register_latched_dec_inst.s14_c
@W: BN137 :|Found combinational loop during mapping at net config_register_latched_dec_inst.s15_c
4) instance STATSR_er_RNIEGKE1[3] (in view: work.config_register_latched_dec(netlist)), output net s15_c (in view: work.config_register_latched_dec(netlist))
    net        config_register_latched_dec_inst.s15_c
    input  pin config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]/I1
    instance   config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3] (cell SB_LUT4)
    output pin config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]/O
    net        config_register_latched_dec_inst.s15_c
End of loops
@W: MT420 |Found inferred clock top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock FSM_TEST_Z2|CLK_uC_1_derived_clock with period 1000.00ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALA_derived_clock with period 1000.00ns 
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 1000.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 13:07:34 2025
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 991.310

                                        Requested     Estimated     Requested     Estimated                 Clock                                                  Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type                                                   Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_Z2|CLK_uC_1_derived_clock      1.0 MHz       211.9 MHz     1000.000      4.718         996.481     derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALA_derived_clock     1.0 MHz       211.9 MHz     1000.000      4.718         996.481     derived (from top|CLK)                                 Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBALB_derived_clock     1.0 MHz       115.1 MHz     1000.000      8.690         991.310     derived (from top|CLK)                                 Autoconstr_clkgroup_0
top|CLK                                 1.0 MHz       115.1 MHz     1000.000      8.690         991.310     inferred                                               Autoconstr_clkgroup_0
========================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise      |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack     |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                              top|CLK                              |  1000.000    991.310   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    995.385   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    995.282   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    995.385   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALA_derived_clock  FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    995.282   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  1000.000    991.310   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    995.282   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST_Z2|CLK_uC_1_derived_clock   top_pll|PLLOUTGLOBALA_derived_clock  |  1000.000    996.481   |  No paths    -      |  No paths    -      |  No paths    -    
FSM_TEST_Z2|CLK_uC_1_derived_clock   FSM_TEST_Z2|CLK_uC_1_derived_clock   |  1000.000    1996.481  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FSM_TEST_Z2|CLK_uC_1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival            
Instance                                          Reference                              Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       996.481
config_register_latched_dec_inst.STATSR_er[1]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       996.481
config_register_latched_dec_inst.STATSR_es[2]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       996.481
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                  Required            
Instance                                          Reference                              Type         Pin     Net           Time         Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[1]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     D       STATSR[0]     999.845      996.481
config_register_latched_dec_inst.STATSR_er[3]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFER     D       STATSR[2]     999.845      996.481
config_register_latched_dec_inst.STATSR_es[2]     FSM_TEST_Z2|CLK_uC_1_derived_clock     SB_DFFES     D       STATSR[1]     999.845      996.481
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.481

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATSR_er[1] / D
    The start point is clocked by            FSM_TEST_Z2|CLK_uC_1_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                         Net          -        -       2.568     -           2         
config_register_latched_dec_inst.STATSR_er[1]     SB_DFFER     D        In      -         3.364       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                   Arrival            
Instance                                          Reference                               Type         Pin     Net           Time        Slack  
                                                  Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[0]     0.796       996.481
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     Q       STATSR[1]     0.796       996.481
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     Q       STATSR[2]     0.796       996.481
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                   Required            
Instance                                          Reference                               Type         Pin     Net           Time         Slack  
                                                  Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[1]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[0]     999.845      996.481
config_register_latched_dec_inst.STATSR_er[3]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFER     D       STATSR[2]     999.845      996.481
config_register_latched_dec_inst.STATSR_es[2]     top_pll|PLLOUTGLOBALA_derived_clock     SB_DFFES     D       STATSR[1]     999.845      996.481
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.481

    Number of logic level(s):                0
    Starting point:                          config_register_latched_dec_inst.STATSR_er[0] / Q
    Ending point:                            config_register_latched_dec_inst.STATSR_er[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALA_derived_clock [rising] on pin C
    The end   point is clocked by            FSM_TEST_Z2|CLK_uC_1_derived_clock [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
config_register_latched_dec_inst.STATSR_er[0]     SB_DFFER     Q        Out     0.796     0.796       -         
STATSR[0]                                         Net          -        -       2.568     -           2         
config_register_latched_dec_inst.STATSR_er[1]     SB_DFFER     D        In      -         3.364       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                        Arrival            
Instance                               Reference                               Type        Pin     Net                 Time        Slack  
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[3]      0.796       991.310
FSM_TEST_inst_fast.counter_din[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[2]      0.796       991.320
FSM_TEST_inst_fast.counter_idle[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[1]     0.796       991.320
FSM_TEST_inst_fast.counter_din[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[1]      0.796       991.361
FSM_TEST_inst_fast.counter_idle[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[2]     0.796       991.392
FSM_TEST_inst_fast.counter_idle[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[3]     0.796       991.423
FSM_TEST_inst_fast.counter_din[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[0]      0.796       991.454
FSM_TEST_inst_fast.counter_idle[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[0]     0.796       991.485
FSM_TEST_inst_fast.counter_idle[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[4]     0.796       991.516
FSM_TEST_inst_fast.counter_stat[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[3]     0.796       991.558
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                Required            
Instance                                Reference                               Type        Pin     Net                         Time         Slack  
                                        Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       current_state_ns_0_i[0]     999.845      991.310
FSM_TEST_inst_fast.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_0              999.845      991.320
FSM_TEST_inst_fast.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_1              999.845      991.320
FSM_TEST_inst_fast.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_2              999.845      991.320
FSM_TEST_inst_fast.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_3              999.845      991.320
FSM_TEST_inst_fast.counter_idle[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_4              999.845      991.320
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_0              999.845      991.558
FSM_TEST_inst_fast.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_1              999.845      991.558
FSM_TEST_inst_fast.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_2              999.845      991.558
FSM_TEST_inst_fast.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_3              999.845      991.558
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.310

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]              SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                 Net         -        -       1.599     -           2         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_din_RNI26QU1[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_129_0                                        Net         -        -       1.371     -           2         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]      SB_LUT4     O        Out     0.661     4.996       -         
N_131                                          Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_fast.current_state_RNO[0]        SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                        Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]            SB_DFFR     D        In      -         8.535       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival            
Instance                               Reference     Type        Pin     Net                 Time        Slack  
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]      top|CLK       SB_DFFR     Q       counter_din[3]      0.796       991.310
FSM_TEST_inst_slow.counter_din[2]      top|CLK       SB_DFFR     Q       counter_din[2]      0.796       991.320
FSM_TEST_inst_slow.counter_idle[1]     top|CLK       SB_DFFR     Q       counter_idle[1]     0.796       991.320
FSM_TEST_inst_slow.counter_din[1]      top|CLK       SB_DFFR     Q       counter_din[1]      0.796       991.361
FSM_TEST_inst_slow.counter_idle[2]     top|CLK       SB_DFFR     Q       counter_idle[2]     0.796       991.392
FSM_TEST_inst_slow.counter_idle[3]     top|CLK       SB_DFFR     Q       counter_idle[3]     0.796       991.423
FSM_TEST_inst_slow.counter_din[0]      top|CLK       SB_DFFR     Q       counter_din[0]      0.796       991.454
FSM_TEST_inst_slow.counter_idle[0]     top|CLK       SB_DFFR     Q       counter_idle[0]     0.796       991.485
FSM_TEST_inst_slow.counter_idle[4]     top|CLK       SB_DFFR     Q       counter_idle[4]     0.796       991.516
FSM_TEST_inst_slow.counter_stat[3]     top|CLK       SB_DFFR     Q       counter_stat[3]     0.796       991.558
================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required            
Instance                                Reference     Type        Pin     Net                         Time         Slack  
                                        Clock                                                                             
--------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     top|CLK       SB_DFFR     D       current_state_ns_0_i[0]     999.845      991.310
FSM_TEST_inst_slow.counter_idle[0]      top|CLK       SB_DFFR     D       counter_idle_0              999.845      991.320
FSM_TEST_inst_slow.counter_idle[1]      top|CLK       SB_DFFR     D       counter_idle_1              999.845      991.320
FSM_TEST_inst_slow.counter_idle[2]      top|CLK       SB_DFFR     D       counter_idle_2              999.845      991.320
FSM_TEST_inst_slow.counter_idle[3]      top|CLK       SB_DFFR     D       counter_idle_3              999.845      991.320
FSM_TEST_inst_slow.counter_idle[4]      top|CLK       SB_DFFR     D       counter_idle_4              999.845      991.320
FSM_TEST_inst_slow.counter_stat[0]      top|CLK       SB_DFFR     D       counter_stat_0              999.845      991.558
FSM_TEST_inst_slow.counter_stat[1]      top|CLK       SB_DFFR     D       counter_stat_1              999.845      991.558
FSM_TEST_inst_slow.counter_stat[2]      top|CLK       SB_DFFR     D       counter_stat_2              999.845      991.558
FSM_TEST_inst_slow.counter_stat[3]      top|CLK       SB_DFFR     D       counter_stat_3              999.845      991.558
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     991.310

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_133_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.996       -         
N_135                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.535       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFFER        113 uses
SB_DFFES        99 uses
SB_DFFR         47 uses
SB_DFFS         2 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             4 uses
SB_LUT4         286 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   261 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALA_derived_clock: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 133
   FSM_TEST_Z2|CLK_uC_1_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 286 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 286 = 286 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:08s realtime, 0h:00m:02s cputime
# Wed Apr 02 13:07:34 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 19 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: Unknown command /*ignoring the line 11 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin clk_output doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin mosi_output doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin sel_output doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin miso_input doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: Unknown command */ignoring the line 16 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	286
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	11
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	16
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	33
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_318", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]_LC_280/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1[0]_LC_280/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]_LC_281/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1[1]_LC_281/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]_LC_282/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1[3]_LC_282/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]_LC_284/in1" to pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1[2]_LC_284/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	320
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	261
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	43
        CARRY Only       	:	4
        LUT with CARRY   	:	16
    LogicCells                  :	324/7680
    PLBs                        :	45/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 5.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.6 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 80.5 (sec)

Final Design Statistics
    Number of LUTs      	:	320
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	324/7680
    PLBs                        :	73/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FSM_TEST_Z2|CLK_uC_1_derived_clock | Frequency: 983.73 MHz | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: 491.86 MHz | Target: 6.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 186.13 MHz | Target: 6.00 MHz
Clock: top|CLK | Frequency: 143.36 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 88.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 708
used logic cells: 324
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 708
used logic cells: 324
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_15_19_5/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_15_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_15_19_0/in1" to pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_15_19_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_15_18_6/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_15_18_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_15_18_0/in1" to pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_15_18_0/lcout" to break the combinatorial loop
Read device time: 13
I1209: Started routing
I1223: Total Nets : 358 
I1212: Iteration  1 :    43 unrouted : 5 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_15_18_6/in2" to pin "config_register_latched_dec_inst.STATSR_er_RNIBDKE1_0_LC_15_18_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_15_18_0/in2" to pin "config_register_latched_dec_inst.STATSR_er_RNICEKE1_1_LC_15_18_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_15_19_5/in0" to pin "config_register_latched_dec_inst.STATSR_er_RNIEGKE1_3_LC_15_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_15_19_0/in3" to pin "config_register_latched_dec_inst.STATSR_es_RNIEINF1_2_LC_15_19_0/lcout" to break the combinatorial loop
Timer run-time: 20 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 13:18:01 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":112:1:112:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":112:1:112:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":71:6:71:6|Input CLK on instance FSM_TEST_inst_fast is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":49:22:49:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":50:23:50:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":52:22:52:27|Removing wire DYNCNF, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:23:53:29|Removing wire STATCNF, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":82:25:82:36|Removing instance divisor_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":92:5:92:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":73:1:73:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":167:5:167:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":92:5:92:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:18:01 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:18:02 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:18:02 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:18:09 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 13:18:09 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":73:1:73:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance aux_SEL (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":112:1:112:6|Removing sequential instance flag_signal (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":64:1:64:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                      Clock                     Clock
Clock                                   Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     12.5 MHz      79.958        derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBALB_derived_clock     12.5 MHz      79.958        derived (from top|CLK)     Autoconstr_clkgroup_0     130  
top|CLK                                 2.1 MHz       479.942       inferred                   Autoconstr_clkgroup_0     127  
==============================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|Found inferred clock top|CLK which controls 127 sequential elements including FSM_TEST_inst_slow.current_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:04s realtime, 0h:00m:01s cputime
# Wed Apr 02 13:18:14 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 13:18:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":189:5:189:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":167:5:167:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":92:5:92:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":189:5:189:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":167:5:167:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.56ns		 303 /       257
   2		0h:00m:01s		    -1.56ns		 303 /       257

   3		0h:00m:01s		    -1.56ns		 313 /       257


   4		0h:00m:01s		    -1.56ns		 314 /       257
@N: FX1017 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB inserted on the net CLK_c.
@N: FX1017 :|SB_GB inserted on the net flag_signal_i.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_slow.N_110_li_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_106_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALA_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 124 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 133 clock pin(s) of sequential element(s)
0 instances converted, 133 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf            SB_IO                  124        FSM_TEST_inst_slow.counter_idle[4]
==========================================================================================================
============================================================================================================= Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                    Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       133        FSM_TEST_inst_slow.CLK_uC_7[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.39ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.39ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 13:18:19 2025
#


Top view:               top
Requested Frequency:    135.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.304

                                        Requested     Estimated     Requested     Estimated                Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type                       Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock     135.4 MHz     116.2 MHz     7.387         8.608         -1.221     derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 135.4 MHz     115.1 MHz     7.387         8.690         -1.304     inferred                   Autoconstr_clkgroup_0
===========================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                              top|CLK                              |  7.387       -1.304  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALB_derived_clock  |  7.387       2.823   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.387       -1.221  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                        Arrival           
Instance                               Reference                               Type        Pin     Net                 Time        Slack 
                                       Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[2]     0.796       -1.221
FSM_TEST_inst_fast.counter_idle[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[3]     0.796       -1.149
FSM_TEST_inst_fast.counter_idle[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[0]     0.796       -1.128
FSM_TEST_inst_fast.counter_idle[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[4]     0.796       -1.117
FSM_TEST_inst_fast.counter_din[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[1]      0.796       -1.107
FSM_TEST_inst_fast.counter_din[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[2]      0.796       -1.097
FSM_TEST_inst_fast.counter_idle[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[1]     0.796       -1.056
FSM_TEST_inst_fast.counter_din[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[3]      0.796       -1.056
FSM_TEST_inst_fast.counter_stat[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[3]     0.796       -1.056
FSM_TEST_inst_fast.counter_stat[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[4]     0.796       -0.993
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                Required           
Instance                                Reference                               Type        Pin     Net                         Time         Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_0              7.232        -1.221
FSM_TEST_inst_fast.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       current_state_ns_0_i[0]     7.232        -1.128
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_0              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_1              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_2              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_3              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_4              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[5]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_5              7.232        -1.056
FSM_TEST_inst_fast.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_6              7.232        -0.168
FSM_TEST_inst_fast.counter_idle[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_4              7.232        0.232 
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.221

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]           SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                              Net         -        -       1.599     -           8         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_2                            Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     O        Out     0.589     5.017       -         
counter_idlee_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     I2       In      -         6.388       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     O        Out     0.558     6.946       -         
counter_idle_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]           SB_DFFR     D        In      -         8.453       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.149

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[3] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[3]           SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[3]                              Net         -        -       1.599     -           8         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     O        Out     0.589     2.984       -         
counter_idlelde_2                            Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     I1       In      -         4.355       -         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     O        Out     0.589     4.944       -         
counter_idlee_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     I2       In      -         6.315       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     O        Out     0.558     6.873       -         
counter_idle_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]           SB_DFFR     D        In      -         8.380       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.360
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.128

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[0]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[0]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_ns_0_a3_0_3[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_1[0]     SB_LUT4     I3       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNO_1[0]     SB_LUT4     O        Out     0.465     4.893       -         
N_132                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     I1       In      -         6.263       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.853       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFR     D        In      -         8.360       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.515 is 2.667(31.3%) logic and 5.848(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.117

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[4] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[4]           SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[4]                              Net         -        -       1.599     -           7         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     O        Out     0.558     2.953       -         
counter_idlelde_2                            Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     I1       In      -         4.324       -         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     O        Out     0.589     4.913       -         
counter_idlee_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     I2       In      -         6.284       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     O        Out     0.558     6.842       -         
counter_idle_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]           SB_DFFR     D        In      -         8.349       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.339
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.107

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                Net         -        -       1.599     -           5         
FSM_TEST_inst_fast.current_state_RNO_4[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_4[0]     SB_LUT4     O        Out     0.569     2.963       -         
current_state_RNO_4[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4     I3       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4     O        Out     0.465     4.800       -         
N_131                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     I0       In      -         6.170       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     O        Out     0.661     6.832       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFR     D        In      -         8.339       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.494 is 2.646(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival           
Instance                               Reference     Type        Pin     Net                 Time        Slack 
                                       Clock                                                                   
---------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]      top|CLK       SB_DFFR     Q       counter_din[3]      0.796       -1.304
FSM_TEST_inst_slow.counter_din[2]      top|CLK       SB_DFFR     Q       counter_din[2]      0.796       -1.293
FSM_TEST_inst_slow.counter_idle[1]     top|CLK       SB_DFFR     Q       counter_idle[1]     0.796       -1.293
FSM_TEST_inst_slow.counter_din[1]      top|CLK       SB_DFFR     Q       counter_din[1]      0.796       -1.252
FSM_TEST_inst_slow.counter_idle[2]     top|CLK       SB_DFFR     Q       counter_idle[2]     0.796       -1.221
FSM_TEST_inst_slow.counter_idle[3]     top|CLK       SB_DFFR     Q       counter_idle[3]     0.796       -1.190
FSM_TEST_inst_slow.counter_din[0]      top|CLK       SB_DFFR     Q       counter_din[0]      0.796       -1.159
FSM_TEST_inst_slow.counter_idle[0]     top|CLK       SB_DFFR     Q       counter_idle[0]     0.796       -1.128
FSM_TEST_inst_slow.counter_idle[4]     top|CLK       SB_DFFR     Q       counter_idle[4]     0.796       -1.097
FSM_TEST_inst_slow.counter_stat[3]     top|CLK       SB_DFFR     Q       counter_stat[3]     0.796       -1.056
===============================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required           
Instance                                Reference     Type        Pin     Net                         Time         Slack 
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     top|CLK       SB_DFFR     D       current_state_ns_0_i[0]     7.232        -1.304
FSM_TEST_inst_slow.counter_idle[0]      top|CLK       SB_DFFR     D       counter_idle_0              7.232        -1.293
FSM_TEST_inst_slow.counter_idle[1]      top|CLK       SB_DFFR     D       counter_idle_1              7.232        -1.293
FSM_TEST_inst_slow.counter_idle[2]      top|CLK       SB_DFFR     D       counter_idle_2              7.232        -1.293
FSM_TEST_inst_slow.counter_idle[3]      top|CLK       SB_DFFR     D       counter_idle_3              7.232        -1.293
FSM_TEST_inst_slow.counter_idle[4]      top|CLK       SB_DFFR     D       counter_idle_4              7.232        -1.293
FSM_TEST_inst_slow.counter_stat[0]      top|CLK       SB_DFFR     D       counter_stat_0              7.232        -1.056
FSM_TEST_inst_slow.counter_stat[1]      top|CLK       SB_DFFR     D       counter_stat_1              7.232        -1.056
FSM_TEST_inst_slow.counter_stat[2]      top|CLK       SB_DFFR     D       counter_stat_2              7.232        -1.056
FSM_TEST_inst_slow.counter_stat[3]      top|CLK       SB_DFFR     D       counter_stat_3              7.232        -1.056
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.304

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_133_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.996       -         
N_135                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.535       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[2]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[2]                                Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.558     2.953       -         
N_133_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.324       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.986       -         
N_135                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.018       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.525       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_2                                Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[0]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_idle_RNO[0]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_0                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[0]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_2                                Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[3]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_idle_RNO[3]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_3                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[3]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.387
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.232

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.293

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[1] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_idle[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[1]               SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[1]                                  Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_idle_RNIE9OQ[4]       SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_2                                Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNIDGBK1[0]     SB_LUT4     O        Out     0.661     5.089       -         
counter_idlee_0                                  Net         -        -       1.371     -           5         
FSM_TEST_inst_slow.counter_idle_RNO[2]           SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_slow.counter_idle_RNO[2]           SB_LUT4     O        Out     0.558     7.018       -         
counter_idle_2                                   Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_idle[2]               SB_DFFR     D        In      -         8.525       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFFER        111 uses
SB_DFFES        98 uses
SB_DFFR         46 uses
SB_DFFS         2 uses
SB_GB           5 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         297 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   257 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 133

@S |Mapping Summary:
Total  LUTs: 297 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 297 = 297 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime
# Wed Apr 02 13:18:19 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
pr_PLL_test_Implmnt: newer file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 24 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: Unknown command /*ignoring the line 14 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin miso_input doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: Unknown command */ignoring the line 20 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	297
    Number of DFFs      	:	257
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	9
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	27
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.3 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_323", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	325
    Number of DFFs      	:	257
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	257
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	52
        CARRY Only       	:	4
        LUT with CARRY   	:	16
    LogicCells                  :	329/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 84.7 (sec)

Final Design Statistics
    Number of LUTs      	:	325
    Number of DFFs      	:	257
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	329/7680
    PLBs                        :	75/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 811.91 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 811.91 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 811.91 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 161.10 MHz | Target: 811.91 MHz
Clock: top|CLK | Frequency: 156.57 MHz | Target: 135.32 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 88.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 711
used logic cells: 329
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 711
used logic cells: 329
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 16
I1209: Started routing
I1223: Total Nets : 362 
I1212: Iteration  1 :    33 unrouted : 5 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 23 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 20 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 13:45:28 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@E: CS187 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":115:13:115:14|Expecting )
@E: CS187 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":201:0:201:8|Expecting endmodule
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 13:45:29 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 13:45:29 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 8 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 13:46:29 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":114:1:114:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":114:1:114:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":71:6:71:6|Input CLK on instance FSM_TEST_inst_fast is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":78:14:78:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":49:22:49:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":50:23:50:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":52:22:52:27|Removing wire DYNCNF, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:23:53:29|Removing wire STATCNF, as there is no assignment to it.
@W: CL168 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":83:25:83:36|Removing instance divisor_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":75:1:75:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":94:5:94:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":75:1:75:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":94:5:94:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:46:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:46:31 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:46:31 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 13:46:32 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 13:46:33 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":75:1:75:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":114:1:114:6|Removing sequential instance aux_SEL (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":114:1:114:6|Removing sequential instance flag_signal (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                      Clock                     Clock
Clock                                   Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALA_derived_clock     12.5 MHz      79.952        derived (from top|CLK)     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBALB_derived_clock     12.5 MHz      79.952        derived (from top|CLK)     Autoconstr_clkgroup_0     130  
top|CLK                                 2.1 MHz       479.906       inferred                   Autoconstr_clkgroup_0     127  
==============================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|Found inferred clock top|CLK which controls 127 sequential elements including FSM_TEST_inst_slow.current_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 13:46:34 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 13:46:34 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":191:5:191:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":169:5:169:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":191:5:191:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":169:5:169:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 305 /       257
   2		0h:00m:01s		    -1.56ns		 305 /       257
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|Replicating instance FSM_TEST_inst_slow.current_state[0] (in view: work.top(verilog)) with 118 loads 2 times to improve timing.
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|Replicating instance FSM_TEST_inst_slow.current_state[1] (in view: work.top(verilog)) with 119 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   3		0h:00m:01s		    -1.56ns		 319 /       261


   4		0h:00m:01s		    -1.56ns		 320 /       261
@N: FX1017 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB inserted on the net CLK_c.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_slow.MOSI_1_sqmuxa_i.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_fast.N_107_li_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALA_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 128 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 133 clock pin(s) of sequential element(s)
0 instances converted, 133 sequential instances remain driven by gated/generated clocks

======================================= Non-Gated/Non-Generated Clocks ========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                        
---------------------------------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf            SB_IO                  128        FSM_TEST_inst_slow.current_state_1_rep1
===============================================================================================================
============================================================================================================= Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                    Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       133        FSM_TEST_inst_slow.CLK_uC_7[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 7.47ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 7.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 13:46:38 2025
#


Top view:               top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                                        Requested     Estimated     Requested     Estimated                Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type                       Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock     133.9 MHz     116.2 MHz     7.466         8.608         -1.142     derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred                   Autoconstr_clkgroup_0
===========================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                              top|CLK                              |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALB_derived_clock  |  7.466       2.902   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top|CLK                              |  7.466       2.820   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  7.466       -1.142  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                        Arrival           
Instance                               Reference                               Type        Pin     Net                 Time        Slack 
                                       Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[2]     0.796       -1.142
FSM_TEST_inst_fast.counter_idle[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[3]     0.796       -1.069
FSM_TEST_inst_fast.counter_idle[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[0]     0.796       -1.049
FSM_TEST_inst_fast.counter_idle[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[4]     0.796       -1.038
FSM_TEST_inst_fast.counter_din[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[1]      0.796       -1.028
FSM_TEST_inst_fast.counter_din[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[2]      0.796       -1.018
FSM_TEST_inst_fast.counter_idle[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_idle[1]     0.796       -0.977
FSM_TEST_inst_fast.counter_din[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_din[3]      0.796       -0.976
FSM_TEST_inst_fast.counter_stat[3]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[3]     0.796       -0.976
FSM_TEST_inst_fast.counter_stat[4]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     Q       counter_stat[4]     0.796       -0.914
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                Required           
Instance                                Reference                               Type        Pin     Net                         Time         Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_0              7.311        -1.142
FSM_TEST_inst_fast.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       current_state_ns_0_i[0]     7.311        -1.049
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_0              7.311        -0.976
FSM_TEST_inst_fast.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_1              7.311        -0.976
FSM_TEST_inst_fast.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_2              7.311        -0.976
FSM_TEST_inst_fast.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_3              7.311        -0.976
FSM_TEST_inst_fast.counter_stat[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_4              7.311        -0.976
FSM_TEST_inst_fast.counter_stat[5]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_5              7.311        -0.976
FSM_TEST_inst_fast.counter_stat[6]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_stat_6              7.311        -0.089
FSM_TEST_inst_fast.counter_idle[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR     D       counter_idle_4              7.311        0.311 
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.142

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[2] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[2]           SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[2]                              Net         -        -       1.599     -           8         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     O        Out     0.661     3.056       -         
counter_idlelde_2                            Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     I1       In      -         4.427       -         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     O        Out     0.589     5.017       -         
counter_idlee_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     I2       In      -         6.388       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     O        Out     0.558     6.946       -         
counter_idle_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]           SB_DFFR     D        In      -         8.453       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.069

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[3] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[3]           SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[3]                              Net         -        -       1.599     -           8         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     O        Out     0.589     2.984       -         
counter_idlelde_2                            Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     I1       In      -         4.355       -         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     O        Out     0.589     4.944       -         
counter_idlee_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     I2       In      -         6.315       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     O        Out     0.558     6.873       -         
counter_idle_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]           SB_DFFR     D        In      -         8.380       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.360
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.049

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[0]            SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[0]                               Net         -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4     O        Out     0.661     3.056       -         
current_state_ns_0_a3_0_3[0]                  Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_1[0]     SB_LUT4     I3       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNO_1[0]     SB_LUT4     O        Out     0.465     4.893       -         
N_133                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     I1       In      -         6.263       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     O        Out     0.589     6.853       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFR     D        In      -         8.360       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.515 is 2.667(31.3%) logic and 5.848(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.038

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_idle[4] / Q
    Ending point:                            FSM_TEST_inst_fast.counter_idle[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_idle[4]           SB_DFFR     Q        Out     0.796     0.796       -         
counter_idle[4]                              Net         -        -       1.599     -           7         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     I2       In      -         2.395       -         
FSM_TEST_inst_fast.counter_idle_RNO_1[0]     SB_LUT4     O        Out     0.558     2.953       -         
counter_idlelde_2                            Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     I1       In      -         4.324       -         
FSM_TEST_inst_fast.counter_idle_RNO_0[0]     SB_LUT4     O        Out     0.589     4.913       -         
counter_idlee_0                              Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     I2       In      -         6.284       -         
FSM_TEST_inst_fast.counter_idle_RNO[0]       SB_LUT4     O        Out     0.558     6.842       -         
counter_idle_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.counter_idle[0]           SB_DFFR     D        In      -         8.349       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.339
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.028

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                Net         -        -       1.599     -           5         
FSM_TEST_inst_fast.current_state_RNO_4[0]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_4[0]     SB_LUT4     O        Out     0.569     2.963       -         
current_state_RNO_4[0]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4     I3       In      -         4.334       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4     O        Out     0.465     4.800       -         
N_132                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     I0       In      -         6.170       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4     O        Out     0.661     6.832       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFR     D        In      -         8.339       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.494 is 2.646(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival           
Instance                               Reference     Type        Pin     Net                 Time        Slack 
                                       Clock                                                                   
---------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]      top|CLK       SB_DFFR     Q       counter_din[0]      0.796       -1.317
FSM_TEST_inst_slow.counter_din[1]      top|CLK       SB_DFFR     Q       counter_din[1]      0.796       -1.245
FSM_TEST_inst_slow.counter_din[3]      top|CLK       SB_DFFR     Q       counter_din[3]      0.796       -1.224
FSM_TEST_inst_slow.counter_din[2]      top|CLK       SB_DFFR     Q       counter_din[2]      0.796       -1.214
FSM_TEST_inst_slow.counter_idle[1]     top|CLK       SB_DFFR     Q       counter_idle[1]     0.796       -1.214
FSM_TEST_inst_slow.counter_idle[2]     top|CLK       SB_DFFR     Q       counter_idle[2]     0.796       -1.142
FSM_TEST_inst_slow.counter_idle[3]     top|CLK       SB_DFFR     Q       counter_idle[3]     0.796       -1.111
FSM_TEST_inst_slow.counter_idle[4]     top|CLK       SB_DFFR     Q       counter_idle[4]     0.796       -1.018
FSM_TEST_inst_slow.counter_stat[3]     top|CLK       SB_DFFR     Q       counter_stat[3]     0.796       -0.976
FSM_TEST_inst_slow.counter_stat[4]     top|CLK       SB_DFFR     Q       counter_stat[4]     0.796       -0.914
===============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                           Required           
Instance                                     Reference     Type        Pin     Net                              Time         Slack 
                                             Clock                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]            top|CLK       SB_DFFR     D       N_109_0                          7.311        -1.317
FSM_TEST_inst_slow.current_state[0]          top|CLK       SB_DFFR     D       current_state_ns_0_i[0]          7.311        -1.224
FSM_TEST_inst_slow.current_state_0_rep1      top|CLK       SB_DFFR     D       current_state_ns_0_i_rep1[0]     7.311        -1.224
FSM_TEST_inst_slow.current_state_fast[0]     top|CLK       SB_DFFR     D       current_state_ns_0_i_fast[0]     7.311        -1.224
FSM_TEST_inst_slow.counter_idle[0]           top|CLK       SB_DFFR     D       counter_idle_0                   7.311        -1.214
FSM_TEST_inst_slow.counter_idle[1]           top|CLK       SB_DFFR     D       counter_idle_1                   7.311        -1.214
FSM_TEST_inst_slow.counter_idle[2]           top|CLK       SB_DFFR     D       counter_idle_2                   7.311        -1.214
FSM_TEST_inst_slow.counter_idle[3]           top|CLK       SB_DFFR     D       counter_idle_3                   7.311        -1.214
FSM_TEST_inst_slow.counter_idle[4]           top|CLK       SB_DFFR     D       counter_idle_4                   7.311        -1.214
FSM_TEST_inst_slow.counter_stat[0]           top|CLK       SB_DFFR     D       counter_stat_0                   7.311        -0.976
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_din[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_110_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.counter_din_RNO_0[3]       SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.counter_din_RNO_0[3]       SB_LUT4     O        Out     0.661     5.089       -         
N_112_0                                       Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_din_RNO[3]         SB_LUT4     I0       In      -         6.460       -         
FSM_TEST_inst_slow.counter_din_RNO[3]         SB_LUT4     O        Out     0.661     7.121       -         
N_109_0                                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_din[3]             SB_DFFR     D        In      -         8.628       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_slow.counter_din[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[1]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[1]                                Net         -        -       1.599     -           3         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     I1       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     O        Out     0.589     2.984       -         
N_110_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.counter_din_RNO_0[3]       SB_LUT4     I0       In      -         4.355       -         
FSM_TEST_inst_slow.counter_din_RNO_0[3]       SB_LUT4     O        Out     0.661     5.017       -         
N_112_0                                       Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.counter_din_RNO[3]         SB_LUT4     I0       In      -         6.388       -         
FSM_TEST_inst_slow.counter_din_RNO[3]         SB_LUT4     O        Out     0.661     7.049       -         
N_109_0                                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.counter_din[3]             SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.224

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state_0_rep1 / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]                    SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                       Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]            SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]            SB_LUT4     O        Out     0.569     2.963       -         
N_133_0                                              Net         -        -       1.371     -           4         
FSM_TEST_inst_slow.current_state_0_rep1_RNIPB751     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_0_rep1_RNIPB751     SB_LUT4     O        Out     0.661     4.996       -         
N_135                                                Net         -        -       1.371     -           3         
FSM_TEST_inst_slow.current_state_0_rep1_RNO          SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_0_rep1_RNO          SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i_rep1[0]                         Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state_0_rep1              SB_DFFR     D        In      -         8.535       -         
==================================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.224

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state_fast[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]                    SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                       Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]            SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]            SB_LUT4     O        Out     0.569     2.963       -         
N_133_0                                              Net         -        -       1.371     -           4         
FSM_TEST_inst_slow.current_state_0_rep1_RNIPB751     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_0_rep1_RNIPB751     SB_LUT4     O        Out     0.661     4.996       -         
N_135                                                Net         -        -       1.371     -           3         
FSM_TEST_inst_slow.current_state_fast_RNO[0]         SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_fast_RNO[0]         SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i_fast[0]                         Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state_fast[0]             SB_DFFR     D        In      -         8.535       -         
==================================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.224

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]                    SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                       Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]            SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]            SB_LUT4     O        Out     0.569     2.963       -         
N_133_0                                              Net         -        -       1.371     -           4         
FSM_TEST_inst_slow.current_state_0_rep1_RNIPB751     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_0_rep1_RNIPB751     SB_LUT4     O        Out     0.661     4.996       -         
N_135                                                Net         -        -       1.371     -           3         
FSM_TEST_inst_slow.current_state_RNO[0]              SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_RNO[0]              SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                              Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]                  SB_DFFR     D        In      -         8.535       -         
==================================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        20 uses
SB_DFFER        111 uses
SB_DFFES        98 uses
SB_DFFR         50 uses
SB_DFFS         2 uses
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         303 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   261 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 133

@S |Mapping Summary:
Total  LUTs: 303 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 303 = 303 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Wed Apr 02 13:46:38 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: Unknown command /*ignoring the line 14 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin miso_input doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: Unknown command */ignoring the line 20 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	303
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	26
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_328", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	330
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	261
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	53
        CARRY Only       	:	4
        LUT with CARRY   	:	16
    LogicCells                  :	334/7680
    PLBs                        :	47/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 48.5 (sec)

Final Design Statistics
    Number of LUTs      	:	330
    Number of DFFs      	:	261
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	334/7680
    PLBs                        :	74/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 803.21 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 803.21 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 803.21 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 179.39 MHz | Target: 803.21 MHz
Clock: top|CLK | Frequency: 151.70 MHz | Target: 133.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 51.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 744
used logic cells: 334
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 744
used logic cells: 334
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 10
I1209: Started routing
I1223: Total Nets : 363 
I1212: Iteration  1 :    98 unrouted : 2 seconds
I1212: Iteration  2 :    13 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 14 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 15:09:43 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":114:1:114:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":114:1:114:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":78:14:78:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":49:22:49:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":50:23:50:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":52:22:52:27|Removing wire DYNCNF, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:23:53:29|Removing wire STATCNF, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":75:1:75:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":94:5:94:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":75:1:75:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":94:5:94:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 15:09:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 15:09:46 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 15:09:46 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 15:09:47 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 15:09:49 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":75:1:75:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":114:1:114:6|Removing sequential instance aux_SEL (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":114:1:114:6|Removing sequential instance flag_signal (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
freq_div_4s|clk_out_derived_clock       6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALA_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBALB_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     6    
top|CLK                                 1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     127  
==========================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|Found inferred clock top|CLK which controls 127 sequential elements including FSM_TEST_inst_slow.current_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 15:09:50 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 15:09:51 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":191:5:191:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":169:5:169:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":191:5:191:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":169:5:169:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		 314 /       261
   2		0h:00m:00s		    -1.56ns		 314 /       261
   3		0h:00m:00s		    -1.56ns		 314 /       261
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|Replicating instance FSM_TEST_inst_slow.current_state[0] (in view: work.top(verilog)) with 116 loads 2 times to improve timing.
@N: FX271 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|Replicating instance FSM_TEST_inst_slow.current_state[1] (in view: work.top(verilog)) with 116 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   4		0h:00m:01s		    -1.56ns		 319 /       265


   5		0h:00m:01s		    -1.56ns		 320 /       265
@N: FX1017 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB inserted on the net CLK_c.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_132.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_slow.MOSI_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBALA_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 128 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 137 clock pin(s) of sequential element(s)
0 instances converted, 137 sequential instances remain driven by gated/generated clocks

======================================= Non-Gated/Non-Generated Clocks ========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                        
---------------------------------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf            SB_IO                  128        FSM_TEST_inst_slow.current_state_1_rep1
===============================================================================================================
============================================================================================================= Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                    Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       137        FSM_TEST_inst_slow.CLK_uC_7[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.86ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 8.86ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 15:09:55 2025
#


Top view:               top
Requested Frequency:    112.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.563

                                        Requested     Estimated     Requested     Estimated                Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type                       Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock     112.9 MHz     95.9 MHz      8.860         10.423        -1.563     derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 112.9 MHz     115.1 MHz     8.860         8.690         0.169      inferred                   Autoconstr_clkgroup_0
===========================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                              top|CLK                              |  8.860       0.169   |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK                              top_pll|PLLOUTGLOBALB_derived_clock  |  8.860       4.296   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top|CLK                              |  8.860       4.213   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  8.860       -1.564  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                          Arrival           
Instance                                Reference                               Type         Pin     Net                  Time        Slack 
                                        Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[1]       0.796       -1.563
FSM_TEST_inst_fast.counter_din[2]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[2]       0.796       -1.512
FSM_TEST_inst_fast.counter_din[3]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[3]       0.796       -1.470
FSM_TEST_inst_fast.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       -1.377
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       0.076 
FSM_TEST_inst_fast.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[2]      0.796       0.148 
FSM_TEST_inst_fast.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       0.180 
FSM_TEST_inst_fast.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       0.180 
FSM_TEST_inst_fast.counter_stat[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[4]      0.796       0.252 
FSM_TEST_inst_fast.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[0]       0.796       0.273 
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                 Required           
Instance                                Reference                               Type         Pin     Net                         Time         Slack 
                                        Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       current_state_ns_0_i[0]     8.705        -1.563
FSM_TEST_inst_fast.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_din_3[0]            8.705        2.109 
FSM_TEST_inst_fast.counter_din[2]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       N_101_0                     8.705        2.109 
FSM_TEST_inst_fast.counter_din[3]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       N_103_0                     8.705        2.109 
FSM_TEST_inst_fast.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state               8.705        2.109 
FSM_TEST_inst_fast.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]          8.705        2.202 
FSM_TEST_inst_fast.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]          8.705        2.202 
FSM_TEST_inst_fast.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]          8.705        2.202 
FSM_TEST_inst_fast.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]          8.705        2.202 
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[0]          8.705        2.202 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.268
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.564

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]             SB_DFFER     Q        Out     0.796     0.796       -         
counter_din[1]                                Net          -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.569     6.925       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.296       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.761       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.268      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.423 is 3.204(30.7%) logic and 7.219(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.512

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[2]             SB_DFFER     Q        Out     0.796     0.796       -         
counter_din[2]                                Net          -        -       1.599     -           4         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.324       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.517     4.841       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.212       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     6.873       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.244       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.709       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.216      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.175
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.471

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]             SB_DFFER     Q        Out     0.796     0.796       -         
counter_din[3]                                Net          -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.517     2.912       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.283       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.517     4.800       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.170       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     6.832       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.203       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.668       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.175      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.330 is 3.111(30.1%) logic and 7.219(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.378

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.current_state[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[1]           SB_DFFR      Q        Out     0.796     0.796       -         
current_state[1]                              Net          -        -       1.599     -           119       
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.424     2.819       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.190       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.517     4.707       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.077       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     6.739       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.110       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.575       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.082      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.237 is 3.018(29.5%) logic and 7.219(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_3[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_4[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4      I0       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     5.089       -         
N_133                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I0       In      -         6.460       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.121       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         8.628       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival          
Instance                               Reference     Type        Pin     Net                 Time        Slack
                                       Clock                                                                  
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]      top|CLK       SB_DFFR     Q       counter_din[3]      0.796       0.169
FSM_TEST_inst_slow.counter_din[2]      top|CLK       SB_DFFR     Q       counter_din[2]      0.796       0.180
FSM_TEST_inst_slow.counter_idle[1]     top|CLK       SB_DFFR     Q       counter_idle[1]     0.796       0.180
FSM_TEST_inst_slow.counter_din[1]      top|CLK       SB_DFFR     Q       counter_din[1]      0.796       0.221
FSM_TEST_inst_slow.counter_idle[2]     top|CLK       SB_DFFR     Q       counter_idle[2]     0.796       0.252
FSM_TEST_inst_slow.counter_idle[3]     top|CLK       SB_DFFR     Q       counter_idle[3]     0.796       0.283
FSM_TEST_inst_slow.counter_din[0]      top|CLK       SB_DFFR     Q       counter_din[0]      0.796       0.314
FSM_TEST_inst_slow.counter_idle[0]     top|CLK       SB_DFFR     Q       counter_idle[0]     0.796       0.345
FSM_TEST_inst_slow.counter_idle[4]     top|CLK       SB_DFFR     Q       counter_idle[4]     0.796       0.376
FSM_TEST_inst_slow.counter_stat[3]     top|CLK       SB_DFFR     Q       counter_stat[3]     0.796       0.417
==============================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                           Required          
Instance                                     Reference     Type        Pin     Net                              Time         Slack
                                             Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]          top|CLK       SB_DFFR     D       current_state_ns_0_i[0]          8.705        0.169
FSM_TEST_inst_slow.current_state_0_rep1      top|CLK       SB_DFFR     D       current_state_ns_0_i_rep1[0]     8.705        0.169
FSM_TEST_inst_slow.current_state_fast[0]     top|CLK       SB_DFFR     D       current_state_ns_0_i_fast[0]     8.705        0.169
FSM_TEST_inst_slow.counter_idle[0]           top|CLK       SB_DFFR     D       counter_idle_0                   8.705        0.180
FSM_TEST_inst_slow.counter_idle[1]           top|CLK       SB_DFFR     D       counter_idle_1                   8.705        0.180
FSM_TEST_inst_slow.counter_idle[2]           top|CLK       SB_DFFR     D       counter_idle_2                   8.705        0.180
FSM_TEST_inst_slow.counter_idle[3]           top|CLK       SB_DFFR     D       counter_idle_3                   8.705        0.180
FSM_TEST_inst_slow.counter_idle[4]           top|CLK       SB_DFFR     D       counter_idle_4                   8.705        0.180
FSM_TEST_inst_slow.counter_stat[0]           top|CLK       SB_DFFR     D       counter_stat_0                   8.705        0.417
FSM_TEST_inst_slow.counter_stat[1]           top|CLK       SB_DFFR     D       counter_stat_1                   8.705        0.417
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state_0_rep1 / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]                    SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                       Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]            SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]            SB_LUT4     O        Out     0.569     2.963       -         
N_133_0                                              Net         -        -       1.371     -           4         
FSM_TEST_inst_slow.current_state_0_rep1_RNIPB751     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_0_rep1_RNIPB751     SB_LUT4     O        Out     0.661     4.996       -         
N_135                                                Net         -        -       1.371     -           3         
FSM_TEST_inst_slow.current_state_0_rep1_RNO          SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_0_rep1_RNO          SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i_rep1[0]                         Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state_0_rep1              SB_DFFR     D        In      -         8.535       -         
==================================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFFER        131 uses
SB_DFFES        99 uses
SB_DFFR         34 uses
SB_DFFS         1 use
SB_GB           4 uses
SB_PLL40_2F_CORE  1 use
VCC             4 uses
SB_LUT4         298 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   265 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 137

@S |Mapping Summary:
Total  LUTs: 298 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 298 = 298 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Wed Apr 02 15:09:55 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 17 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: Unknown command /*ignoring the line 14 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin miso_input doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: Unknown command */ignoring the line 20 of file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	298
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_317", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	319
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	255
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	46
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	321/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 59.7 (sec)

Final Design Statistics
    Number of LUTs      	:	319
    Number of DFFs      	:	265
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	321/7680
    PLBs                        :	74/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 677.20 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 677.20 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 677.20 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 179.21 MHz | Target: 677.20 MHz
Clock: top|CLK | Frequency: 165.45 MHz | Target: 112.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 62.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 641
used logic cells: 321
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 641
used logic cells: 321
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 10
I1209: Started routing
I1223: Total Nets : 353 
I1212: Iteration  1 :   113 unrouted : 3 seconds
I1212: Iteration  2 :     9 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 16 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
15:12:58
