// Seed: 700370888
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output wor id_2,
    output supply0 id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7
);
  wire id_9;
  assign module_1.id_26 = 0;
endmodule
module module_1 (
    input wand id_0,
    inout tri1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output wire id_4,
    input wand id_5,
    input wire id_6,
    output tri0 id_7,
    output wand id_8,
    output tri0 id_9,
    output tri id_10,
    output wire id_11,
    input tri id_12,
    input tri0 id_13,
    inout uwire id_14,
    output tri0 id_15,
    input wire id_16,
    input uwire id_17,
    output tri0 id_18,
    input supply0 id_19,
    output uwire id_20,
    output wire id_21,
    input wor id_22,
    input supply1 id_23,
    input wor id_24,
    input tri1 id_25,
    input tri1 id_26,
    output supply0 id_27,
    input tri1 id_28
);
  assign id_11 = -1;
  assign id_18 = id_17;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_27,
      id_20,
      id_14,
      id_23,
      id_3,
      id_8
  );
  wire  [  1  :  -1 'b0 ]  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ;
endmodule
