--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml matrix_alu.twx matrix_alu.ncd -o matrix_alu.twr
matrix_alu.pcf -ucf constr.ucf

Design file:              matrix_alu.ncd
Physical constraint file: matrix_alu.pcf
Device,package,speed:     xc7vx330t,ffg1761,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_aclk = PERIOD TIMEGRP "aclk" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15056 paths analyzed, 2157 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.802ns.
--------------------------------------------------------------------------------

Paths for end point mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1 (DSP48_X4Y111.PCIN0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT (DSP)
  Destination:          mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1 (DSP)
  Requirement:          4.900ns
  Data Path Delay:      4.751ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.189 - 0.205)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 4.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT to mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y110.PCOUT0  Tdspcko_PCOUT_AREG_MULT  3.564   mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT
                                                       mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT
    DSP48_X4Y111.PCIN0   net (fanout=1)        0.000   mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT_PCOUT_to_Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1_PCIN_0
    DSP48_X4Y111.CLK     Tdspdck_PCIN_PREG     1.187   mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1
                                                       mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (4.751ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1 (DSP48_X4Y111.PCIN1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT (DSP)
  Destination:          mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1 (DSP)
  Requirement:          4.900ns
  Data Path Delay:      4.751ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.189 - 0.205)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 4.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT to mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y110.PCOUT1  Tdspcko_PCOUT_AREG_MULT  3.564   mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT
                                                       mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT
    DSP48_X4Y111.PCIN1   net (fanout=1)        0.000   mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT_PCOUT_to_Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1_PCIN_1
    DSP48_X4Y111.CLK     Tdspdck_PCIN_PREG     1.187   mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1
                                                       mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (4.751ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1 (DSP48_X4Y111.PCIN10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT (DSP)
  Destination:          mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1 (DSP)
  Requirement:          4.900ns
  Data Path Delay:      4.751ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.189 - 0.205)
  Source Clock:         aclk_BUFGP rising at 0.000ns
  Destination Clock:    aclk_BUFGP rising at 4.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT to mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y110.PCOUT10 Tdspcko_PCOUT_AREG_MULT  3.564   mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT
                                                       mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT
    DSP48_X4Y111.PCIN10  net (fanout=1)        0.000   mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT_PCOUT_to_Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1_PCIN_10
    DSP48_X4Y111.CLK     Tdspdck_PCIN_PREG     1.187   mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1
                                                       mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (4.751ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_aclk = PERIOD TIMEGRP "aclk" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mult_core/exponent_5 (SLICE_X57Y278.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_core/sum_exponent_4 (FF)
  Destination:          mult_core/exponent_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.195ns (0.647 - 0.452)
  Source Clock:         aclk_BUFGP rising at 4.900ns
  Destination Clock:    aclk_BUFGP rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_core/sum_exponent_4 to mult_core/exponent_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y277.AQ     Tcko                  0.100   mult_core/sum_exponent<7>
                                                       mult_core/sum_exponent_4
    SLICE_X57Y278.C6     net (fanout=4)        0.179   mult_core/sum_exponent<4>
    SLICE_X57Y278.CLK    Tah         (-Th)     0.033   mult_core/exponent<1>
                                                       mult_core/sum_exponent[8]_GND_5_o_add_11_OUT<5>1
                                                       mult_core/exponent_5
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.067ns logic, 0.179ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point mult_core/exponent_1 (SLICE_X57Y278.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_core/sum_exponent_0 (FF)
  Destination:          mult_core/exponent_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.196ns (0.647 - 0.451)
  Source Clock:         aclk_BUFGP rising at 4.900ns
  Destination Clock:    aclk_BUFGP rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_core/sum_exponent_0 to mult_core/exponent_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y276.AQ     Tcko                  0.100   mult_core/sum_exponent<3>
                                                       mult_core/sum_exponent_0
    SLICE_X57Y278.D5     net (fanout=7)        0.224   mult_core/sum_exponent<0>
    SLICE_X57Y278.CLK    Tah         (-Th)     0.039   mult_core/exponent<1>
                                                       mult_core/sum_exponent[8]_GND_5_o_add_11_OUT<1>2
                                                       mult_core/exponent_1
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.061ns logic, 0.224ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point mult_core/exponent_4 (SLICE_X56Y278.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_core/sum_exponent_1 (FF)
  Destination:          mult_core/exponent_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.196ns (0.647 - 0.451)
  Source Clock:         aclk_BUFGP rising at 4.900ns
  Destination Clock:    aclk_BUFGP rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_core/sum_exponent_1 to mult_core/exponent_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y276.BQ     Tcko                  0.100   mult_core/sum_exponent<3>
                                                       mult_core/sum_exponent_1
    SLICE_X56Y278.D6     net (fanout=6)        0.243   mult_core/sum_exponent<1>
    SLICE_X56Y278.CLK    Tah         (-Th)     0.033   mult_core/exponent<4>
                                                       mult_core/sum_exponent[8]_GND_5_o_add_11_OUT<4>1
                                                       mult_core/exponent_4
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.067ns logic, 0.243ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_aclk = PERIOD TIMEGRP "aclk" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.776ns (period - min period limit)
  Period: 4.900ns
  Min period limit: 3.124ns (320.102MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1/CLK
  Logical resource: mult_core/Mmult_operand_a[23]_operand_b[23]_MuLt_7_OUT1/CLK
  Location pin: DSP48_X4Y111.CLK
  Clock network: aclk_BUFGP
--------------------------------------------------------------------------------
Slack: 3.300ns (period - min period limit)
  Period: 4.900ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: aclk_BUFGP/BUFG/I0
  Logical resource: aclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: aclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: add_core/Mmux_add_sum[18]_subtraction_diff[18]_MUX_375_o12/CLK
  Logical resource: add_core/significand_sub_24/CK
  Location pin: SLICE_X44Y259.CLK
  Clock network: aclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    4.802|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15056 paths, 0 nets, and 2743 connections

Design statistics:
   Minimum period:   4.802ns{1}   (Maximum frequency: 208.247MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 05 16:04:29 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5363 MB



