=====
SETUP
5.748
9.546
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_0_s0
9.546
=====
SETUP
6.217
9.078
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_1_s0
9.078
=====
SETUP
6.217
9.078
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_2_s0
9.078
=====
SETUP
6.217
9.078
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_3_s0
9.078
=====
SETUP
6.217
9.078
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_4_s0
9.078
=====
SETUP
6.217
9.078
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_5_s0
9.078
=====
SETUP
6.241
9.054
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_6_s0
9.054
=====
SETUP
6.241
9.054
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_7_s0
9.054
=====
SETUP
6.241
9.054
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_8_s0
9.054
=====
SETUP
6.241
9.054
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_9_s0
9.054
=====
SETUP
6.241
9.054
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_10_s0
9.054
=====
SETUP
6.241
9.054
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_11_s0
9.054
=====
SETUP
6.388
8.906
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_23_s0
8.906
=====
SETUP
6.388
8.906
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_18_s0
8.906
=====
SETUP
6.388
8.906
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_19_s0
8.906
=====
SETUP
6.388
8.906
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_20_s0
8.906
=====
SETUP
6.388
8.906
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_21_s0
8.906
=====
SETUP
6.388
8.906
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_22_s0
8.906
=====
SETUP
6.424
8.870
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_12_s0
8.870
=====
SETUP
6.424
8.870
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_13_s0
8.870
=====
SETUP
6.424
8.870
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_14_s0
8.870
=====
SETUP
6.424
8.870
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_15_s0
8.870
=====
SETUP
6.424
8.870
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_16_s0
8.870
=====
SETUP
6.424
8.870
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n32_s2
7.660
8.209
n32_s1
8.382
8.709
count_value_reg_17_s0
8.870
=====
SETUP
6.800
8.495
15.294
Clock_ibuf
0.000
2.088
count_value_reg_0_s0
5.329
5.561
n130_s5
6.872
7.243
n130_s1
7.660
8.122
n130_s0
8.124
8.495
IO_voltage_reg_s0
8.495
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
IO_voltage_reg2_s0
3.583
3.785
n132_s0
3.787
4.019
IO_voltage_reg2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_0_s0
3.583
3.785
n79_s2
3.787
4.019
count_value_reg2_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_2_s0
3.583
3.785
n77_s
3.787
4.019
count_value_reg2_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_6_s0
3.583
3.785
n73_s
3.787
4.019
count_value_reg2_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_8_s0
3.583
3.785
n71_s
3.787
4.019
count_value_reg2_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_12_s0
3.583
3.785
n67_s
3.787
4.019
count_value_reg2_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_14_s0
3.583
3.785
n65_s
3.787
4.019
count_value_reg2_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_18_s0
3.583
3.785
n61_s
3.787
4.019
count_value_reg2_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_20_s0
3.583
3.785
n59_s
3.787
4.019
count_value_reg2_20_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_0_s0
3.583
3.785
n30_s2
3.787
4.019
count_value_reg_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_2_s0
3.583
3.785
n28_s
3.787
4.019
count_value_reg_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_6_s0
3.583
3.785
n24_s
3.787
4.019
count_value_reg_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_12_s0
3.583
3.785
n18_s
3.787
4.019
count_value_reg_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_18_s0
3.583
3.785
n12_s
3.787
4.019
count_value_reg_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
Clock_ibuf
0.000
1.392
count_value_reg_20_s0
3.583
3.785
n10_s
3.787
4.019
count_value_reg_20_s0
4.019
=====
HOLD
0.427
4.021
3.594
Clock_ibuf
0.000
1.392
count_value_reg_8_s0
3.583
3.785
n22_s
3.789
4.021
count_value_reg_8_s0
4.021
=====
HOLD
0.428
4.022
3.594
Clock_ibuf
0.000
1.392
count_value_reg_14_s0
3.583
3.785
n16_s
3.790
4.022
count_value_reg_14_s0
4.022
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_4_s0
3.583
3.784
n75_s
3.904
4.136
count_value_reg2_4_s0
4.136
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg2_15_s0
3.583
3.784
n64_s
3.904
4.136
count_value_reg2_15_s0
4.136
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg_3_s0
3.583
3.784
n27_s
3.904
4.136
count_value_reg_3_s0
4.136
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg_4_s0
3.583
3.784
n26_s
3.904
4.136
count_value_reg_4_s0
4.136
=====
HOLD
0.542
4.136
3.594
Clock_ibuf
0.000
1.392
count_value_reg_16_s0
3.583
3.784
n14_s
3.904
4.136
count_value_reg_16_s0
4.136
=====
HOLD
0.546
4.139
3.594
Clock_ibuf
0.000
1.392
count_value_reg_9_s0
3.583
3.784
n21_s
3.907
4.139
count_value_reg_9_s0
4.139
=====
HOLD
0.546
4.139
3.594
Clock_ibuf
0.000
1.392
count_value_reg_15_s0
3.583
3.784
n15_s
3.907
4.139
count_value_reg_15_s0
4.139
=====
HOLD
0.546
4.140
3.594
Clock_ibuf
0.000
1.392
count_value_reg_23_s0
3.583
3.784
n7_s
3.908
4.140
count_value_reg_23_s0
4.140
