Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri May 15 14:25:46 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 16384 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.876    -3080.923                   2269                14201        0.040        0.000                      0                14201        3.000        0.000                       0                  2539  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -38.876    -3056.780                   2237                13720        0.045        0.000                      0                13720        3.750        0.000                       0                  2372  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.112        0.000                      0                  321        0.040        0.000                      0                  321        4.500        0.000                       0                   163  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -0.916      -24.143                     32                  481        0.058        0.000                      0                  481  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2237  Failing Endpoints,  Worst Slack      -38.876ns,  Total Violation    -3056.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.876ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.178ns  (logic 15.803ns (34.222%)  route 30.375ns (65.778%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        2.293     3.587    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.003    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.281    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.405 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.540     4.945    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.069 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.372    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.496 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.657    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.781 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.432     6.214    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.489    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.903    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.027 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.181    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.305 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.593    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.717 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.002    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.126 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.417    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.394     8.935    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.059 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.359    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.483 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.644    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.768 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.407    10.175    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.299 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.602    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.726 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.304    11.031    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.155 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    11.497    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.621 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    11.885    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.009 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.158    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.282 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.575    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.699 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.853    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.977 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.399    13.376    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.500 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.803    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.089    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.213 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.508    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.632 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.426    15.057    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.181 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.333    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.457 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.348    15.804    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.928 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    16.086    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.210 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.503    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.627 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.776    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.900 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.197    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.321 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.862    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.986 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.141    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.265 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    18.571    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.695 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.008    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.132 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    19.434    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.558 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.720    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.298    20.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    20.551    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.675 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.823    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.947 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    21.260    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.545    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.669 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    21.977    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.101 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.426    22.528    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.803    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.927 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.081    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.205 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    23.556    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.680 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.300    23.979    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.103 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.403    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.527 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.820    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.944 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.095    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.219 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.373    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.497 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.921 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    26.082    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.206 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    26.502    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.626 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.263    26.889    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.013 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.164    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.288 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    27.594    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    27.718 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    27.918    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.444 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.093    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.619 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.836    30.455    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.981 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.706    31.687    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.213 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.665    32.878    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.404 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.845    34.249    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.775 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.697    35.472    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X48Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.998 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.826    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.350 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.838    38.187    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.713 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    39.365    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.891 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.707    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.233 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.015    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.541 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.476    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.002 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.649    45.652    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.178 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    46.178    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X43Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.154     2.489    
                         time borrowed                4.813     7.302    
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                         -46.178    
  -------------------------------------------------------------------
                         slack                                -38.876    

Slack (VIOLATED) :        -38.646ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.192ns  (logic 15.817ns (34.242%)  route 30.375ns (65.758%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        2.293     3.587    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.003    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.281    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.405 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.540     4.945    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.069 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.372    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.496 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.657    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.781 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.432     6.214    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.489    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.903    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.027 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.181    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.305 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.593    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.717 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.002    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.126 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.417    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.394     8.935    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.059 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.359    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.483 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.644    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.768 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.407    10.175    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.299 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.602    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.726 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.304    11.031    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.155 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    11.497    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.621 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    11.885    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.009 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.158    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.282 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.575    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.699 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.853    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.977 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.399    13.376    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.500 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.803    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.089    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.213 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.508    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.632 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.426    15.057    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.181 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.333    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.457 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.348    15.804    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.928 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    16.086    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.210 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.503    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.627 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.776    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.900 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.197    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.321 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.862    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.986 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.141    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.265 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    18.571    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.695 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.008    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.132 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    19.434    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.558 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.720    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.298    20.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    20.551    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.675 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.823    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.947 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    21.260    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.545    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.669 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    21.977    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.101 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.426    22.528    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.803    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.927 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.081    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.205 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    23.556    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.680 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.300    23.979    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.103 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.403    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.527 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.820    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.944 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.095    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.219 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.373    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.497 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.921 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    26.082    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.206 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    26.502    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.626 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.263    26.889    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.013 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.164    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.288 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    27.594    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    27.718 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    27.918    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.444 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.093    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.619 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.836    30.455    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.981 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.706    31.687    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.213 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.665    32.878    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.404 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.845    34.249    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.775 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.697    35.472    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X48Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.998 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.826    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.350 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.838    38.187    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.713 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    39.365    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.891 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.707    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.233 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.015    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.541 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.476    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.002 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.649    45.652    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    46.192 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    46.192    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X43Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.154     2.489    
                         time borrowed                5.057     7.546    
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                         -46.192    
  -------------------------------------------------------------------
                         slack                                -38.646    

Slack (VIOLATED) :        -38.571ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.117ns  (logic 15.742ns (34.135%)  route 30.375ns (65.865%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        2.293     3.587    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.003    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.281    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.405 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.540     4.945    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.069 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.372    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.496 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.657    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.781 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.432     6.214    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.489    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.903    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.027 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.181    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.305 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.593    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.717 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.002    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.126 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.417    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.394     8.935    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.059 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.359    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.483 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.644    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.768 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.407    10.175    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.299 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.602    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.726 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.304    11.031    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.155 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    11.497    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.621 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    11.885    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.009 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.158    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.282 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.575    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.699 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.853    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.977 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.399    13.376    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.500 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.803    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.089    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.213 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.508    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.632 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.426    15.057    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.181 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.333    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.457 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.348    15.804    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.928 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    16.086    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.210 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.503    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.627 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.776    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.900 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.197    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.321 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.862    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.986 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.141    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.265 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    18.571    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.695 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.008    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.132 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    19.434    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.558 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.720    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.298    20.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    20.551    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.675 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.823    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.947 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    21.260    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.545    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.669 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    21.977    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.101 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.426    22.528    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.803    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.927 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.081    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.205 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    23.556    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.680 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.300    23.979    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.103 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.403    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.527 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.820    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.944 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.095    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.219 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.373    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.497 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.921 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    26.082    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.206 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    26.502    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.626 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.263    26.889    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.013 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.164    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.288 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    27.594    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    27.718 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    27.918    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.444 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.093    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.619 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.836    30.455    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.981 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.706    31.687    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.213 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.665    32.878    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.404 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.845    34.249    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.775 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.697    35.472    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X48Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.998 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.826    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.350 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.838    38.187    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.713 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    39.365    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.891 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.707    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.233 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.015    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.541 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.476    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.002 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.649    45.652    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    46.117 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    46.117    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X43Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.154     2.489    
                         time borrowed                5.057     7.546    
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                         -46.117    
  -------------------------------------------------------------------
                         slack                                -38.571    

Slack (VIOLATED) :        -38.485ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.031ns  (logic 15.656ns (34.012%)  route 30.375ns (65.988%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        2.293     3.587    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.003    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.281    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.405 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.540     4.945    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.069 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.372    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.496 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.657    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.781 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.432     6.214    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.489    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.903    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.027 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.181    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.305 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.593    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.717 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.002    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.126 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.417    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.394     8.935    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.059 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.359    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.483 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.644    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.768 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.407    10.175    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.299 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.602    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.726 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.304    11.031    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.155 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    11.497    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.621 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    11.885    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.009 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.158    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.282 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.575    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.699 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.853    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.977 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.399    13.376    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.500 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.803    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.089    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.213 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.508    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.632 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.426    15.057    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.181 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.333    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.457 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.348    15.804    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.928 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    16.086    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.210 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.503    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.627 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.776    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.900 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.197    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.321 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.862    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.986 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.141    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.265 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    18.571    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.695 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.008    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.132 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    19.434    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.558 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.720    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.298    20.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    20.551    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.675 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.823    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.947 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    21.260    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.545    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.669 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    21.977    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.101 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.426    22.528    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.803    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.927 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.081    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.205 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    23.556    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.680 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.300    23.979    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.103 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.403    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.527 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.820    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.944 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.095    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.219 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.373    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.497 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.921 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    26.082    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.206 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    26.502    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.626 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.263    26.889    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.013 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.164    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.288 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    27.594    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    27.718 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    27.918    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.444 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.093    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.619 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.836    30.455    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.981 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.706    31.687    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.213 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.665    32.878    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.404 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.845    34.249    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.775 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.697    35.472    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X48Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.998 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.826    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.350 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.838    38.187    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.713 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    39.365    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.891 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.707    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.233 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.015    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.541 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.476    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.002 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.649    45.652    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    46.031 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    46.031    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X43Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X43Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.154     2.489    
                         time borrowed                5.057     7.546    
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                         -46.031    
  -------------------------------------------------------------------
                         slack                                -38.485    

Slack (VIOLATED) :        -37.472ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.016ns  (logic 15.291ns (33.968%)  route 29.725ns (66.032%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        2.293     3.587    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.003    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.281    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.405 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.540     4.945    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.069 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.372    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.496 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.657    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.781 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.432     6.214    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.489    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.903    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.027 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.181    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.305 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.593    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.717 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.002    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.126 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.417    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.394     8.935    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.059 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.359    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.483 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.644    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.768 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.407    10.175    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.299 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.602    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.726 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.304    11.031    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.155 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    11.497    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.621 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    11.885    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.009 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.158    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.282 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.575    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.699 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.853    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.977 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.399    13.376    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.500 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.803    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.089    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.213 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.508    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.632 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.426    15.057    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.181 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.333    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.457 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.348    15.804    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.928 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    16.086    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.210 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.503    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.627 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.776    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.900 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.197    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.321 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.862    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.986 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.141    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.265 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    18.571    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.695 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.008    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.132 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    19.434    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.558 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.720    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.298    20.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    20.551    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.675 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.823    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.947 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    21.260    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.545    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.669 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    21.977    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.101 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.426    22.528    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.803    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.927 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.081    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.205 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    23.556    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.680 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.300    23.979    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.103 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.403    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.527 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.820    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.944 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.095    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.219 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.373    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.497 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.921 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    26.082    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.206 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    26.502    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.626 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.263    26.889    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.013 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.164    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.288 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    27.594    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    27.718 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    27.918    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.444 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.093    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.619 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.836    30.455    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.981 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.706    31.687    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.213 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.665    32.878    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.404 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.845    34.249    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.775 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.697    35.472    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X48Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.998 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.826    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.350 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.838    38.187    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.713 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    39.365    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.891 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.707    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.233 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.015    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.541 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.476    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y73         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    45.016 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    45.016    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X44Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X44Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.057     7.545    
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -45.016    
  -------------------------------------------------------------------
                         slack                                -37.472    

Slack (VIOLATED) :        -37.397ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.941ns  (logic 15.216ns (33.858%)  route 29.725ns (66.142%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        2.293     3.587    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.003    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.281    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.405 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.540     4.945    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.069 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.372    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.496 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.657    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.781 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.432     6.214    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.489    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.903    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.027 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.181    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.305 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.593    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.717 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.002    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.126 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.417    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.394     8.935    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.059 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.359    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.483 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.644    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.768 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.407    10.175    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.299 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.602    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.726 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.304    11.031    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.155 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    11.497    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.621 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    11.885    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.009 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.158    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.282 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.575    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.699 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.853    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.977 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.399    13.376    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.500 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.803    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.089    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.213 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.508    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.632 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.426    15.057    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.181 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.333    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.457 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.348    15.804    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.928 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    16.086    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.210 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.503    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.627 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.776    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.900 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.197    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.321 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.862    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.986 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.141    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.265 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    18.571    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.695 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.008    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.132 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    19.434    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.558 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.720    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.298    20.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    20.551    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.675 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.823    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.947 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    21.260    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.545    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.669 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    21.977    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.101 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.426    22.528    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.803    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.927 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.081    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.205 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    23.556    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.680 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.300    23.979    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.103 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.403    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.527 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.820    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.944 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.095    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.219 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.373    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.497 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.921 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    26.082    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.206 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    26.502    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.626 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.263    26.889    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.013 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.164    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.288 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    27.594    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    27.718 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    27.918    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.444 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.093    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.619 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.836    30.455    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.981 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.706    31.687    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.213 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.665    32.878    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.404 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.845    34.249    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.775 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.697    35.472    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X48Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.998 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.826    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.350 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.838    38.187    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.713 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    39.365    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.891 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.707    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.233 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.015    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.541 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.476    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y73         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.941 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.941    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X44Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X44Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.057     7.545    
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -44.941    
  -------------------------------------------------------------------
                         slack                                -37.397    

Slack (VIOLATED) :        -37.366ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.002ns  (logic 15.277ns (33.947%)  route 29.725ns (66.053%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        2.293     3.587    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.003    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.281    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.405 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.540     4.945    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.069 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.372    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.496 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.657    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.781 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.432     6.214    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.489    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.903    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.027 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.181    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.305 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.593    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.717 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.002    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.126 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.417    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.394     8.935    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.059 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.359    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.483 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.644    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.768 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.407    10.175    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.299 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.602    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.726 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.304    11.031    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.155 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    11.497    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.621 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    11.885    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.009 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.158    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.282 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.575    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.699 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.853    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.977 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.399    13.376    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.500 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.803    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.089    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.213 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.508    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.632 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.426    15.057    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.181 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.333    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.457 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.348    15.804    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.928 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    16.086    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.210 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.503    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.627 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.776    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.900 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.197    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.321 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.862    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.986 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.141    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.265 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    18.571    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.695 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.008    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.132 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    19.434    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.558 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.720    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.298    20.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    20.551    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.675 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.823    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.947 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    21.260    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.545    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.669 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    21.977    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.101 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.426    22.528    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.803    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.927 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.081    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.205 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    23.556    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.680 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.300    23.979    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.103 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.403    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.527 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.820    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.944 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.095    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.219 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.373    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.497 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.921 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    26.082    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.206 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    26.502    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.626 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.263    26.889    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.013 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.164    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.288 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    27.594    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    27.718 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    27.918    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.444 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.093    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.619 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.836    30.455    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.981 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.706    31.687    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.213 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.665    32.878    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.404 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.845    34.249    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.775 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.697    35.472    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X48Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.998 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.826    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.350 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.838    38.187    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.713 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    39.365    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.891 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.707    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.233 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.015    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.541 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.476    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    45.002 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    45.002    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X44Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X44Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.149     7.637    
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                         -45.002    
  -------------------------------------------------------------------
                         slack                                -37.366    

Slack (VIOLATED) :        -37.311ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.855ns  (logic 15.130ns (33.731%)  route 29.725ns (66.269%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        2.293     3.587    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.003    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.281    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.405 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.540     4.945    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.069 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.372    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.496 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.657    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.781 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.432     6.214    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.489    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.903    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.027 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.181    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.305 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.593    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.717 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.002    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.126 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.417    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.394     8.935    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.059 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.359    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.483 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.644    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.768 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.407    10.175    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.299 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.602    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.726 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.304    11.031    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.155 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    11.497    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.621 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    11.885    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.009 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.158    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.282 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.575    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.699 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.853    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.977 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.399    13.376    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.500 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.803    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.089    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.213 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.508    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.632 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.426    15.057    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.181 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.333    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.457 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.348    15.804    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.928 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    16.086    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.210 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.503    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.627 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.776    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.900 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.197    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.321 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.862    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.986 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.141    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.265 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    18.571    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.695 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.008    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.132 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    19.434    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.558 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.720    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.298    20.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    20.551    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.675 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.823    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.947 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    21.260    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.545    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.669 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    21.977    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.101 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.426    22.528    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.803    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.927 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.081    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.205 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    23.556    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.680 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.300    23.979    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.103 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.403    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.527 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.820    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.944 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.095    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.219 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.373    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.497 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.921 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    26.082    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.206 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    26.502    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.626 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.263    26.889    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.013 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.164    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.288 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    27.594    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    27.718 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    27.918    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.444 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.093    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.619 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.836    30.455    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.981 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.706    31.687    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.213 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.665    32.878    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.404 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.845    34.249    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.775 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.697    35.472    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X48Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.998 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.826    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.350 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.838    38.187    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.713 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    39.365    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.891 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.707    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.233 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.015    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.541 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.935    44.476    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X44Y73         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.855 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.855    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X44Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X44Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.057     7.545    
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -44.855    
  -------------------------------------------------------------------
                         slack                                -37.311    

Slack (VIOLATED) :        -36.010ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.555ns  (logic 14.765ns (33.900%)  route 28.790ns (66.100%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        2.293     3.587    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.003    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.281    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.405 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.540     4.945    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.069 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.372    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.496 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.657    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.781 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.432     6.214    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.489    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.903    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.027 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.181    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.305 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.593    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.717 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.002    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.126 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.417    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.394     8.935    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.059 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.359    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.483 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.644    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.768 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.407    10.175    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.299 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.602    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.726 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.304    11.031    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.155 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    11.497    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.621 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    11.885    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.009 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.158    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.282 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.575    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.699 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.853    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.977 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.399    13.376    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.500 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.803    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.089    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.213 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.508    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.632 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.426    15.057    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.181 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.333    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.457 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.348    15.804    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.928 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    16.086    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.210 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.503    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.627 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.776    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.900 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.197    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.321 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.862    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.986 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.141    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.265 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    18.571    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.695 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.008    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.132 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    19.434    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.558 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.720    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.298    20.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    20.551    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.675 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.823    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.947 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    21.260    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.545    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.669 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    21.977    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.101 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.426    22.528    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.803    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.927 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.081    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.205 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    23.556    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.680 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.300    23.979    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.103 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.403    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.527 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.820    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.944 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.095    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.219 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.373    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.497 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.921 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    26.082    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.206 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    26.502    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.626 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.263    26.889    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.013 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.164    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.288 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    27.594    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    27.718 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    27.918    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.444 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.093    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.619 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.836    30.455    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.981 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.706    31.687    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.213 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.665    32.878    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.404 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.845    34.249    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.775 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.697    35.472    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X48Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.998 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.826    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.350 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.838    38.187    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.713 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    39.365    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.891 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.707    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.233 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.015    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.555 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.555    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X45Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.057     7.545    
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -43.555    
  -------------------------------------------------------------------
                         slack                                -36.010    

Slack (VIOLATED) :        -35.935ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.480ns  (logic 14.690ns (33.786%)  route 28.790ns (66.214%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        2.293     3.587    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.711 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.292     4.003    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.154     4.281    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X51Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.405 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.540     4.945    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X53Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.069 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.372    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.496 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     5.657    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.781 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.432     6.214    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.338 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     6.489    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.613 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.290     6.903    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.027 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.181    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.305 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.287     7.593    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124     7.717 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     8.002    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.126 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.291     8.417    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.541 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.394     8.935    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.059 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.299     9.359    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.483 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.644    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124     9.768 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.407    10.175    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    10.299 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    10.602    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    10.726 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.304    11.031    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    11.155 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.343    11.497    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    11.621 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.264    11.885    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.009 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    12.158    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.282 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.292    12.575    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.699 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    12.853    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X51Y82         LUT1 (Prop_lut1_I0_O)        0.124    12.977 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.399    13.376    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y83         LUT1 (Prop_lut1_I0_O)        0.124    13.500 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    13.803    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    13.927 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.089    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X50Y82         LUT1 (Prop_lut1_I0_O)        0.124    14.213 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    14.508    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.632 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.426    15.057    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.181 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.333    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X49Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.457 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.348    15.804    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.928 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    16.086    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.210 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.292    16.503    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.627 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.776    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X49Y80         LUT1 (Prop_lut1_I0_O)        0.124    16.900 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.298    17.197    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.321 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.475    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.599 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.263    17.862    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    17.986 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    18.141    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    18.265 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    18.571    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    18.695 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    19.008    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    19.132 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.302    19.434    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.558 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    19.720    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124    19.844 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.298    20.143    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X51Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.267 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284    20.551    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.675 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.149    20.823    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.124    20.947 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    21.260    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.384 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.161    21.545    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124    21.669 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.308    21.977    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    22.101 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.426    22.528    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.652 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    22.803    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    22.927 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.154    23.081    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X49Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.205 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    23.556    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    23.680 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.300    23.979    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    24.103 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    24.403    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X48Y79         LUT1 (Prop_lut1_I0_O)        0.124    24.527 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.293    24.820    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.944 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.095    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.219 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.154    25.373    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.124    25.497 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    25.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    25.921 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.161    26.082    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X48Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.206 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.296    26.502    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    26.626 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.263    26.889    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.013 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    27.164    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.124    27.288 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.306    27.594    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X48Y76         LUT1 (Prop_lut1_I0_O)        0.124    27.718 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    27.918    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X49Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.444 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.649    29.093    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X47Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.619 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.836    30.455    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.981 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.706    31.687    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.213 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.665    32.878    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X47Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.404 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.845    34.249    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X47Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.775 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.697    35.472    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X48Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.998 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.826    36.824    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X49Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.350 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.838    38.187    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.713 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.652    39.365    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X47Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.891 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.638    40.529    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.055 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.652    41.707    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X44Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.233 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.782    43.015    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y73         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.480 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.480    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X45Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.463     2.642    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y73         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.642    
                         clock uncertainty           -0.154     2.488    
                         time borrowed                5.057     7.545    
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                         -43.480    
  -------------------------------------------------------------------
                         slack                                -35.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.836%)  route 0.196ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.196     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.959%)  route 0.203ns (59.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.203     1.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.086%)  route 0.176ns (57.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.176     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.106%)  route 0.176ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.176     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.215    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.174     1.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y96         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y96         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.830%)  route 0.203ns (52.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.203     1.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/si_rs_bvalid
    SLICE_X28Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.381 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_i_1/O
                         net (fo=1, routed)           0.000     1.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.052%)  route 0.120ns (45.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.120     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y96         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y96         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.550     0.886    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.082    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X53Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.818     1.184    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X53Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.886    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.075     0.961    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.549     0.885    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.081    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X51Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.816     1.182    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y87         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.885    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.075     0.960    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.117     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y96         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y96         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.047    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y89    design_1_i/rst_ps7_0_100M/U0/FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y88    design_1_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X52Y89    design_1_i/rst_ps7_0_100M/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y89    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y89    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y89    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y89    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y89    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y89    design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71    design_1_i/top_0/inst/ram1/ram_reg_3584_3839_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    design_1_i/top_0/inst/ram1/ram_reg_2304_2559_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    design_1_i/top_0/inst/ram1/ram_reg_2304_2559_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    design_1_i/top_0/inst/ram1/ram_reg_2304_2559_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    design_1_i/top_0/inst/ram1/ram_reg_2304_2559_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_4096_4351_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_1_i/top_0/inst/ram1/ram_reg_4096_4351_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y75    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y75    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y75    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y75    design_1_i/top_0/inst/ram1/ram_reg_5376_5631_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y63    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y63    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y63    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y63    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y62    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_4_4/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y62    design_1_i/top_0/inst/ram1/ram_reg_7168_7423_4_4/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusCounterQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusFlagQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.729ns  (logic 1.628ns (16.733%)  route 8.101ns (83.267%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 11.483 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.419     2.076 r  design_1_i/top_0/inst/virusCounterQ_reg[1]/Q
                         net (fo=37, routed)          3.760     5.836    design_1_i/top_0/inst/virusCounterQ_reg_n_0_[1]
    SLICE_X29Y102        LUT6 (Prop_lut6_I2_O)        0.296     6.132 r  design_1_i/top_0/inst/virusFlagQ_i_47/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/top_0/inst/virusFlagQ_i_47_n_0
    SLICE_X29Y102        MUXF7 (Prop_muxf7_I1_O)      0.245     6.377 r  design_1_i/top_0/inst/virusFlagQ_reg_i_30/O
                         net (fo=1, routed)           0.000     6.377    design_1_i/top_0/inst/virusFlagQ_reg_i_30_n_0
    SLICE_X29Y102        MUXF8 (Prop_muxf8_I0_O)      0.104     6.481 r  design_1_i/top_0/inst/virusFlagQ_reg_i_10/O
                         net (fo=1, routed)           1.197     7.678    design_1_i/top_0/inst/virusFlagQ_reg_i_10_n_0
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.316     7.994 f  design_1_i/top_0/inst/virusFlagQ_i_4/O
                         net (fo=1, routed)           1.023     9.017    design_1_i/top_0/inst/virusFlagQ_i_4_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.141 f  design_1_i/top_0/inst/virusFlagQ_i_3/O
                         net (fo=1, routed)           1.507    10.648    design_1_i/top_0/inst/virusFlagQ_i_3_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.772 r  design_1_i/top_0/inst/virusFlagQ_i_1/O
                         net (fo=1, routed)           0.615    11.386    design_1_i/top_0/inst/virusFlagQ_i_1_n_0
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.480    11.483    design_1_i/top_0/inst/clk2
    SLICE_X46Y91         FDRE                                         r  design_1_i/top_0/inst/virusFlagQ_reg/C
                         clock pessimism              0.114    11.597    
                         clock uncertainty           -0.074    11.523    
    SLICE_X46Y91         FDRE (Setup_fdre_C_D)       -0.024    11.499    design_1_i/top_0/inst/virusFlagQ_reg
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 2.964ns (38.648%)  route 4.705ns (61.352%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         1.340     3.453    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X44Y97         LUT4 (Prop_lut4_I2_O)        0.124     3.577 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.127 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.127    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.241    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.356    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.470    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     6.998    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.122 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.204     9.326    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X47Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X47Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[20]/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X47Y99         FDRE (Setup_fdre_C_CE)      -0.205    11.320    design_1_i/top_0/inst/virusEnQ_reg[20]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 2.964ns (39.372%)  route 4.564ns (60.628%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         1.340     3.453    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X44Y97         LUT4 (Prop_lut4_I2_O)        0.124     3.577 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.127 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.127    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.241    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.356    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.470    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     6.998    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.122 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.063     9.185    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[10]/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X47Y98         FDRE (Setup_fdre_C_CE)      -0.205    11.320    design_1_i/top_0/inst/virusEnQ_reg[10]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 2.964ns (39.372%)  route 4.564ns (60.628%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         1.340     3.453    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X44Y97         LUT4 (Prop_lut4_I2_O)        0.124     3.577 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.127 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.127    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.241    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.356    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.470    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     6.998    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.122 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.063     9.185    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X47Y98         FDRE (Setup_fdre_C_CE)      -0.205    11.320    design_1_i/top_0/inst/virusEnQ_reg[11]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 2.964ns (39.372%)  route 4.564ns (60.628%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         1.340     3.453    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X44Y97         LUT4 (Prop_lut4_I2_O)        0.124     3.577 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.127 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.127    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.241    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.356    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.470    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     6.998    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.122 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.063     9.185    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[12]/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X47Y98         FDRE (Setup_fdre_C_CE)      -0.205    11.320    design_1_i/top_0/inst/virusEnQ_reg[12]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 2.964ns (39.372%)  route 4.564ns (60.628%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         1.340     3.453    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X44Y97         LUT4 (Prop_lut4_I2_O)        0.124     3.577 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.127 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.127    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.241    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.356    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.470    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     6.998    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.122 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.063     9.185    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[9]/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X47Y98         FDRE (Setup_fdre_C_CE)      -0.205    11.320    design_1_i/top_0/inst/virusEnQ_reg[9]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.964ns (39.577%)  route 4.525ns (60.423%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         1.340     3.453    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X44Y97         LUT4 (Prop_lut4_I2_O)        0.124     3.577 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.127 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.127    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.241    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.356    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.470    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     6.998    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.122 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.024     9.146    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[40]/C
                         clock pessimism              0.014    11.660    
                         clock uncertainty           -0.074    11.586    
    SLICE_X51Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.381    design_1_i/top_0/inst/virusEnQ_reg[40]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.964ns (39.577%)  route 4.525ns (60.423%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         1.340     3.453    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X44Y97         LUT4 (Prop_lut4_I2_O)        0.124     3.577 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.127 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.127    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.241    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.356    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.470    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     6.998    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.122 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         2.024     9.146    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.643    11.646    design_1_i/top_0/inst/clk2
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]/C
                         clock pessimism              0.014    11.660    
                         clock uncertainty           -0.074    11.586    
    SLICE_X51Y103        FDRE (Setup_fdre_C_CE)      -0.205    11.381    design_1_i/top_0/inst/virusEnQ_reg[46]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 2.964ns (40.191%)  route 4.411ns (59.809%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         1.340     3.453    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X44Y97         LUT4 (Prop_lut4_I2_O)        0.124     3.577 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.127 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.127    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.241    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.356    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.470    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     6.998    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.122 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         1.910     9.032    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X44Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[13]/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X44Y99         FDRE (Setup_fdre_C_CE)      -0.205    11.320    design_1_i/top_0/inst/virusEnQ_reg[13]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 2.964ns (40.191%)  route 4.411ns (59.809%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.654     1.657    design_1_i/top_0/inst/clk2
    SLICE_X49Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/top_0/inst/virusEnQ_reg[2]/Q
                         net (fo=132, routed)         1.340     3.453    design_1_i/top_0/inst/virusEnQ[2]
    SLICE_X44Y97         LUT4 (Prop_lut4_I2_O)        0.124     3.577 r  design_1_i/top_0/inst/virusEnQ[127]_i_199/O
                         net (fo=1, routed)           0.000     3.577    design_1_i/top_0/inst/virusEnQ[127]_i_199_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.127 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.127    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.241    design_1_i/top_0/inst/virusEnQ_reg[127]_i_175_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.355 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_166/CO[3]
                         net (fo=1, routed)           0.001     4.356    design_1_i/top_0/inst/virusEnQ_reg[127]_i_166_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.470 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_157/CO[3]
                         net (fo=1, routed)           0.000     4.470    design_1_i/top_0/inst/virusEnQ_reg[127]_i_157_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.584    design_1_i/top_0/inst/virusEnQ_reg[127]_i_144_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.698    design_1_i/top_0/inst/virusEnQ_reg[127]_i_130_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_116/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/top_0/inst/virusEnQ_reg[127]_i_116_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.926 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_102/CO[3]
                         net (fo=1, routed)           0.000     4.926    design_1_i/top_0/inst/virusEnQ_reg[127]_i_102_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.040 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.040    design_1_i/top_0/inst/virusEnQ_reg[127]_i_88_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.154 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.154    design_1_i/top_0/inst/virusEnQ_reg[127]_i_74_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.268 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000     5.268    design_1_i/top_0/inst/virusEnQ_reg[127]_i_60_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.382 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.382    design_1_i/top_0/inst/virusEnQ_reg[127]_i_46_n_0
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.496 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.496    design_1_i/top_0/inst/virusEnQ_reg[127]_i_32_n_0
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.610 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.610    design_1_i/top_0/inst/virusEnQ_reg[127]_i_18_n_0
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.724 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.724    design_1_i/top_0/inst/virusEnQ_reg[127]_i_5_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.838 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           1.160     6.998    design_1_i/top_0/inst/virusEnQ_reg[127]_i_3_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I2_O)        0.124     7.122 r  design_1_i/top_0/inst/virusEnQ[127]_i_1/O
                         net (fo=128, routed)         1.910     9.032    design_1_i/top_0/inst/virusEnQ[127]_i_1_n_0
    SLICE_X45Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X45Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[18]/C
                         clock pessimism              0.114    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X45Y99         FDRE (Setup_fdre_C_CE)      -0.205    11.320    design_1_i/top_0/inst/virusEnQ_reg[18]
  -------------------------------------------------------------------
                         required time                         11.320    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  2.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.568%)  route 0.205ns (52.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[28]/Q
                         net (fo=132, routed)         0.205     0.988    design_1_i/top_0/inst/virusEnQ[28]
    SLICE_X51Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.033 r  design_1_i/top_0/inst/virusEnQ[29]_i_1/O
                         net (fo=1, routed)           0.000     1.033    design_1_i/top_0/inst/virusEnQ[29]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]/C
                         clock pessimism             -0.009     0.902    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.091     0.993    design_1_i/top_0/inst/virusEnQ_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.146%)  route 0.289ns (60.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.637     0.639    design_1_i/top_0/inst/clk2
    SLICE_X51Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/top_0/inst/virusEnQ_reg[27]/Q
                         net (fo=132, routed)         0.289     1.069    design_1_i/top_0/inst/virusEnQ[27]
    SLICE_X48Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.114 r  design_1_i/top_0/inst/virusEnQ[28]_i_1/O
                         net (fo=1, routed)           0.000     1.114    design_1_i/top_0/inst/virusEnQ[28]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X48Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[28]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.091     0.997    design_1_i/top_0/inst/virusEnQ_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.209ns (73.221%)  route 0.076ns (26.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.639     0.641    design_1_i/top_0/inst/clk2
    SLICE_X42Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  design_1_i/top_0/inst/virusEnQ_reg[97]/Q
                         net (fo=132, routed)         0.076     0.882    design_1_i/top_0/inst/virusEnQ[97]
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.045     0.927 r  design_1_i/top_0/inst/virusEnQ[98]_i_1/O
                         net (fo=1, routed)           0.000     0.927    design_1_i/top_0/inst/virusEnQ[98]_i_1_n_0
    SLICE_X43Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X43Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[98]/C
                         clock pessimism             -0.259     0.654    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)         0.092     0.746    design_1_i/top_0/inst/virusEnQ_reg[98]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.142%)  route 0.134ns (41.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.637     0.639    design_1_i/top_0/inst/clk2
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/top_0/inst/virusEnQ_reg[32]/Q
                         net (fo=132, routed)         0.134     0.914    design_1_i/top_0/inst/virusEnQ[32]
    SLICE_X50Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.959 r  design_1_i/top_0/inst/virusEnQ[33]_i_1/O
                         net (fo=1, routed)           0.000     0.959    design_1_i/top_0/inst/virusEnQ[33]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/C
                         clock pessimism             -0.256     0.655    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.121     0.776    design_1_i/top_0/inst/virusEnQ_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.898%)  route 0.379ns (67.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.640     0.642    design_1_i/top_0/inst/clk2
    SLICE_X45Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  design_1_i/top_0/inst/virusEnQ_reg[44]/Q
                         net (fo=132, routed)         0.379     1.162    design_1_i/top_0/inst/virusEnQ[44]
    SLICE_X50Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.207 r  design_1_i/top_0/inst/virusEnQ[45]_i_1/O
                         net (fo=1, routed)           0.000     1.207    design_1_i/top_0/inst/virusEnQ[45]_i_1_n_0
    SLICE_X50Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X50Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[45]/C
                         clock pessimism             -0.009     0.902    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.120     1.022    design_1_i/top_0/inst/virusEnQ_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.407%)  route 0.122ns (39.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.638     0.640    design_1_i/top_0/inst/clk2
    SLICE_X44Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_1_i/top_0/inst/virusEnQ_reg[123]/Q
                         net (fo=132, routed)         0.122     0.903    design_1_i/top_0/inst/virusEnQ[123]
    SLICE_X45Y111        LUT6 (Prop_lut6_I5_O)        0.045     0.948 r  design_1_i/top_0/inst/virusEnQ[124]_i_1/O
                         net (fo=1, routed)           0.000     0.948    design_1_i/top_0/inst/virusEnQ[124]_i_1_n_0
    SLICE_X45Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.910     0.912    design_1_i/top_0/inst/clk2
    SLICE_X45Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[124]/C
                         clock pessimism             -0.259     0.653    
    SLICE_X45Y111        FDRE (Hold_fdre_C_D)         0.092     0.745    design_1_i/top_0/inst/virusEnQ_reg[124]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.639     0.641    design_1_i/top_0/inst/clk2
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_1_i/top_0/inst/virusEnQ_reg[69]/Q
                         net (fo=132, routed)         0.178     0.960    design_1_i/top_0/inst/virusEnQ[69]
    SLICE_X46Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.005 r  design_1_i/top_0/inst/virusEnQ[70]_i_1/O
                         net (fo=1, routed)           0.000     1.005    design_1_i/top_0/inst/virusEnQ[70]_i_1_n_0
    SLICE_X46Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.911     0.913    design_1_i/top_0/inst/clk2
    SLICE_X46Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[70]/C
                         clock pessimism             -0.238     0.675    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.120     0.795    design_1_i/top_0/inst/virusEnQ_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.557%)  route 0.132ns (41.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.636     0.638    design_1_i/top_0/inst/clk2
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  design_1_i/top_0/inst/virusEnQ_reg[46]/Q
                         net (fo=132, routed)         0.132     0.911    design_1_i/top_0/inst/virusEnQ[46]
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.956 r  design_1_i/top_0/inst/virusEnQ[47]_i_1/O
                         net (fo=1, routed)           0.000     0.956    design_1_i/top_0/inst/virusEnQ[47]_i_1_n_0
    SLICE_X51Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X51Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[47]/C
                         clock pessimism             -0.256     0.655    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.091     0.746    design_1_i/top_0/inst/virusEnQ_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.195%)  route 0.374ns (66.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.559     0.561    design_1_i/top_0/inst/clk2
    SLICE_X45Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/top_0/inst/virusEnQ_reg[37]/Q
                         net (fo=132, routed)         0.374     1.076    design_1_i/top_0/inst/virusEnQ[37]
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.121 r  design_1_i/top_0/inst/virusEnQ[38]_i_1/O
                         net (fo=1, routed)           0.000     1.121    design_1_i/top_0/inst/virusEnQ[38]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X51Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[38]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.091     0.911    design_1_i/top_0/inst/virusEnQ_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.048%)  route 0.107ns (33.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.638     0.640    design_1_i/top_0/inst/clk2
    SLICE_X42Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     0.804 r  design_1_i/top_0/inst/virusEnQ_reg[117]/Q
                         net (fo=132, routed)         0.107     0.912    design_1_i/top_0/inst/virusEnQ[117]
    SLICE_X43Y110        LUT6 (Prop_lut6_I5_O)        0.045     0.957 r  design_1_i/top_0/inst/virusEnQ[118]_i_1/O
                         net (fo=1, routed)           0.000     0.957    design_1_i/top_0/inst/virusEnQ[118]_i_1_n_0
    SLICE_X43Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.910     0.912    design_1_i/top_0/inst/clk2
    SLICE_X43Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[118]/C
                         clock pessimism             -0.259     0.653    
    SLICE_X43Y110        FDRE (Hold_fdre_C_D)         0.092     0.745    design_1_i/top_0/inst/virusEnQ_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y92     design_1_i/top_0/inst/virusCounterQ_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y92     design_1_i/top_0/inst/virusCounterQ_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y93     design_1_i/top_0/inst/virusCounterQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y94     design_1_i/top_0/inst/virusCounterQ_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y92     design_1_i/top_0/inst/virusCounterQ_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y93     design_1_i/top_0/inst/virusCounterQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y93     design_1_i/top_0/inst/virusCounterQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y93     design_1_i/top_0/inst/virusCounterQ_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y109    design_1_i/top_0/inst/virusEnQ_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y109    design_1_i/top_0/inst/virusEnQ_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y109    design_1_i/top_0/inst/virusEnQ_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y109    design_1_i/top_0/inst/virusEnQ_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y108    design_1_i/top_0/inst/virusEnQ_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y109    design_1_i/top_0/inst/virusEnQ_reg[110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y109    design_1_i/top_0/inst/virusEnQ_reg[111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y109    design_1_i/top_0/inst/virusEnQ_reg[112]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y109    design_1_i/top_0/inst/virusEnQ_reg[113]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y109    design_1_i/top_0/inst/virusEnQ_reg[114]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y92     design_1_i/top_0/inst/virusCounterQ_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y92     design_1_i/top_0/inst/virusCounterQ_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y94     design_1_i/top_0/inst/virusCounterQ_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y92     design_1_i/top_0/inst/virusCounterQ_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y91     design_1_i/top_0/inst/virusCounterQ_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y91     design_1_i/top_0/inst/virusCounterQ_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y109    design_1_i/top_0/inst/virusEnQ_reg[114]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y109    design_1_i/top_0/inst/virusEnQ_reg[115]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y101    design_1_i/top_0/inst/virusEnQ_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y101    design_1_i/top_0/inst/virusEnQ_reg[35]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -0.916ns,  Total Violation      -24.143ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 1.634ns (18.273%)  route 7.308ns (81.727%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.744     4.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.374 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          1.249     5.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.747 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[7]_INST_0/O
                         net (fo=3, routed)           1.135     6.882    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[7]
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.006 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19/O
                         net (fo=2, routed)           0.785     7.790    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9/O
                         net (fo=2, routed)           0.652     8.566    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.690 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=32, routed)          0.764     9.454    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.578 f  design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3/O
                         net (fo=3, routed)           0.289     9.867    design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.991 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=6, routed)           0.727    10.719    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.843 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=3, routed)           0.314    11.157    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124    11.281 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.649    11.930    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[16]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X43Y93         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[16]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 1.634ns (18.273%)  route 7.308ns (81.727%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.744     4.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.374 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          1.249     5.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.747 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[7]_INST_0/O
                         net (fo=3, routed)           1.135     6.882    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[7]
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.006 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19/O
                         net (fo=2, routed)           0.785     7.790    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9/O
                         net (fo=2, routed)           0.652     8.566    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.690 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=32, routed)          0.764     9.454    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.578 f  design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3/O
                         net (fo=3, routed)           0.289     9.867    design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.991 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=6, routed)           0.727    10.719    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.843 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=3, routed)           0.314    11.157    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124    11.281 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.649    11.930    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X43Y93         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[19]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 1.634ns (18.273%)  route 7.308ns (81.727%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.744     4.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.374 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          1.249     5.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.747 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[7]_INST_0/O
                         net (fo=3, routed)           1.135     6.882    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[7]
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.006 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19/O
                         net (fo=2, routed)           0.785     7.790    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9/O
                         net (fo=2, routed)           0.652     8.566    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.690 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=32, routed)          0.764     9.454    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.578 f  design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3/O
                         net (fo=3, routed)           0.289     9.867    design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.991 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=6, routed)           0.727    10.719    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.843 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=3, routed)           0.314    11.157    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124    11.281 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.649    11.930    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[1]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X43Y93         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[1]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 1.634ns (18.273%)  route 7.308ns (81.727%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.744     4.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.374 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          1.249     5.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.747 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[7]_INST_0/O
                         net (fo=3, routed)           1.135     6.882    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[7]
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.006 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19/O
                         net (fo=2, routed)           0.785     7.790    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9/O
                         net (fo=2, routed)           0.652     8.566    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.690 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=32, routed)          0.764     9.454    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.578 f  design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3/O
                         net (fo=3, routed)           0.289     9.867    design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.991 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=6, routed)           0.727    10.719    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.843 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=3, routed)           0.314    11.157    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124    11.281 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.649    11.930    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[23]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X43Y93         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[23]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 1.634ns (18.273%)  route 7.308ns (81.727%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.744     4.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.374 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          1.249     5.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.747 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[7]_INST_0/O
                         net (fo=3, routed)           1.135     6.882    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[7]
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.006 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19/O
                         net (fo=2, routed)           0.785     7.790    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9/O
                         net (fo=2, routed)           0.652     8.566    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.690 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=32, routed)          0.764     9.454    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.578 f  design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3/O
                         net (fo=3, routed)           0.289     9.867    design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.991 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=6, routed)           0.727    10.719    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.843 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=3, routed)           0.314    11.157    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124    11.281 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.649    11.930    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[3]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X43Y93         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[3]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 1.634ns (18.273%)  route 7.308ns (81.727%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.744     4.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.374 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          1.249     5.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.747 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[7]_INST_0/O
                         net (fo=3, routed)           1.135     6.882    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[7]
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.006 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19/O
                         net (fo=2, routed)           0.785     7.790    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9/O
                         net (fo=2, routed)           0.652     8.566    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.690 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=32, routed)          0.764     9.454    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.578 f  design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3/O
                         net (fo=3, routed)           0.289     9.867    design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.991 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=6, routed)           0.727    10.719    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.843 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=3, routed)           0.314    11.157    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124    11.281 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.649    11.930    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[4]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X43Y93         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[4]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 1.634ns (18.273%)  route 7.308ns (81.727%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 11.485 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.744     4.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.374 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          1.249     5.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.747 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[7]_INST_0/O
                         net (fo=3, routed)           1.135     6.882    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[7]
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.006 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19/O
                         net (fo=2, routed)           0.785     7.790    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9/O
                         net (fo=2, routed)           0.652     8.566    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.690 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=32, routed)          0.764     9.454    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.578 f  design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3/O
                         net (fo=3, routed)           0.289     9.867    design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.991 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=6, routed)           0.727    10.719    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.843 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=3, routed)           0.314    11.157    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124    11.281 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.649    11.930    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.482    11.485    design_1_i/top_0/inst/clk2
    SLICE_X43Y93         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[6]/C
                         clock pessimism              0.000    11.485    
                         clock uncertainty           -0.266    11.219    
    SLICE_X43Y93         FDRE (Setup_fdre_C_CE)      -0.205    11.014    design_1_i/top_0/inst/virusCounterQ_reg[6]
  -------------------------------------------------------------------
                         required time                         11.014    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 1.634ns (18.566%)  route 7.167ns (81.434%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.744     4.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.374 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          1.249     5.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.747 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[7]_INST_0/O
                         net (fo=3, routed)           1.135     6.882    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[7]
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.006 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19/O
                         net (fo=2, routed)           0.785     7.790    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9/O
                         net (fo=2, routed)           0.652     8.566    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.690 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=32, routed)          0.764     9.454    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.578 f  design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3/O
                         net (fo=3, routed)           0.289     9.867    design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.991 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=6, routed)           0.727    10.719    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.843 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=3, routed)           0.314    11.157    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124    11.281 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.508    11.789    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X43Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X43Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[24]/C
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.266    11.218    
    SLICE_X43Y92         FDRE (Setup_fdre_C_CE)      -0.205    11.013    design_1_i/top_0/inst/virusCounterQ_reg[24]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 1.634ns (18.566%)  route 7.167ns (81.434%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.744     4.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.374 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          1.249     5.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.747 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[7]_INST_0/O
                         net (fo=3, routed)           1.135     6.882    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[7]
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.006 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19/O
                         net (fo=2, routed)           0.785     7.790    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9/O
                         net (fo=2, routed)           0.652     8.566    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.690 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=32, routed)          0.764     9.454    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.578 f  design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3/O
                         net (fo=3, routed)           0.289     9.867    design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.991 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=6, routed)           0.727    10.719    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.843 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=3, routed)           0.314    11.157    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124    11.281 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.508    11.789    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X43Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X43Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[26]/C
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.266    11.218    
    SLICE_X43Y92         FDRE (Setup_fdre_C_CE)      -0.205    11.013    design_1_i/top_0/inst/virusCounterQ_reg[26]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                 -0.777    

Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 1.634ns (18.566%)  route 7.167ns (81.434%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.694     2.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.518     3.506 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.744     4.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[38]
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.374 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=12, routed)          1.249     5.623    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr_0_sn_1
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124     5.747 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_araddr[7]_INST_0/O
                         net (fo=3, routed)           1.135     6.882    design_1_i/top_0/inst/AxiSupporter1/S_AXI_ARADDR[7]
    SLICE_X41Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.006 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19/O
                         net (fo=2, routed)           0.785     7.790    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[5]_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9/O
                         net (fo=2, routed)           0.652     8.566    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_9_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.690 r  design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4/O
                         net (fo=32, routed)          0.764     9.454    design_1_i/top_0/inst/AxiSupporter1/rdDataQ[30]_i_4_n_0
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.578 f  design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3/O
                         net (fo=3, routed)           0.289     9.867    design_1_i/top_0/inst/AxiSupporter1/virusMaskQ[127]_i_3_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.124     9.991 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3/O
                         net (fo=6, routed)           0.727    10.719    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_3_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.124    10.843 r  design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1/O
                         net (fo=3, routed)           0.314    11.157    design_1_i/top_0/inst/AxiSupporter1/trigger_INST_0_i_1_n_0
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.124    11.281 r  design_1_i/top_0/inst/AxiSupporter1/virusCounterQ[31]_i_1/O
                         net (fo=32, routed)          0.508    11.789    design_1_i/top_0/inst/AxiSupporter1_n_361
    SLICE_X43Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         1.481    11.484    design_1_i/top_0/inst/clk2
    SLICE_X43Y92         FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[27]/C
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.266    11.218    
    SLICE_X43Y92         FDRE (Setup_fdre_C_CE)      -0.205    11.013    design_1_i/top_0/inst/virusCounterQ_reg[27]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                 -0.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.659%)  route 0.167ns (47.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.555     0.891    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X48Y95         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/virusMaskQ_reg[3]/Q
                         net (fo=4, routed)           0.167     1.199    design_1_i/top_0/inst/virusMaskQ[3]
    SLICE_X49Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.244 r  design_1_i/top_0/inst/virusEnQ[3]_i_1/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/top_0/inst/virusEnQ[3]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X49Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[3]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.091     1.186    design_1_i/top_0/inst/virusEnQ_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.773%)  route 0.180ns (46.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X42Y101        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/top_0/inst/virusMaskQ_reg[34]/Q
                         net (fo=4, routed)           0.180     1.319    design_1_i/top_0/inst/virusMaskQ[34]
    SLICE_X46Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.364 r  design_1_i/top_0/inst/virusEnQ[34]_i_1/O
                         net (fo=1, routed)           0.000     1.364    design_1_i/top_0/inst/virusEnQ[34]_i_1_n_0
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.913     0.915    design_1_i/top_0/inst/clk2
    SLICE_X46Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.266     1.181    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.120     1.301    design_1_i/top_0/inst/virusEnQ_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.895%)  route 0.158ns (43.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.557     0.893    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X46Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/top_0/inst/virusMaskQ_reg[11]/Q
                         net (fo=4, routed)           0.158     1.215    design_1_i/top_0/inst/virusMaskQ[11]
    SLICE_X47Y98         LUT6 (Prop_lut6_I3_O)        0.045     1.260 r  design_1_i/top_0/inst/virusEnQ[11]_i_1/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/top_0/inst/virusEnQ[11]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.827     0.829    design_1_i/top_0/inst/clk2
    SLICE_X47Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.266     1.095    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)         0.092     1.187    design_1_i/top_0/inst/virusEnQ_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.271%)  route 0.199ns (51.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X47Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[32]/Q
                         net (fo=4, routed)           0.199     1.315    design_1_i/top_0/inst/virusMaskQ[32]
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.360 r  design_1_i/top_0/inst/virusEnQ[32]_i_1/O
                         net (fo=1, routed)           0.000     1.360    design_1_i/top_0/inst/virusEnQ[32]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[32]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.266     1.177    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.092     1.269    design_1_i/top_0/inst/virusEnQ_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.439%)  route 0.233ns (55.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X41Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[120]/Q
                         net (fo=4, routed)           0.233     1.348    design_1_i/top_0/inst/virusMaskQ[120]
    SLICE_X46Y111        LUT6 (Prop_lut6_I3_O)        0.045     1.393 r  design_1_i/top_0/inst/virusEnQ[120]_i_1/O
                         net (fo=1, routed)           0.000     1.393    design_1_i/top_0/inst/virusEnQ[120]_i_1_n_0
    SLICE_X46Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.910     0.912    design_1_i/top_0/inst/clk2
    SLICE_X46Y111        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[120]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.266     1.178    
    SLICE_X46Y111        FDRE (Hold_fdre_C_D)         0.120     1.298    design_1_i/top_0/inst/virusEnQ_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.728%)  route 0.229ns (52.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X42Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  design_1_i/top_0/inst/virusMaskQ_reg[74]/Q
                         net (fo=4, routed)           0.229     1.367    design_1_i/top_0/inst/virusMaskQ[74]
    SLICE_X42Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.412 r  design_1_i/top_0/inst/virusEnQ[74]_i_1/O
                         net (fo=1, routed)           0.000     1.412    design_1_i/top_0/inst/virusEnQ[74]_i_1_n_0
    SLICE_X42Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X42Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[74]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X42Y106        FDRE (Hold_fdre_C_D)         0.120     1.300    design_1_i/top_0/inst/virusEnQ_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.335%)  route 0.198ns (48.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X42Y100        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/top_0/inst/virusMaskQ_reg[31]/Q
                         net (fo=4, routed)           0.198     1.337    design_1_i/top_0/inst/virusMaskQ[31]
    SLICE_X51Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.382 r  design_1_i/top_0/inst/virusEnQ[31]_i_1/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/top_0/inst/virusEnQ[31]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X51Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[31]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.266     1.177    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.092     1.269    design_1_i/top_0/inst/virusEnQ_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.534%)  route 0.251ns (57.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y104        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[106]/Q
                         net (fo=4, routed)           0.251     1.366    design_1_i/top_0/inst/virusMaskQ[106]
    SLICE_X46Y110        LUT6 (Prop_lut6_I3_O)        0.045     1.411 r  design_1_i/top_0/inst/virusEnQ[106]_i_1/O
                         net (fo=1, routed)           0.000     1.411    design_1_i/top_0/inst/virusEnQ[106]_i_1_n_0
    SLICE_X46Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.910     0.912    design_1_i/top_0/inst/clk2
    SLICE_X46Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[106]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.266     1.178    
    SLICE_X46Y110        FDRE (Hold_fdre_C_D)         0.120     1.298    design_1_i/top_0/inst/virusEnQ_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.342%)  route 0.224ns (54.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.639     0.975    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X43Y101        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/top_0/inst/virusMaskQ_reg[69]/Q
                         net (fo=4, routed)           0.224     1.340    design_1_i/top_0/inst/virusMaskQ[69]
    SLICE_X48Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.385 r  design_1_i/top_0/inst/virusEnQ[69]_i_1/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/top_0/inst/virusEnQ[69]_i_1_n_0
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.912     0.914    design_1_i/top_0/inst/clk2
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[69]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.266     1.180    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.091     1.271    design_1_i/top_0/inst/virusEnQ_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.462%)  route 0.263ns (58.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.638     0.974    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X49Y101        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/top_0/inst/virusMaskQ_reg[33]/Q
                         net (fo=4, routed)           0.263     1.378    design_1_i/top_0/inst/virusMaskQ[33]
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.423 r  design_1_i/top_0/inst/virusEnQ[33]_i_1/O
                         net (fo=1, routed)           0.000     1.423    design_1_i/top_0/inst/virusEnQ[33]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2376, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=161, routed)         0.909     0.911    design_1_i/top_0/inst/clk2
    SLICE_X50Y101        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[33]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.266     1.177    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.121     1.298    design_1_i/top_0/inst/virusEnQ_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.125    





