// Seed: 3136681009
module module_0 #(
    parameter id_1 = 32'd87
);
  logic _id_1;
  wire [(  id_1  ) : -1 'b0] id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    input wand id_9,
    output uwire id_10,
    input tri0 id_11,
    output supply0 id_12,
    input tri0 id_13,
    input wand id_14,
    input tri1 id_15,
    output wand id_16,
    input tri id_17,
    input tri0 id_18,
    output tri0 id_19,
    output uwire id_20
    , id_29,
    input wand id_21
    , id_30,
    output wand id_22,
    output tri id_23,
    output tri1 id_24,
    input supply0 id_25,
    output tri1 id_26,
    input wor id_27
);
  wire id_31;
  assign id_3 = 1;
  logic id_32 = id_2;
  module_0 modCall_1 ();
  wire id_33, id_34, id_35, id_36, id_37, id_38, id_39, id_40, id_41, id_42, id_43;
  assign id_36 = id_21;
  wire id_44;
  import id_45::*;
  always @(negedge -1 & -1 or id_17) begin : LABEL_0
    return -1;
  end
endmodule
