
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2 -attr oid 1 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-3 -attr oid 2 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-4 -attr oid 3 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load port {run:rsci.biwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-5 -attr oid 4 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load port {run:rsci.bdwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-6 -attr oid 5 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-7 -attr oid 6 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-8 -attr oid 7 -attr vt d
load net {run:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-9 -attr oid 8 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-10 -attr oid 9 -attr vt d
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-11 -attr oid 10 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-12 -attr oid 11 -attr vt d
load net {run:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-13 -attr oid 12 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-14 -attr oid 13 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load net {run:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-15 -attr oid 14 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-16 -attr oid 15 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-17 -attr oid 16 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {run:rsci.oswt} -pin  "if:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {core.wen} -pin  "if:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wen}
load net {run:rsci.bdwt} -pin  "if:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-18 -attr oid 17 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "if:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/core.wten}
load net {if:not.itm} -pin  "if:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load inst "if:and#2" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-19 -attr oid 18 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {if:not.itm} -pin  "if:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/if:not.itm}
load net {run:rsci.oswt} -pin  "if:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {run:rsci.biwt} -pin  "if:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-20 -attr oid 19 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-21 -attr oid 20 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-22 -attr oid 21 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load port {run:rsci.ivld} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-23 -attr oid 22 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load port {run:rsci.biwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-24 -attr oid 23 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load port {run:rsci.bdwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-25 -attr oid 24 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-26 -attr oid 25 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-27 -attr oid 26 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-28 -attr oid 27 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-29 -attr oid 28 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-30 -attr oid 29 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-31 -attr oid 30 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-32 -attr oid 31 -attr vt d
load net {run:rsci.ivld} -port {run:rsci.ivld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-33 -attr oid 32 -attr vt d
load net {run:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-34 -attr oid 33 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-35 -attr oid 34 -attr vt d
load net {run:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-36 -attr oid 35 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-37 -attr oid 36 -attr vt d
load inst "if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-38 -attr oid 37 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {run:rsci.bcwt} -pin  "if:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.biwt} -pin  "if:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {if:nor#1.itm} -pin  "if:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load inst "if:nor" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-39 -attr oid 38 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#1.itm} -pin  "if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor#1.itm}
load net {run:rsci.bdwt} -pin  "if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load inst "reg(run:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-40 -attr oid 39 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor.itm} -pin  "reg(run:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:nor.itm}
load net {GND} -pin  "reg(run:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/0#1}
load net {clk} -pin  "reg(run:rsci.bcwt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-41 -attr oid 40 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {rst} -pin  "reg(run:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.bcwt} -pin  "reg(run:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load inst "reg(run:rsci.ivld.bfwt)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-42 -attr oid 41 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {run:rsci.ivld} -pin  "reg(run:rsci.ivld.bfwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {clk} -pin  "reg(run:rsci.ivld.bfwt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-43 -attr oid 42 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/clk}
load net {run:rsci.biwt} -pin  "reg(run:rsci.ivld.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {run:rsci.ivld.bfwt} -pin  "reg(run:rsci.ivld.bfwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load inst "if:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-44 -attr oid 43 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/if:mux#1} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {run:rsci.ivld} -pin  "if:mux#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {run:rsci.ivld.bfwt} -pin  "if:mux#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load net {run:rsci.bcwt} -pin  "if:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.ivld.mxwt} -pin  "if:mux#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" \
 -symlib {025fe4f7-71f4-4f04-8221-a3a1b92156ae-35 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v16} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-46 -attr oid 44 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-47 -attr oid 45 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-48 -attr oid 46 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-49 -attr oid 47 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-50 -attr oid 48 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-51 -attr oid 49 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-52 -attr oid 50 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-53 -attr oid 51 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load symbol "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" EXT boxcolor 0 \
     port {vld} input \
     port {rdy} output \
     port {ivld} output \
     port {irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.biwt} output \
     port {run:rsci.bdwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsci.ivld.mxwt} output \
     port {run:rsci.ivld} input \
     port {run:rsci.biwt} input \
     port {run:rsci.bdwt} input \

load net {run:rsci.ivld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-54 -attr oid 52 -attr vt d
load net {run:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-55 -attr oid 53 -attr vt d
load net {run:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-56 -attr oid 54 -attr vt d
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-57 -attr oid 55 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-58 -attr oid 56 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-59 -attr oid 57 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-60 -attr oid 58 -attr vt d
load net {run:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-61 -attr oid 59 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-62 -attr oid 60 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-63 -attr oid 61 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-64 -attr oid 62 -attr vt d
load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-65 -attr oid 63 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-66 -attr oid 64 -attr vt d
load net {run:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-67 -attr oid 65 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-68 -attr oid 66 -attr vt d
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-69 -attr oid 67 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-70 -attr oid 68 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-71 -attr oid 69 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-72 -attr oid 70 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-73 -attr oid 71 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst} -attr area 2.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-74 -attr oid 72 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wen}
load net {run:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-75 -attr oid 73 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.oswt}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-76 -attr oid 74 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/core.wten}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-77 -attr oid 75 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_ctrl:inst" {run:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-78 -attr oid 76 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-79 -attr oid 77 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst} -attr area 3.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-80 -attr oid 78 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-81 -attr oid 79 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/rst}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld.mxwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-82 -attr oid 80 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-83 -attr oid 81 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-84 -attr oid 82 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp:inst" {run:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-85 -attr oid 83 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.bdwt}
load inst "run:rsci" "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(12)" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-86 -attr oid 84 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci} -attr qmod "ccs_ioport.ccs_sync_in_wait(12)"
load net {run:rsc.vld} -pin  "run:rsci" {vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-87 -attr oid 85 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.vld}
load net {run:rsc.rdy} -pin  "run:rsci" {rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-88 -attr oid 86 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsc.rdy}
load net {run:rsci.ivld} -pin  "run:rsci" {ivld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-89 -attr oid 87 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "run:rsci" {irdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-90 -attr oid 88 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci/run:rsci.biwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-91 -attr oid 89 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-92 -attr oid 90 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-93 -attr oid 91 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-94 -attr oid 92 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load portBus vec:rsci.wea_d.core.psct input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-95 -attr oid 93 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-96 -attr oid 94 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-97 -attr oid 95 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load port {vec:rsci.biwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-98 -attr oid 96 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load port {vec:rsci.bdwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-99 -attr oid 97 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load port {vec:rsci.biwt#1} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-100 -attr oid 98 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-101 -attr oid 99 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load portBus vec:rsci.wea_d.core.sct output 2 {vec:rsci.wea_d.core.sct(1)} {vec:rsci.wea_d.core.sct(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-102 -attr oid 100 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-103 -attr oid 101 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-104 -attr oid 102 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-105 -attr oid 103 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load port {vec:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-106 -attr oid 104 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-107 -attr oid 105 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load net {VEC_LOOP:conc#20.itm(0)} -attr vt d
load net {VEC_LOOP:conc#20.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#20.itm} 2 {VEC_LOOP:conc#20.itm(0)} {VEC_LOOP:conc#20.itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-108 -attr oid 106 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-109 -attr oid 107 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-110 -attr oid 108 -attr vt d
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-111 -attr oid 109 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-112 -attr oid 110 -attr vt d
load net {vec:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-113 -attr oid 111 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-114 -attr oid 112 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-115 -attr oid 113 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-116 -attr oid 114 -attr vt d
load net {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-117 -attr oid 115 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load net {vec:rsci.wea_d.core.psct(0)} -port {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -port {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-118 -attr oid 116 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-119 -attr oid 117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-120 -attr oid 118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-121 -attr oid 119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-122 -attr oid 120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-123 -attr oid 121 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-124 -attr oid 122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load net {vec:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-125 -attr oid 123 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-126 -attr oid 124 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-127 -attr oid 125 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-128 -attr oid 126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-129 -attr oid 127 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-130 -attr oid 128 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load net {vec:rsci.wea_d.core.sct(0)} -attr vt d
load net {vec:rsci.wea_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.sct} 2 {vec:rsci.wea_d.core.sct(0)} {vec:rsci.wea_d.core.sct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-131 -attr oid 129 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {VEC_LOOP:and#8.itm} -port {vec:rsci.wea_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {GND} -port {vec:rsci.wea_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-132 -attr oid 130 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-133 -attr oid 131 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {VEC_LOOP:and#10.itm} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {GND} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-134 -attr oid 132 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-135 -attr oid 133 -attr vt d
load net {vec:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-136 -attr oid 134 -attr vt d
load net {vec:rsci.oswt.pff} -port {vec:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-137 -attr oid 135 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-138 -attr oid 136 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-139 -attr oid 137 -attr vt d
load inst "VEC_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-140 -attr oid 138 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {core.wen} -pin  "VEC_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load inst "VEC_LOOP:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-141 -attr oid 139 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not.itm}
load inst "VEC_LOOP:and#2" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-142 -attr oid 140 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not.itm} -pin  "VEC_LOOP:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not.itm}
load net {vec:rsci.oswt} -pin  "VEC_LOOP:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load inst "VEC_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-143 -attr oid 141 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {core.wen} -pin  "VEC_LOOP:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.bdwt#2}
load inst "VEC_LOOP:not#1" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-144 -attr oid 142 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "VEC_LOOP:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten}
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load inst "VEC_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-145 -attr oid 143 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#1.itm} -pin  "VEC_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#1.itm}
load net {vec:rsci.oswt#1} -pin  "VEC_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.biwt#1}
load inst "VEC_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-146 -attr oid 144 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.wea_d.core.psct(0)} -pin  "VEC_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:slc(vec:rsci.wea_d.core.psct)(0).itm}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#8.itm}
load inst "VEC_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-147 -attr oid 145 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-148 -attr oid 146 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#2.itm} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#2.itm}
load net {vec:rsci.oswt.pff} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt.pff}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load inst "VEC_LOOP:not#3" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-149 -attr oid 147 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "VEC_LOOP:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/core.wten.pff}
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-150 -attr oid 148 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:not#3.itm} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:not#3.itm}
load net {vec:rsci.oswt#1.pff} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.oswt#1.pff}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#12.itm}
load inst "VEC_LOOP:and#9" "and(2,2)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-151 -attr oid 149 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#9} -attr area 2.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(2,2)"
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "VEC_LOOP:and#9" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "VEC_LOOP:and#9" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#9" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#9" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:conc#20.itm}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "VEC_LOOP:and#9" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "VEC_LOOP:and#9" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load inst "VEC_LOOP:and#10" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-152 -attr oid 150 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -pin  "VEC_LOOP:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:slc(vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct)(0).itm}
load net {vec:rsci.dswt.pff} -pin  "VEC_LOOP:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/vec:rsci.dswt.pff}
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl/VEC_LOOP:and#10.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-153 -attr oid 151 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-154 -attr oid 152 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-155 -attr oid 153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-156 -attr oid 154 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-157 -attr oid 155 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-158 -attr oid 156 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load port {vec:rsci.biwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-159 -attr oid 157 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load port {vec:rsci.bdwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-160 -attr oid 158 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load port {vec:rsci.biwt#1} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-161 -attr oid 159 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load port {vec:rsci.bdwt#2} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-162 -attr oid 160 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {vec:rsci.qa_d.bfwt(63:32)(0)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -attr vt d
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -attr vt d
load netBundle {vec:rsci.qa_d.bfwt(63:32)} 32 {vec:rsci.qa_d.bfwt(63:32)(0)} {vec:rsci.qa_d.bfwt(63:32)(1)} {vec:rsci.qa_d.bfwt(63:32)(2)} {vec:rsci.qa_d.bfwt(63:32)(3)} {vec:rsci.qa_d.bfwt(63:32)(4)} {vec:rsci.qa_d.bfwt(63:32)(5)} {vec:rsci.qa_d.bfwt(63:32)(6)} {vec:rsci.qa_d.bfwt(63:32)(7)} {vec:rsci.qa_d.bfwt(63:32)(8)} {vec:rsci.qa_d.bfwt(63:32)(9)} {vec:rsci.qa_d.bfwt(63:32)(10)} {vec:rsci.qa_d.bfwt(63:32)(11)} {vec:rsci.qa_d.bfwt(63:32)(12)} {vec:rsci.qa_d.bfwt(63:32)(13)} {vec:rsci.qa_d.bfwt(63:32)(14)} {vec:rsci.qa_d.bfwt(63:32)(15)} {vec:rsci.qa_d.bfwt(63:32)(16)} {vec:rsci.qa_d.bfwt(63:32)(17)} {vec:rsci.qa_d.bfwt(63:32)(18)} {vec:rsci.qa_d.bfwt(63:32)(19)} {vec:rsci.qa_d.bfwt(63:32)(20)} {vec:rsci.qa_d.bfwt(63:32)(21)} {vec:rsci.qa_d.bfwt(63:32)(22)} {vec:rsci.qa_d.bfwt(63:32)(23)} {vec:rsci.qa_d.bfwt(63:32)(24)} {vec:rsci.qa_d.bfwt(63:32)(25)} {vec:rsci.qa_d.bfwt(63:32)(26)} {vec:rsci.qa_d.bfwt(63:32)(27)} {vec:rsci.qa_d.bfwt(63:32)(28)} {vec:rsci.qa_d.bfwt(63:32)(29)} {vec:rsci.qa_d.bfwt(63:32)(30)} {vec:rsci.qa_d.bfwt(63:32)(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-163 -attr oid 161 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -attr vt d
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -attr vt d
load netBundle {vec:rsci.qa_d.bfwt(31:0)} 32 {vec:rsci.qa_d.bfwt(31:0)(0)} {vec:rsci.qa_d.bfwt(31:0)(1)} {vec:rsci.qa_d.bfwt(31:0)(2)} {vec:rsci.qa_d.bfwt(31:0)(3)} {vec:rsci.qa_d.bfwt(31:0)(4)} {vec:rsci.qa_d.bfwt(31:0)(5)} {vec:rsci.qa_d.bfwt(31:0)(6)} {vec:rsci.qa_d.bfwt(31:0)(7)} {vec:rsci.qa_d.bfwt(31:0)(8)} {vec:rsci.qa_d.bfwt(31:0)(9)} {vec:rsci.qa_d.bfwt(31:0)(10)} {vec:rsci.qa_d.bfwt(31:0)(11)} {vec:rsci.qa_d.bfwt(31:0)(12)} {vec:rsci.qa_d.bfwt(31:0)(13)} {vec:rsci.qa_d.bfwt(31:0)(14)} {vec:rsci.qa_d.bfwt(31:0)(15)} {vec:rsci.qa_d.bfwt(31:0)(16)} {vec:rsci.qa_d.bfwt(31:0)(17)} {vec:rsci.qa_d.bfwt(31:0)(18)} {vec:rsci.qa_d.bfwt(31:0)(19)} {vec:rsci.qa_d.bfwt(31:0)(20)} {vec:rsci.qa_d.bfwt(31:0)(21)} {vec:rsci.qa_d.bfwt(31:0)(22)} {vec:rsci.qa_d.bfwt(31:0)(23)} {vec:rsci.qa_d.bfwt(31:0)(24)} {vec:rsci.qa_d.bfwt(31:0)(25)} {vec:rsci.qa_d.bfwt(31:0)(26)} {vec:rsci.qa_d.bfwt(31:0)(27)} {vec:rsci.qa_d.bfwt(31:0)(28)} {vec:rsci.qa_d.bfwt(31:0)(29)} {vec:rsci.qa_d.bfwt(31:0)(30)} {vec:rsci.qa_d.bfwt(31:0)(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-164 -attr oid 162 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-165 -attr oid 163 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-166 -attr oid 164 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {VEC_LOOP:mux#2.itm(0)} -attr vt d
load net {VEC_LOOP:mux#2.itm(1)} -attr vt d
load net {VEC_LOOP:mux#2.itm(2)} -attr vt d
load net {VEC_LOOP:mux#2.itm(3)} -attr vt d
load net {VEC_LOOP:mux#2.itm(4)} -attr vt d
load net {VEC_LOOP:mux#2.itm(5)} -attr vt d
load net {VEC_LOOP:mux#2.itm(6)} -attr vt d
load net {VEC_LOOP:mux#2.itm(7)} -attr vt d
load net {VEC_LOOP:mux#2.itm(8)} -attr vt d
load net {VEC_LOOP:mux#2.itm(9)} -attr vt d
load net {VEC_LOOP:mux#2.itm(10)} -attr vt d
load net {VEC_LOOP:mux#2.itm(11)} -attr vt d
load net {VEC_LOOP:mux#2.itm(12)} -attr vt d
load net {VEC_LOOP:mux#2.itm(13)} -attr vt d
load net {VEC_LOOP:mux#2.itm(14)} -attr vt d
load net {VEC_LOOP:mux#2.itm(15)} -attr vt d
load net {VEC_LOOP:mux#2.itm(16)} -attr vt d
load net {VEC_LOOP:mux#2.itm(17)} -attr vt d
load net {VEC_LOOP:mux#2.itm(18)} -attr vt d
load net {VEC_LOOP:mux#2.itm(19)} -attr vt d
load net {VEC_LOOP:mux#2.itm(20)} -attr vt d
load net {VEC_LOOP:mux#2.itm(21)} -attr vt d
load net {VEC_LOOP:mux#2.itm(22)} -attr vt d
load net {VEC_LOOP:mux#2.itm(23)} -attr vt d
load net {VEC_LOOP:mux#2.itm(24)} -attr vt d
load net {VEC_LOOP:mux#2.itm(25)} -attr vt d
load net {VEC_LOOP:mux#2.itm(26)} -attr vt d
load net {VEC_LOOP:mux#2.itm(27)} -attr vt d
load net {VEC_LOOP:mux#2.itm(28)} -attr vt d
load net {VEC_LOOP:mux#2.itm(29)} -attr vt d
load net {VEC_LOOP:mux#2.itm(30)} -attr vt d
load net {VEC_LOOP:mux#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#2.itm} 32 {VEC_LOOP:mux#2.itm(0)} {VEC_LOOP:mux#2.itm(1)} {VEC_LOOP:mux#2.itm(2)} {VEC_LOOP:mux#2.itm(3)} {VEC_LOOP:mux#2.itm(4)} {VEC_LOOP:mux#2.itm(5)} {VEC_LOOP:mux#2.itm(6)} {VEC_LOOP:mux#2.itm(7)} {VEC_LOOP:mux#2.itm(8)} {VEC_LOOP:mux#2.itm(9)} {VEC_LOOP:mux#2.itm(10)} {VEC_LOOP:mux#2.itm(11)} {VEC_LOOP:mux#2.itm(12)} {VEC_LOOP:mux#2.itm(13)} {VEC_LOOP:mux#2.itm(14)} {VEC_LOOP:mux#2.itm(15)} {VEC_LOOP:mux#2.itm(16)} {VEC_LOOP:mux#2.itm(17)} {VEC_LOOP:mux#2.itm(18)} {VEC_LOOP:mux#2.itm(19)} {VEC_LOOP:mux#2.itm(20)} {VEC_LOOP:mux#2.itm(21)} {VEC_LOOP:mux#2.itm(22)} {VEC_LOOP:mux#2.itm(23)} {VEC_LOOP:mux#2.itm(24)} {VEC_LOOP:mux#2.itm(25)} {VEC_LOOP:mux#2.itm(26)} {VEC_LOOP:mux#2.itm(27)} {VEC_LOOP:mux#2.itm(28)} {VEC_LOOP:mux#2.itm(29)} {VEC_LOOP:mux#2.itm(30)} {VEC_LOOP:mux#2.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-167 -attr oid 165 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-168 -attr oid 166 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load net {VEC_LOOP:mux#3.itm(10)} -attr vt d
load net {VEC_LOOP:mux#3.itm(11)} -attr vt d
load net {VEC_LOOP:mux#3.itm(12)} -attr vt d
load net {VEC_LOOP:mux#3.itm(13)} -attr vt d
load net {VEC_LOOP:mux#3.itm(14)} -attr vt d
load net {VEC_LOOP:mux#3.itm(15)} -attr vt d
load net {VEC_LOOP:mux#3.itm(16)} -attr vt d
load net {VEC_LOOP:mux#3.itm(17)} -attr vt d
load net {VEC_LOOP:mux#3.itm(18)} -attr vt d
load net {VEC_LOOP:mux#3.itm(19)} -attr vt d
load net {VEC_LOOP:mux#3.itm(20)} -attr vt d
load net {VEC_LOOP:mux#3.itm(21)} -attr vt d
load net {VEC_LOOP:mux#3.itm(22)} -attr vt d
load net {VEC_LOOP:mux#3.itm(23)} -attr vt d
load net {VEC_LOOP:mux#3.itm(24)} -attr vt d
load net {VEC_LOOP:mux#3.itm(25)} -attr vt d
load net {VEC_LOOP:mux#3.itm(26)} -attr vt d
load net {VEC_LOOP:mux#3.itm(27)} -attr vt d
load net {VEC_LOOP:mux#3.itm(28)} -attr vt d
load net {VEC_LOOP:mux#3.itm(29)} -attr vt d
load net {VEC_LOOP:mux#3.itm(30)} -attr vt d
load net {VEC_LOOP:mux#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 32 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} {VEC_LOOP:mux#3.itm(10)} {VEC_LOOP:mux#3.itm(11)} {VEC_LOOP:mux#3.itm(12)} {VEC_LOOP:mux#3.itm(13)} {VEC_LOOP:mux#3.itm(14)} {VEC_LOOP:mux#3.itm(15)} {VEC_LOOP:mux#3.itm(16)} {VEC_LOOP:mux#3.itm(17)} {VEC_LOOP:mux#3.itm(18)} {VEC_LOOP:mux#3.itm(19)} {VEC_LOOP:mux#3.itm(20)} {VEC_LOOP:mux#3.itm(21)} {VEC_LOOP:mux#3.itm(22)} {VEC_LOOP:mux#3.itm(23)} {VEC_LOOP:mux#3.itm(24)} {VEC_LOOP:mux#3.itm(25)} {VEC_LOOP:mux#3.itm(26)} {VEC_LOOP:mux#3.itm(27)} {VEC_LOOP:mux#3.itm(28)} {VEC_LOOP:mux#3.itm(29)} {VEC_LOOP:mux#3.itm(30)} {VEC_LOOP:mux#3.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-169 -attr oid 167 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-170 -attr oid 168 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-171 -attr oid 169 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-172 -attr oid 170 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-173 -attr oid 171 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-174 -attr oid 172 -attr vt d
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-175 -attr oid 173 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-176 -attr oid 174 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-177 -attr oid 175 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d}
load net {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-178 -attr oid 176 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -port {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -port {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -port {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -port {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -port {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -port {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -port {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -port {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -port {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -port {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -port {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -port {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -port {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -port {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -port {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -port {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -port {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -port {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -port {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -port {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -port {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -port {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -port {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -port {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -port {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -port {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -port {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -port {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -port {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -port {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -port {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -port {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-179 -attr oid 177 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.da_d.core}
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-180 -attr oid 178 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(0)} -port {vec:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(1)} -port {vec:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(2)} -port {vec:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(3)} -port {vec:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(4)} -port {vec:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(5)} -port {vec:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(6)} -port {vec:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(7)} -port {vec:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(8)} -port {vec:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(9)} -port {vec:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(10)} -port {vec:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(11)} -port {vec:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(12)} -port {vec:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(13)} -port {vec:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(14)} -port {vec:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(15)} -port {vec:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(16)} -port {vec:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(17)} -port {vec:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(18)} -port {vec:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(19)} -port {vec:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(20)} -port {vec:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(21)} -port {vec:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(22)} -port {vec:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(23)} -port {vec:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(24)} -port {vec:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(25)} -port {vec:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(26)} -port {vec:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(27)} -port {vec:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(28)} -port {vec:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(29)} -port {vec:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(30)} -port {vec:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#3.itm(31)} -port {vec:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(0)} -port {vec:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(1)} -port {vec:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(2)} -port {vec:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(3)} -port {vec:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(4)} -port {vec:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(5)} -port {vec:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(6)} -port {vec:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(7)} -port {vec:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(8)} -port {vec:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(9)} -port {vec:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(10)} -port {vec:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(11)} -port {vec:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(12)} -port {vec:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(13)} -port {vec:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(14)} -port {vec:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(15)} -port {vec:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(16)} -port {vec:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(17)} -port {vec:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(18)} -port {vec:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(19)} -port {vec:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(20)} -port {vec:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(21)} -port {vec:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(22)} -port {vec:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(23)} -port {vec:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(24)} -port {vec:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(25)} -port {vec:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(26)} -port {vec:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(27)} -port {vec:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(28)} -port {vec:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(29)} -port {vec:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(30)} -port {vec:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {VEC_LOOP:mux#2.itm(31)} -port {vec:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.mxwt}
load net {vec:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-181 -attr oid 179 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-182 -attr oid 180 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-183 -attr oid 181 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-184 -attr oid 182 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-185 -attr oid 183 -attr vt d
load net {vec:rsci.biwt#1} -port {vec:rsci.biwt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-186 -attr oid 184 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-187 -attr oid 185 -attr vt d
load net {vec:rsci.bdwt#2} -port {vec:rsci.bdwt#2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-188 -attr oid 186 -attr vt d
load inst "VEC_LOOP:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-189 -attr oid 187 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.biwt} -pin  "VEC_LOOP:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load inst "VEC_LOOP:nor" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-190 -attr oid 188 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#1.itm} -pin  "VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#1.itm}
load net {vec:rsci.bdwt} -pin  "VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load inst "reg(vec:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-191 -attr oid 189 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor.itm} -pin  "reg(vec:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-192 -attr oid 190 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt} -pin  "reg(vec:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load inst "VEC_LOOP:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-193 -attr oid 191 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {vec:rsci.biwt#1} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load inst "VEC_LOOP:nor#2" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-194 -attr oid 192 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#3.itm}
load net {vec:rsci.bdwt#2} -pin  "VEC_LOOP:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bdwt#2}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2.itm}
load inst "reg(vec:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-195 -attr oid 193 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {VEC_LOOP:nor#2.itm} -pin  "reg(vec:rsci.bcwt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:nor#2.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(vec:rsci.bcwt#1)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-196 -attr oid 194 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt#1} -pin  "reg(vec:rsci.bcwt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load inst "reg(vec:rsci.qa_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-197 -attr oid 195 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.qa_d(32)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(33)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(34)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(35)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(36)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(37)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(38)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(39)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(40)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(41)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(42)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(43)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(44)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(45)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(46)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(47)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(48)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(49)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(50)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(51)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(52)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(53)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(54)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(55)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(56)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(57)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(58)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(59)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(60)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(61)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(62)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {vec:rsci.qa_d(63)} -pin  "reg(vec:rsci.qa_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm}
load net {clk} -pin  "reg(vec:rsci.qa_d.bfwt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-198 -attr oid 196 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt#1} -pin  "reg(vec:rsci.qa_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt#1}
load net {vec:rsci.qa_d.bfwt(63:32)(0)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -pin  "reg(vec:rsci.qa_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load inst "reg(vec:rsci.qa_d.bfwt)#1" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-199 -attr oid 197 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.qa_d(0)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(1)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(2)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(3)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(4)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(5)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(6)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(7)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(8)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(9)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(10)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(11)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(12)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(13)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(14)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(15)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(16)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(17)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(18)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(19)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(20)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(21)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(22)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(23)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(24)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(25)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(26)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(27)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(28)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(29)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(30)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {vec:rsci.qa_d(31)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm}
load net {clk} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-200 -attr oid 198 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -pin  "reg(vec:rsci.qa_d.bfwt)#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load inst "VEC_LOOP:mux#2" "mux(2,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-201 -attr oid 199 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d(32)} -pin  "VEC_LOOP:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(33)} -pin  "VEC_LOOP:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(34)} -pin  "VEC_LOOP:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(35)} -pin  "VEC_LOOP:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(36)} -pin  "VEC_LOOP:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(37)} -pin  "VEC_LOOP:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(38)} -pin  "VEC_LOOP:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(39)} -pin  "VEC_LOOP:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(40)} -pin  "VEC_LOOP:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(41)} -pin  "VEC_LOOP:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(42)} -pin  "VEC_LOOP:mux#2" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(43)} -pin  "VEC_LOOP:mux#2" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(44)} -pin  "VEC_LOOP:mux#2" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(45)} -pin  "VEC_LOOP:mux#2" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(46)} -pin  "VEC_LOOP:mux#2" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(47)} -pin  "VEC_LOOP:mux#2" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(48)} -pin  "VEC_LOOP:mux#2" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(49)} -pin  "VEC_LOOP:mux#2" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(50)} -pin  "VEC_LOOP:mux#2" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(51)} -pin  "VEC_LOOP:mux#2" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(52)} -pin  "VEC_LOOP:mux#2" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(53)} -pin  "VEC_LOOP:mux#2" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(54)} -pin  "VEC_LOOP:mux#2" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(55)} -pin  "VEC_LOOP:mux#2" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(56)} -pin  "VEC_LOOP:mux#2" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(57)} -pin  "VEC_LOOP:mux#2" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(58)} -pin  "VEC_LOOP:mux#2" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(59)} -pin  "VEC_LOOP:mux#2" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(60)} -pin  "VEC_LOOP:mux#2" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(61)} -pin  "VEC_LOOP:mux#2" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(62)} -pin  "VEC_LOOP:mux#2" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d(63)} -pin  "VEC_LOOP:mux#2" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(63-32)#1.itm}
load net {vec:rsci.qa_d.bfwt(63:32)(0)} -pin  "VEC_LOOP:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(1)} -pin  "VEC_LOOP:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(2)} -pin  "VEC_LOOP:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(3)} -pin  "VEC_LOOP:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(4)} -pin  "VEC_LOOP:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(5)} -pin  "VEC_LOOP:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(6)} -pin  "VEC_LOOP:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(7)} -pin  "VEC_LOOP:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(8)} -pin  "VEC_LOOP:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(9)} -pin  "VEC_LOOP:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(10)} -pin  "VEC_LOOP:mux#2" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(11)} -pin  "VEC_LOOP:mux#2" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(12)} -pin  "VEC_LOOP:mux#2" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(13)} -pin  "VEC_LOOP:mux#2" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(14)} -pin  "VEC_LOOP:mux#2" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(15)} -pin  "VEC_LOOP:mux#2" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(16)} -pin  "VEC_LOOP:mux#2" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(17)} -pin  "VEC_LOOP:mux#2" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(18)} -pin  "VEC_LOOP:mux#2" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(19)} -pin  "VEC_LOOP:mux#2" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(20)} -pin  "VEC_LOOP:mux#2" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(21)} -pin  "VEC_LOOP:mux#2" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(22)} -pin  "VEC_LOOP:mux#2" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(23)} -pin  "VEC_LOOP:mux#2" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(24)} -pin  "VEC_LOOP:mux#2" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(25)} -pin  "VEC_LOOP:mux#2" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(26)} -pin  "VEC_LOOP:mux#2" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(27)} -pin  "VEC_LOOP:mux#2" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(28)} -pin  "VEC_LOOP:mux#2" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(29)} -pin  "VEC_LOOP:mux#2" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(30)} -pin  "VEC_LOOP:mux#2" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.qa_d.bfwt(63:32)(31)} -pin  "VEC_LOOP:mux#2" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(63:32)}
load net {vec:rsci.bcwt#1} -pin  "VEC_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt#1}
load net {VEC_LOOP:mux#2.itm(0)} -pin  "VEC_LOOP:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(1)} -pin  "VEC_LOOP:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(2)} -pin  "VEC_LOOP:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(3)} -pin  "VEC_LOOP:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(4)} -pin  "VEC_LOOP:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(5)} -pin  "VEC_LOOP:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(6)} -pin  "VEC_LOOP:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(7)} -pin  "VEC_LOOP:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(8)} -pin  "VEC_LOOP:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(9)} -pin  "VEC_LOOP:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(10)} -pin  "VEC_LOOP:mux#2" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(11)} -pin  "VEC_LOOP:mux#2" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(12)} -pin  "VEC_LOOP:mux#2" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(13)} -pin  "VEC_LOOP:mux#2" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(14)} -pin  "VEC_LOOP:mux#2" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(15)} -pin  "VEC_LOOP:mux#2" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(16)} -pin  "VEC_LOOP:mux#2" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(17)} -pin  "VEC_LOOP:mux#2" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(18)} -pin  "VEC_LOOP:mux#2" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(19)} -pin  "VEC_LOOP:mux#2" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(20)} -pin  "VEC_LOOP:mux#2" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(21)} -pin  "VEC_LOOP:mux#2" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(22)} -pin  "VEC_LOOP:mux#2" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(23)} -pin  "VEC_LOOP:mux#2" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(24)} -pin  "VEC_LOOP:mux#2" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(25)} -pin  "VEC_LOOP:mux#2" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(26)} -pin  "VEC_LOOP:mux#2" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(27)} -pin  "VEC_LOOP:mux#2" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(28)} -pin  "VEC_LOOP:mux#2" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(29)} -pin  "VEC_LOOP:mux#2" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(30)} -pin  "VEC_LOOP:mux#2" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:mux#2.itm(31)} -pin  "VEC_LOOP:mux#2" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#2.itm}
load inst "VEC_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-202 -attr oid 200 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(10)} -pin  "VEC_LOOP:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(11)} -pin  "VEC_LOOP:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(12)} -pin  "VEC_LOOP:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(13)} -pin  "VEC_LOOP:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(14)} -pin  "VEC_LOOP:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(15)} -pin  "VEC_LOOP:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(16)} -pin  "VEC_LOOP:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(17)} -pin  "VEC_LOOP:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(18)} -pin  "VEC_LOOP:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(19)} -pin  "VEC_LOOP:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(20)} -pin  "VEC_LOOP:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(21)} -pin  "VEC_LOOP:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(22)} -pin  "VEC_LOOP:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(23)} -pin  "VEC_LOOP:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(24)} -pin  "VEC_LOOP:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(25)} -pin  "VEC_LOOP:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(26)} -pin  "VEC_LOOP:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(27)} -pin  "VEC_LOOP:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(28)} -pin  "VEC_LOOP:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(29)} -pin  "VEC_LOOP:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(30)} -pin  "VEC_LOOP:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d(31)} -pin  "VEC_LOOP:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:slc(vec:rsci.qa_d)(31-0)#1.itm}
load net {vec:rsci.qa_d.bfwt(31:0)(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(10)} -pin  "VEC_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(11)} -pin  "VEC_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(12)} -pin  "VEC_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(13)} -pin  "VEC_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(14)} -pin  "VEC_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(15)} -pin  "VEC_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(16)} -pin  "VEC_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(17)} -pin  "VEC_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(18)} -pin  "VEC_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(19)} -pin  "VEC_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(20)} -pin  "VEC_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(21)} -pin  "VEC_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(22)} -pin  "VEC_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(23)} -pin  "VEC_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(24)} -pin  "VEC_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(25)} -pin  "VEC_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(26)} -pin  "VEC_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(27)} -pin  "VEC_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(28)} -pin  "VEC_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(29)} -pin  "VEC_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(30)} -pin  "VEC_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.qa_d.bfwt(31:0)(31)} -pin  "VEC_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.qa_d.bfwt(31:0)}
load net {vec:rsci.bcwt} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "VEC_LOOP:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "VEC_LOOP:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "VEC_LOOP:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "VEC_LOOP:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "VEC_LOOP:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "VEC_LOOP:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "VEC_LOOP:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "VEC_LOOP:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "VEC_LOOP:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "VEC_LOOP:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "VEC_LOOP:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "VEC_LOOP:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "VEC_LOOP:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "VEC_LOOP:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "VEC_LOOP:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "VEC_LOOP:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "VEC_LOOP:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "VEC_LOOP:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "VEC_LOOP:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "VEC_LOOP:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "VEC_LOOP:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "VEC_LOOP:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/VEC_LOOP:mux#3.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-203 -attr oid 201 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-204 -attr oid 202 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-205 -attr oid 203 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-206 -attr oid 204 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-207 -attr oid 205 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-208 -attr oid 206 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-209 -attr oid 207 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-210 -attr oid 208 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-211 -attr oid 209 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-212 -attr oid 210 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt}
load port {vec:rsci.oswt#1} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-213 -attr oid 211 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-214 -attr oid 212 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-215 -attr oid 213 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-216 -attr oid 214 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-217 -attr oid 215 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-218 -attr oid 216 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-219 -attr oid 217 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load port {vec:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-220 -attr oid 218 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt.pff}
load port {vec:rsci.oswt#1.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-221 -attr oid 219 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} \
     port {vec:rsci.biwt} output \
     port {vec:rsci.bdwt} output \
     port {vec:rsci.biwt#1} output \
     port {vec:rsci.bdwt#2} output \
     portBus vec:rsci.wea_d.core.sct(1:0) output 2 {vec:rsci.wea_d.core.sct(1)} {vec:rsci.wea_d.core.sct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} \
     port {core.wten.pff} input \
     port {vec:rsci.oswt.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} \
     portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} \
     port {vec:rsci.biwt} input \
     port {vec:rsci.bdwt} input \
     port {vec:rsci.biwt#1} input \
     port {vec:rsci.bdwt#2} input \

load net {vec:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-222 -attr oid 220 -attr vt d
load net {vec:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-223 -attr oid 221 -attr vt d
load net {vec:rsci.biwt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-224 -attr oid 222 -attr vt d
load net {vec:rsci.bdwt#2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-225 -attr oid 223 -attr vt d
load net {vec:rsci.wea_d.core.sct(0)} -attr vt d
load net {vec:rsci.wea_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.sct} 2 {vec:rsci.wea_d.core.sct(0)} {vec:rsci.wea_d.core.sct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-226 -attr oid 224 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-227 -attr oid 225 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-228 -attr oid 226 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {vec:rsci.da_d.reg(0)} -attr vt d
load net {vec:rsci.da_d.reg(1)} -attr vt d
load net {vec:rsci.da_d.reg(2)} -attr vt d
load net {vec:rsci.da_d.reg(3)} -attr vt d
load net {vec:rsci.da_d.reg(4)} -attr vt d
load net {vec:rsci.da_d.reg(5)} -attr vt d
load net {vec:rsci.da_d.reg(6)} -attr vt d
load net {vec:rsci.da_d.reg(7)} -attr vt d
load net {vec:rsci.da_d.reg(8)} -attr vt d
load net {vec:rsci.da_d.reg(9)} -attr vt d
load net {vec:rsci.da_d.reg(10)} -attr vt d
load net {vec:rsci.da_d.reg(11)} -attr vt d
load net {vec:rsci.da_d.reg(12)} -attr vt d
load net {vec:rsci.da_d.reg(13)} -attr vt d
load net {vec:rsci.da_d.reg(14)} -attr vt d
load net {vec:rsci.da_d.reg(15)} -attr vt d
load net {vec:rsci.da_d.reg(16)} -attr vt d
load net {vec:rsci.da_d.reg(17)} -attr vt d
load net {vec:rsci.da_d.reg(18)} -attr vt d
load net {vec:rsci.da_d.reg(19)} -attr vt d
load net {vec:rsci.da_d.reg(20)} -attr vt d
load net {vec:rsci.da_d.reg(21)} -attr vt d
load net {vec:rsci.da_d.reg(22)} -attr vt d
load net {vec:rsci.da_d.reg(23)} -attr vt d
load net {vec:rsci.da_d.reg(24)} -attr vt d
load net {vec:rsci.da_d.reg(25)} -attr vt d
load net {vec:rsci.da_d.reg(26)} -attr vt d
load net {vec:rsci.da_d.reg(27)} -attr vt d
load net {vec:rsci.da_d.reg(28)} -attr vt d
load net {vec:rsci.da_d.reg(29)} -attr vt d
load net {vec:rsci.da_d.reg(30)} -attr vt d
load net {vec:rsci.da_d.reg(31)} -attr vt d
load netBundle {vec:rsci.da_d.reg} 32 {vec:rsci.da_d.reg(0)} {vec:rsci.da_d.reg(1)} {vec:rsci.da_d.reg(2)} {vec:rsci.da_d.reg(3)} {vec:rsci.da_d.reg(4)} {vec:rsci.da_d.reg(5)} {vec:rsci.da_d.reg(6)} {vec:rsci.da_d.reg(7)} {vec:rsci.da_d.reg(8)} {vec:rsci.da_d.reg(9)} {vec:rsci.da_d.reg(10)} {vec:rsci.da_d.reg(11)} {vec:rsci.da_d.reg(12)} {vec:rsci.da_d.reg(13)} {vec:rsci.da_d.reg(14)} {vec:rsci.da_d.reg(15)} {vec:rsci.da_d.reg(16)} {vec:rsci.da_d.reg(17)} {vec:rsci.da_d.reg(18)} {vec:rsci.da_d.reg(19)} {vec:rsci.da_d.reg(20)} {vec:rsci.da_d.reg(21)} {vec:rsci.da_d.reg(22)} {vec:rsci.da_d.reg(23)} {vec:rsci.da_d.reg(24)} {vec:rsci.da_d.reg(25)} {vec:rsci.da_d.reg(26)} {vec:rsci.da_d.reg(27)} {vec:rsci.da_d.reg(28)} {vec:rsci.da_d.reg(29)} {vec:rsci.da_d.reg(30)} {vec:rsci.da_d.reg(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-229 -attr oid 227 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {VEC_LOOP:conc#6.itm(0)} -attr vt d
load net {VEC_LOOP:conc#6.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#6.itm} 2 {VEC_LOOP:conc#6.itm(0)} {VEC_LOOP:conc#6.itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-230 -attr oid 228 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {VEC_LOOP:conc#7.itm(0)} -attr vt d
load net {VEC_LOOP:conc#7.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#7.itm} 2 {VEC_LOOP:conc#7.itm(0)} {VEC_LOOP:conc#7.itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-231 -attr oid 229 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {VEC_LOOP:conc#8.itm(0)} -attr vt d
load net {VEC_LOOP:conc#8.itm(1)} -attr vt d
load net {VEC_LOOP:conc#8.itm(2)} -attr vt d
load net {VEC_LOOP:conc#8.itm(3)} -attr vt d
load net {VEC_LOOP:conc#8.itm(4)} -attr vt d
load net {VEC_LOOP:conc#8.itm(5)} -attr vt d
load net {VEC_LOOP:conc#8.itm(6)} -attr vt d
load net {VEC_LOOP:conc#8.itm(7)} -attr vt d
load net {VEC_LOOP:conc#8.itm(8)} -attr vt d
load net {VEC_LOOP:conc#8.itm(9)} -attr vt d
load net {VEC_LOOP:conc#8.itm(10)} -attr vt d
load net {VEC_LOOP:conc#8.itm(11)} -attr vt d
load net {VEC_LOOP:conc#8.itm(12)} -attr vt d
load net {VEC_LOOP:conc#8.itm(13)} -attr vt d
load net {VEC_LOOP:conc#8.itm(14)} -attr vt d
load net {VEC_LOOP:conc#8.itm(15)} -attr vt d
load net {VEC_LOOP:conc#8.itm(16)} -attr vt d
load net {VEC_LOOP:conc#8.itm(17)} -attr vt d
load net {VEC_LOOP:conc#8.itm(18)} -attr vt d
load net {VEC_LOOP:conc#8.itm(19)} -attr vt d
load net {VEC_LOOP:conc#8.itm(20)} -attr vt d
load net {VEC_LOOP:conc#8.itm(21)} -attr vt d
load net {VEC_LOOP:conc#8.itm(22)} -attr vt d
load net {VEC_LOOP:conc#8.itm(23)} -attr vt d
load net {VEC_LOOP:conc#8.itm(24)} -attr vt d
load net {VEC_LOOP:conc#8.itm(25)} -attr vt d
load net {VEC_LOOP:conc#8.itm(26)} -attr vt d
load net {VEC_LOOP:conc#8.itm(27)} -attr vt d
load net {VEC_LOOP:conc#8.itm(28)} -attr vt d
load net {VEC_LOOP:conc#8.itm(29)} -attr vt d
load net {VEC_LOOP:conc#8.itm(30)} -attr vt d
load net {VEC_LOOP:conc#8.itm(31)} -attr vt d
load net {VEC_LOOP:conc#8.itm(32)} -attr vt d
load net {VEC_LOOP:conc#8.itm(33)} -attr vt d
load net {VEC_LOOP:conc#8.itm(34)} -attr vt d
load net {VEC_LOOP:conc#8.itm(35)} -attr vt d
load net {VEC_LOOP:conc#8.itm(36)} -attr vt d
load net {VEC_LOOP:conc#8.itm(37)} -attr vt d
load net {VEC_LOOP:conc#8.itm(38)} -attr vt d
load net {VEC_LOOP:conc#8.itm(39)} -attr vt d
load net {VEC_LOOP:conc#8.itm(40)} -attr vt d
load net {VEC_LOOP:conc#8.itm(41)} -attr vt d
load net {VEC_LOOP:conc#8.itm(42)} -attr vt d
load net {VEC_LOOP:conc#8.itm(43)} -attr vt d
load net {VEC_LOOP:conc#8.itm(44)} -attr vt d
load net {VEC_LOOP:conc#8.itm(45)} -attr vt d
load net {VEC_LOOP:conc#8.itm(46)} -attr vt d
load net {VEC_LOOP:conc#8.itm(47)} -attr vt d
load net {VEC_LOOP:conc#8.itm(48)} -attr vt d
load net {VEC_LOOP:conc#8.itm(49)} -attr vt d
load net {VEC_LOOP:conc#8.itm(50)} -attr vt d
load net {VEC_LOOP:conc#8.itm(51)} -attr vt d
load net {VEC_LOOP:conc#8.itm(52)} -attr vt d
load net {VEC_LOOP:conc#8.itm(53)} -attr vt d
load net {VEC_LOOP:conc#8.itm(54)} -attr vt d
load net {VEC_LOOP:conc#8.itm(55)} -attr vt d
load net {VEC_LOOP:conc#8.itm(56)} -attr vt d
load net {VEC_LOOP:conc#8.itm(57)} -attr vt d
load net {VEC_LOOP:conc#8.itm(58)} -attr vt d
load net {VEC_LOOP:conc#8.itm(59)} -attr vt d
load net {VEC_LOOP:conc#8.itm(60)} -attr vt d
load net {VEC_LOOP:conc#8.itm(61)} -attr vt d
load net {VEC_LOOP:conc#8.itm(62)} -attr vt d
load net {VEC_LOOP:conc#8.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#8.itm} 64 {VEC_LOOP:conc#8.itm(0)} {VEC_LOOP:conc#8.itm(1)} {VEC_LOOP:conc#8.itm(2)} {VEC_LOOP:conc#8.itm(3)} {VEC_LOOP:conc#8.itm(4)} {VEC_LOOP:conc#8.itm(5)} {VEC_LOOP:conc#8.itm(6)} {VEC_LOOP:conc#8.itm(7)} {VEC_LOOP:conc#8.itm(8)} {VEC_LOOP:conc#8.itm(9)} {VEC_LOOP:conc#8.itm(10)} {VEC_LOOP:conc#8.itm(11)} {VEC_LOOP:conc#8.itm(12)} {VEC_LOOP:conc#8.itm(13)} {VEC_LOOP:conc#8.itm(14)} {VEC_LOOP:conc#8.itm(15)} {VEC_LOOP:conc#8.itm(16)} {VEC_LOOP:conc#8.itm(17)} {VEC_LOOP:conc#8.itm(18)} {VEC_LOOP:conc#8.itm(19)} {VEC_LOOP:conc#8.itm(20)} {VEC_LOOP:conc#8.itm(21)} {VEC_LOOP:conc#8.itm(22)} {VEC_LOOP:conc#8.itm(23)} {VEC_LOOP:conc#8.itm(24)} {VEC_LOOP:conc#8.itm(25)} {VEC_LOOP:conc#8.itm(26)} {VEC_LOOP:conc#8.itm(27)} {VEC_LOOP:conc#8.itm(28)} {VEC_LOOP:conc#8.itm(29)} {VEC_LOOP:conc#8.itm(30)} {VEC_LOOP:conc#8.itm(31)} {VEC_LOOP:conc#8.itm(32)} {VEC_LOOP:conc#8.itm(33)} {VEC_LOOP:conc#8.itm(34)} {VEC_LOOP:conc#8.itm(35)} {VEC_LOOP:conc#8.itm(36)} {VEC_LOOP:conc#8.itm(37)} {VEC_LOOP:conc#8.itm(38)} {VEC_LOOP:conc#8.itm(39)} {VEC_LOOP:conc#8.itm(40)} {VEC_LOOP:conc#8.itm(41)} {VEC_LOOP:conc#8.itm(42)} {VEC_LOOP:conc#8.itm(43)} {VEC_LOOP:conc#8.itm(44)} {VEC_LOOP:conc#8.itm(45)} {VEC_LOOP:conc#8.itm(46)} {VEC_LOOP:conc#8.itm(47)} {VEC_LOOP:conc#8.itm(48)} {VEC_LOOP:conc#8.itm(49)} {VEC_LOOP:conc#8.itm(50)} {VEC_LOOP:conc#8.itm(51)} {VEC_LOOP:conc#8.itm(52)} {VEC_LOOP:conc#8.itm(53)} {VEC_LOOP:conc#8.itm(54)} {VEC_LOOP:conc#8.itm(55)} {VEC_LOOP:conc#8.itm(56)} {VEC_LOOP:conc#8.itm(57)} {VEC_LOOP:conc#8.itm(58)} {VEC_LOOP:conc#8.itm(59)} {VEC_LOOP:conc#8.itm(60)} {VEC_LOOP:conc#8.itm(61)} {VEC_LOOP:conc#8.itm(62)} {VEC_LOOP:conc#8.itm(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-232 -attr oid 230 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm} 32 {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(0)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(1)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(2)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(3)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(4)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(5)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(6)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(7)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(8)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(9)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(10)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(11)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(12)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(13)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(14)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(15)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(16)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(17)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(18)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(19)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(20)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(21)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(22)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(23)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(24)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(25)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(26)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(27)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(28)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(29)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(30)} {VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-233 -attr oid 231 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:slc(vec:rsci.da_d.core)(31-0).itm}
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-234 -attr oid 232 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-235 -attr oid 233 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-236 -attr oid 234 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-237 -attr oid 235 -attr vt d
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-238 -attr oid 236 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-239 -attr oid 237 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-240 -attr oid 238 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-241 -attr oid 239 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.wea_d.core.sct(0)} -port {vec:rsci.wea_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.wea_d.core.sct(1)} -port {vec:rsci.wea_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-242 -attr oid 240 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-243 -attr oid 241 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-244 -attr oid 242 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-245 -attr oid 243 -attr vt d
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-246 -attr oid 244 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-247 -attr oid 245 -attr vt d
load net {vec:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-248 -attr oid 246 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-249 -attr oid 247 -attr vt d
load net {vec:rsci.oswt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-250 -attr oid 248 -attr vt d
load net {vec:rsci.oswt#1} -port {vec:rsci.oswt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-251 -attr oid 249 -attr vt d
load net {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-252 -attr oid 250 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load net {vec:rsci.da_d.core(0)} -port {vec:rsci.da_d.core(0)} -attr vt d
load net {vec:rsci.da_d.core(1)} -port {vec:rsci.da_d.core(1)} -attr vt d
load net {vec:rsci.da_d.core(2)} -port {vec:rsci.da_d.core(2)} -attr vt d
load net {vec:rsci.da_d.core(3)} -port {vec:rsci.da_d.core(3)} -attr vt d
load net {vec:rsci.da_d.core(4)} -port {vec:rsci.da_d.core(4)} -attr vt d
load net {vec:rsci.da_d.core(5)} -port {vec:rsci.da_d.core(5)} -attr vt d
load net {vec:rsci.da_d.core(6)} -port {vec:rsci.da_d.core(6)} -attr vt d
load net {vec:rsci.da_d.core(7)} -port {vec:rsci.da_d.core(7)} -attr vt d
load net {vec:rsci.da_d.core(8)} -port {vec:rsci.da_d.core(8)} -attr vt d
load net {vec:rsci.da_d.core(9)} -port {vec:rsci.da_d.core(9)} -attr vt d
load net {vec:rsci.da_d.core(10)} -port {vec:rsci.da_d.core(10)} -attr vt d
load net {vec:rsci.da_d.core(11)} -port {vec:rsci.da_d.core(11)} -attr vt d
load net {vec:rsci.da_d.core(12)} -port {vec:rsci.da_d.core(12)} -attr vt d
load net {vec:rsci.da_d.core(13)} -port {vec:rsci.da_d.core(13)} -attr vt d
load net {vec:rsci.da_d.core(14)} -port {vec:rsci.da_d.core(14)} -attr vt d
load net {vec:rsci.da_d.core(15)} -port {vec:rsci.da_d.core(15)} -attr vt d
load net {vec:rsci.da_d.core(16)} -port {vec:rsci.da_d.core(16)} -attr vt d
load net {vec:rsci.da_d.core(17)} -port {vec:rsci.da_d.core(17)} -attr vt d
load net {vec:rsci.da_d.core(18)} -port {vec:rsci.da_d.core(18)} -attr vt d
load net {vec:rsci.da_d.core(19)} -port {vec:rsci.da_d.core(19)} -attr vt d
load net {vec:rsci.da_d.core(20)} -port {vec:rsci.da_d.core(20)} -attr vt d
load net {vec:rsci.da_d.core(21)} -port {vec:rsci.da_d.core(21)} -attr vt d
load net {vec:rsci.da_d.core(22)} -port {vec:rsci.da_d.core(22)} -attr vt d
load net {vec:rsci.da_d.core(23)} -port {vec:rsci.da_d.core(23)} -attr vt d
load net {vec:rsci.da_d.core(24)} -port {vec:rsci.da_d.core(24)} -attr vt d
load net {vec:rsci.da_d.core(25)} -port {vec:rsci.da_d.core(25)} -attr vt d
load net {vec:rsci.da_d.core(26)} -port {vec:rsci.da_d.core(26)} -attr vt d
load net {vec:rsci.da_d.core(27)} -port {vec:rsci.da_d.core(27)} -attr vt d
load net {vec:rsci.da_d.core(28)} -port {vec:rsci.da_d.core(28)} -attr vt d
load net {vec:rsci.da_d.core(29)} -port {vec:rsci.da_d.core(29)} -attr vt d
load net {vec:rsci.da_d.core(30)} -port {vec:rsci.da_d.core(30)} -attr vt d
load net {vec:rsci.da_d.core(31)} -port {vec:rsci.da_d.core(31)} -attr vt d
load net {vec:rsci.da_d.core(32)} -port {vec:rsci.da_d.core(32)} -attr vt d
load net {vec:rsci.da_d.core(33)} -port {vec:rsci.da_d.core(33)} -attr vt d
load net {vec:rsci.da_d.core(34)} -port {vec:rsci.da_d.core(34)} -attr vt d
load net {vec:rsci.da_d.core(35)} -port {vec:rsci.da_d.core(35)} -attr vt d
load net {vec:rsci.da_d.core(36)} -port {vec:rsci.da_d.core(36)} -attr vt d
load net {vec:rsci.da_d.core(37)} -port {vec:rsci.da_d.core(37)} -attr vt d
load net {vec:rsci.da_d.core(38)} -port {vec:rsci.da_d.core(38)} -attr vt d
load net {vec:rsci.da_d.core(39)} -port {vec:rsci.da_d.core(39)} -attr vt d
load net {vec:rsci.da_d.core(40)} -port {vec:rsci.da_d.core(40)} -attr vt d
load net {vec:rsci.da_d.core(41)} -port {vec:rsci.da_d.core(41)} -attr vt d
load net {vec:rsci.da_d.core(42)} -port {vec:rsci.da_d.core(42)} -attr vt d
load net {vec:rsci.da_d.core(43)} -port {vec:rsci.da_d.core(43)} -attr vt d
load net {vec:rsci.da_d.core(44)} -port {vec:rsci.da_d.core(44)} -attr vt d
load net {vec:rsci.da_d.core(45)} -port {vec:rsci.da_d.core(45)} -attr vt d
load net {vec:rsci.da_d.core(46)} -port {vec:rsci.da_d.core(46)} -attr vt d
load net {vec:rsci.da_d.core(47)} -port {vec:rsci.da_d.core(47)} -attr vt d
load net {vec:rsci.da_d.core(48)} -port {vec:rsci.da_d.core(48)} -attr vt d
load net {vec:rsci.da_d.core(49)} -port {vec:rsci.da_d.core(49)} -attr vt d
load net {vec:rsci.da_d.core(50)} -port {vec:rsci.da_d.core(50)} -attr vt d
load net {vec:rsci.da_d.core(51)} -port {vec:rsci.da_d.core(51)} -attr vt d
load net {vec:rsci.da_d.core(52)} -port {vec:rsci.da_d.core(52)} -attr vt d
load net {vec:rsci.da_d.core(53)} -port {vec:rsci.da_d.core(53)} -attr vt d
load net {vec:rsci.da_d.core(54)} -port {vec:rsci.da_d.core(54)} -attr vt d
load net {vec:rsci.da_d.core(55)} -port {vec:rsci.da_d.core(55)} -attr vt d
load net {vec:rsci.da_d.core(56)} -port {vec:rsci.da_d.core(56)} -attr vt d
load net {vec:rsci.da_d.core(57)} -port {vec:rsci.da_d.core(57)} -attr vt d
load net {vec:rsci.da_d.core(58)} -port {vec:rsci.da_d.core(58)} -attr vt d
load net {vec:rsci.da_d.core(59)} -port {vec:rsci.da_d.core(59)} -attr vt d
load net {vec:rsci.da_d.core(60)} -port {vec:rsci.da_d.core(60)} -attr vt d
load net {vec:rsci.da_d.core(61)} -port {vec:rsci.da_d.core(61)} -attr vt d
load net {vec:rsci.da_d.core(62)} -port {vec:rsci.da_d.core(62)} -attr vt d
load net {vec:rsci.da_d.core(63)} -port {vec:rsci.da_d.core(63)} -attr vt d
load netBundle {vec:rsci.da_d.core} 64 {vec:rsci.da_d.core(0)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-253 -attr oid 251 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.core}
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-254 -attr oid 252 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(0)} -port {vec:rsci.qa_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -port {vec:rsci.qa_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -port {vec:rsci.qa_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -port {vec:rsci.qa_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -port {vec:rsci.qa_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -port {vec:rsci.qa_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -port {vec:rsci.qa_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -port {vec:rsci.qa_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -port {vec:rsci.qa_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -port {vec:rsci.qa_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -port {vec:rsci.qa_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -port {vec:rsci.qa_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -port {vec:rsci.qa_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -port {vec:rsci.qa_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -port {vec:rsci.qa_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -port {vec:rsci.qa_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -port {vec:rsci.qa_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -port {vec:rsci.qa_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -port {vec:rsci.qa_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -port {vec:rsci.qa_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -port {vec:rsci.qa_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -port {vec:rsci.qa_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -port {vec:rsci.qa_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -port {vec:rsci.qa_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -port {vec:rsci.qa_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -port {vec:rsci.qa_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -port {vec:rsci.qa_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -port {vec:rsci.qa_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -port {vec:rsci.qa_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -port {vec:rsci.qa_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -port {vec:rsci.qa_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -port {vec:rsci.qa_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -port {vec:rsci.qa_d.mxwt(32)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -port {vec:rsci.qa_d.mxwt(33)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -port {vec:rsci.qa_d.mxwt(34)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -port {vec:rsci.qa_d.mxwt(35)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -port {vec:rsci.qa_d.mxwt(36)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -port {vec:rsci.qa_d.mxwt(37)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -port {vec:rsci.qa_d.mxwt(38)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -port {vec:rsci.qa_d.mxwt(39)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -port {vec:rsci.qa_d.mxwt(40)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -port {vec:rsci.qa_d.mxwt(41)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -port {vec:rsci.qa_d.mxwt(42)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -port {vec:rsci.qa_d.mxwt(43)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -port {vec:rsci.qa_d.mxwt(44)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -port {vec:rsci.qa_d.mxwt(45)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -port {vec:rsci.qa_d.mxwt(46)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -port {vec:rsci.qa_d.mxwt(47)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -port {vec:rsci.qa_d.mxwt(48)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -port {vec:rsci.qa_d.mxwt(49)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -port {vec:rsci.qa_d.mxwt(50)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -port {vec:rsci.qa_d.mxwt(51)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -port {vec:rsci.qa_d.mxwt(52)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -port {vec:rsci.qa_d.mxwt(53)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -port {vec:rsci.qa_d.mxwt(54)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -port {vec:rsci.qa_d.mxwt(55)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -port {vec:rsci.qa_d.mxwt(56)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -port {vec:rsci.qa_d.mxwt(57)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -port {vec:rsci.qa_d.mxwt(58)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -port {vec:rsci.qa_d.mxwt(59)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -port {vec:rsci.qa_d.mxwt(60)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -port {vec:rsci.qa_d.mxwt(61)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -port {vec:rsci.qa_d.mxwt(62)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -port {vec:rsci.qa_d.mxwt(63)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-255 -attr oid 253 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load net {vec:rsci.wea_d.core.psct(0)} -port {vec:rsci.wea_d.core.psct(0)} -attr vt d
load net {vec:rsci.wea_d.core.psct(1)} -port {vec:rsci.wea_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.wea_d.core.psct} 2 {vec:rsci.wea_d.core.psct(0)} {vec:rsci.wea_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-256 -attr oid 254 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-257 -attr oid 255 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-258 -attr oid 256 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-259 -attr oid 257 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-260 -attr oid 258 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct}
load net {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-261 -attr oid 259 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-262 -attr oid 260 -attr vt d
load net {vec:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-263 -attr oid 261 -attr vt d
load net {vec:rsci.oswt.pff} -port {vec:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-264 -attr oid 262 -attr vt d
load net {vec:rsci.oswt#1.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-265 -attr oid 263 -attr vt d
load net {vec:rsci.oswt#1.pff} -port {vec:rsci.oswt#1.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-266 -attr oid 264 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-267 -attr oid 265 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst} -attr area 10.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-268 -attr oid 266 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-269 -attr oid 267 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten}
load net {vec:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-270 -attr oid 268 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt}
load net {vec:rsci.oswt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-271 -attr oid 269 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1}
load net {vec:rsci.wea_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#6.itm}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#7.itm}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-272 -attr oid 270 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-273 -attr oid 271 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-274 -attr oid 272 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt#2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-275 -attr oid 273 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
load net {vec:rsci.wea_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.wea_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.wea_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.wea_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.sct}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-276 -attr oid 274 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/core.wten.pff}
load net {vec:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-277 -attr oid 275 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt.pff}
load net {vec:rsci.oswt#1.pff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt#1.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-278 -attr oid 276 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.oswt#1.pff}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-279 -attr oid 277 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst} -attr area 68.006000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-280 -attr oid 278 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-281 -attr oid 279 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/rst}
load net {vec:rsci.da_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.da_d.reg}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d}
load net {vec:rsci.da_d.core(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.da_d.core(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(32)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(33)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(34)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(35)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(36)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(37)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(38)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(39)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(40)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(41)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(42)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(43)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(44)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(45)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(46)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(47)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(48)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(49)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(50)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(51)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(52)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(53)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(54)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(55)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(56)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(57)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(58)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(59)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(60)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(61)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(62)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.da_d.core(63)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/VEC_LOOP:conc#8.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.qa_d.mxwt}
load net {vec:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-282 -attr oid 280 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-283 -attr oid 281 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt}
load net {vec:rsci.biwt#1} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-284 -attr oid 282 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.biwt#1}
load net {vec:rsci.bdwt#2} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt#2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-285 -attr oid 283 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1/vec:rsci.bdwt#2}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {ensig.cgo_iro} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-286 -attr oid 284 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load port {ensig.cgo_iro#1} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-287 -attr oid 285 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-288 -attr oid 286 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load port {ensig.cgo} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-289 -attr oid 287 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-290 -attr oid 288 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load port {ensig.cgo#1} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-291 -attr oid 289 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-292 -attr oid 290 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {ensig.cgo_iro} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-293 -attr oid 291 -attr vt d
load net {ensig.cgo_iro} -port {ensig.cgo_iro} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-294 -attr oid 292 -attr vt d
load net {ensig.cgo_iro#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-295 -attr oid 293 -attr vt d
load net {ensig.cgo_iro#1} -port {ensig.cgo_iro#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-296 -attr oid 294 -attr vt d
load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-297 -attr oid 295 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-298 -attr oid 296 -attr vt d
load net {ensig.cgo} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-299 -attr oid 297 -attr vt d
load net {ensig.cgo} -port {ensig.cgo} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-300 -attr oid 298 -attr vt d
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-301 -attr oid 299 -attr vt d
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-302 -attr oid 300 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load net {ensig.cgo#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-303 -attr oid 301 -attr vt d
load net {ensig.cgo#1} -port {ensig.cgo#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-304 -attr oid 302 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-305 -attr oid 303 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-306 -attr oid 304 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#2" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-307 -attr oid 305 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo} -pin  "VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo}
load net {ensig.cgo_iro} -pin  "VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-308 -attr oid 306 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#2.itm}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load inst "VEC_LOOP:or#3" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-309 -attr oid 307 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {ensig.cgo#1} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo#1}
load net {ensig.cgo_iro#1} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/ensig.cgo_iro#1}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-310 -attr oid 308 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/core.wen}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/VEC_LOOP:or#3.itm}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-311 -attr oid 309 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-312 -attr oid 310 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-313 -attr oid 311 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load port {twiddle:rsci.biwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-314 -attr oid 312 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-315 -attr oid 313 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-316 -attr oid 314 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-317 -attr oid 315 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-318 -attr oid 316 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-319 -attr oid 317 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-320 -attr oid 318 -attr vt d
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-321 -attr oid 319 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-322 -attr oid 320 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-323 -attr oid 321 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-324 -attr oid 322 -attr vt d
load net {twiddle:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-325 -attr oid 323 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-326 -attr oid 324 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-327 -attr oid 325 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-328 -attr oid 326 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-329 -attr oid 327 -attr vt d
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-330 -attr oid 328 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-331 -attr oid 329 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-332 -attr oid 330 -attr vt d
load net {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-333 -attr oid 331 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-334 -attr oid 332 -attr vt d
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-335 -attr oid 333 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load inst "COMP_LOOP:twiddle_f:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-336 -attr oid 334 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_f:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-337 -attr oid 335 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:not.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not.itm}
load net {twiddle:rsci.oswt} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load inst "COMP_LOOP:twiddle_f:not#1" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-338 -attr oid 336 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_f:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_f:not#1.itm} -pin  "COMP_LOOP:twiddle_f:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1.itm}
load inst "COMP_LOOP:twiddle_f:and#4" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-339 -attr oid 337 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_f:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt.pff}
load net {COMP_LOOP:twiddle_f:not#1.itm} -pin  "COMP_LOOP:twiddle_f:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/COMP_LOOP:twiddle_f:not#1.itm}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "COMP_LOOP:twiddle_f:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-340 -attr oid 338 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-341 -attr oid 339 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-342 -attr oid 340 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-343 -attr oid 341 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load port {twiddle:rsci.biwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-344 -attr oid 342 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-345 -attr oid 343 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle:rsci.qb_d.bfwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.bfwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.bfwt} 32 {twiddle:rsci.qb_d.bfwt(0)} {twiddle:rsci.qb_d.bfwt(1)} {twiddle:rsci.qb_d.bfwt(2)} {twiddle:rsci.qb_d.bfwt(3)} {twiddle:rsci.qb_d.bfwt(4)} {twiddle:rsci.qb_d.bfwt(5)} {twiddle:rsci.qb_d.bfwt(6)} {twiddle:rsci.qb_d.bfwt(7)} {twiddle:rsci.qb_d.bfwt(8)} {twiddle:rsci.qb_d.bfwt(9)} {twiddle:rsci.qb_d.bfwt(10)} {twiddle:rsci.qb_d.bfwt(11)} {twiddle:rsci.qb_d.bfwt(12)} {twiddle:rsci.qb_d.bfwt(13)} {twiddle:rsci.qb_d.bfwt(14)} {twiddle:rsci.qb_d.bfwt(15)} {twiddle:rsci.qb_d.bfwt(16)} {twiddle:rsci.qb_d.bfwt(17)} {twiddle:rsci.qb_d.bfwt(18)} {twiddle:rsci.qb_d.bfwt(19)} {twiddle:rsci.qb_d.bfwt(20)} {twiddle:rsci.qb_d.bfwt(21)} {twiddle:rsci.qb_d.bfwt(22)} {twiddle:rsci.qb_d.bfwt(23)} {twiddle:rsci.qb_d.bfwt(24)} {twiddle:rsci.qb_d.bfwt(25)} {twiddle:rsci.qb_d.bfwt(26)} {twiddle:rsci.qb_d.bfwt(27)} {twiddle:rsci.qb_d.bfwt(28)} {twiddle:rsci.qb_d.bfwt(29)} {twiddle:rsci.qb_d.bfwt(30)} {twiddle:rsci.qb_d.bfwt(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-346 -attr oid 344 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-347 -attr oid 345 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-348 -attr oid 346 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-349 -attr oid 347 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-350 -attr oid 348 -attr vt d
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-351 -attr oid 349 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(0)} -port {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -port {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -port {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -port {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -port {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -port {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -port {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -port {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -port {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -port {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -port {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -port {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -port {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -port {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -port {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -port {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -port {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -port {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -port {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -port {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -port {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -port {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -port {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -port {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -port {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -port {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -port {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -port {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -port {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -port {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -port {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -port {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-352 -attr oid 350 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.mxwt} 32 {twiddle:rsci.qb_d.mxwt(0)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-353 -attr oid 351 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(0)} -port {twiddle:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -port {twiddle:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -port {twiddle:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -port {twiddle:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -port {twiddle:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -port {twiddle:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -port {twiddle:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -port {twiddle:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -port {twiddle:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -port {twiddle:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -port {twiddle:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -port {twiddle:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -port {twiddle:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -port {twiddle:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -port {twiddle:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -port {twiddle:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -port {twiddle:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -port {twiddle:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -port {twiddle:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -port {twiddle:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -port {twiddle:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -port {twiddle:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -port {twiddle:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -port {twiddle:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -port {twiddle:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -port {twiddle:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -port {twiddle:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -port {twiddle:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -port {twiddle:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -port {twiddle:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -port {twiddle:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -port {twiddle:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-354 -attr oid 352 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-355 -attr oid 353 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-356 -attr oid 354 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-357 -attr oid 355 -attr vt d
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-358 -attr oid 356 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.biwt} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-359 -attr oid 357 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor#1.itm}
load net {twiddle:rsci.bdwt} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load inst "reg(twiddle:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-360 -attr oid 358 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "reg(twiddle:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:nor.itm}
load net {GND} -pin  "reg(twiddle:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle:rsci.bcwt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-361 -attr oid 359 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/rst}
load net {twiddle:rsci.bcwt} -pin  "reg(twiddle:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load inst "reg(twiddle:rsci.qb_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-362 -attr oid 360 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qb_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qb_d(0)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {clk} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-363 -attr oid 361 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/clk}
load net {twiddle:rsci.biwt} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.qb_d.bfwt(0)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(1)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(2)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(3)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(4)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(5)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(6)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(7)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(8)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(9)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(10)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(11)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(12)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(13)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(14)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(15)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(16)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(17)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(18)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(19)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(20)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(21)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(22)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(23)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(24)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(25)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(26)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(27)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(28)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(29)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(30)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(31)} -pin  "reg(twiddle:rsci.qb_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load inst "COMP_LOOP:twiddle_f:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-364 -attr oid 362 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/COMP_LOOP:twiddle_f:mux#1} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.qb_d(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d.bfwt(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.qb_d.bfwt(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.bfwt}
load net {twiddle:rsci.bcwt} -pin  "COMP_LOOP:twiddle_f:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_f:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/twiddle:rsci.qb_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-365 -attr oid 363 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-366 -attr oid 364 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-367 -attr oid 365 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-368 -attr oid 366 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-369 -attr oid 367 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-370 -attr oid 368 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-371 -attr oid 369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-372 -attr oid 370 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load port {twiddle:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-373 -attr oid 371 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-374 -attr oid 372 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.biwt} output \
     port {twiddle:rsci.bdwt} output \
     port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output \
     port {twiddle:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} \
     portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} \
     port {twiddle:rsci.biwt} input \
     port {twiddle:rsci.bdwt} input \

load net {twiddle:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-375 -attr oid 373 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-376 -attr oid 374 -attr vt d
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-377 -attr oid 375 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-378 -attr oid 376 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-379 -attr oid 377 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-380 -attr oid 378 -attr vt d
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-381 -attr oid 379 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(0)} -port {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -port {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -port {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -port {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -port {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -port {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -port {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -port {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -port {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -port {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -port {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -port {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -port {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -port {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -port {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -port {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -port {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -port {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -port {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -port {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -port {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -port {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -port {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -port {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -port {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -port {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -port {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -port {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -port {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -port {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -port {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -port {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-382 -attr oid 380 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-383 -attr oid 381 -attr vt d
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-384 -attr oid 382 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-385 -attr oid 383 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-386 -attr oid 384 -attr vt d
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-387 -attr oid 385 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-388 -attr oid 386 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-389 -attr oid 387 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-390 -attr oid 388 -attr vt d
load net {twiddle:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.mxwt} 32 {twiddle:rsci.qb_d.mxwt(0)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-391 -attr oid 389 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(0)} -port {twiddle:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -port {twiddle:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -port {twiddle:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -port {twiddle:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -port {twiddle:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -port {twiddle:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -port {twiddle:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -port {twiddle:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -port {twiddle:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -port {twiddle:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -port {twiddle:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -port {twiddle:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -port {twiddle:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -port {twiddle:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -port {twiddle:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -port {twiddle:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -port {twiddle:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -port {twiddle:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -port {twiddle:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -port {twiddle:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -port {twiddle:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -port {twiddle:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -port {twiddle:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -port {twiddle:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -port {twiddle:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -port {twiddle:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -port {twiddle:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -port {twiddle:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -port {twiddle:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -port {twiddle:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -port {twiddle:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -port {twiddle:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-392 -attr oid 390 -attr vt d
load net {twiddle:rsci.oswt.pff} -port {twiddle:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-393 -attr oid 391 -attr vt d
load net {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-394 -attr oid 392 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-395 -attr oid 393 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-396 -attr oid 394 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-397 -attr oid 395 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-398 -attr oid 396 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten}
load net {twiddle:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-399 -attr oid 397 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-400 -attr oid 398 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-401 -attr oid 399 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-402 -attr oid 400 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-403 -attr oid 401 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.oswt.pff}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-404 -attr oid 402 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/core.wten.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-405 -attr oid 403 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-406 -attr oid 404 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-407 -attr oid 405 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/rst}
load net {twiddle:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-408 -attr oid 406 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-409 -attr oid 407 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1/twiddle:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-410 -attr oid 408 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-411 -attr oid 409 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-412 -attr oid 410 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load port {twiddle_h:rsci.biwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-413 -attr oid 411 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-414 -attr oid 412 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-415 -attr oid 413 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-416 -attr oid 414 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-417 -attr oid 415 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-418 -attr oid 416 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-419 -attr oid 417 -attr vt d
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-420 -attr oid 418 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-421 -attr oid 419 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-422 -attr oid 420 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-423 -attr oid 421 -attr vt d
load net {twiddle_h:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-424 -attr oid 422 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-425 -attr oid 423 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-426 -attr oid 424 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-427 -attr oid 425 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-428 -attr oid 426 -attr vt d
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-429 -attr oid 427 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-430 -attr oid 428 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-431 -attr oid 429 -attr vt d
load net {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-432 -attr oid 430 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-433 -attr oid 431 -attr vt d
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-434 -attr oid 432 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {core.wen} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wen}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load inst "COMP_LOOP:twiddle_help:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-435 -attr oid 433 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "COMP_LOOP:twiddle_help:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten}
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load inst "COMP_LOOP:twiddle_help:and#2" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-436 -attr oid 434 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_help:not.itm} -pin  "COMP_LOOP:twiddle_help:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not.itm}
load net {twiddle_h:rsci.oswt} -pin  "COMP_LOOP:twiddle_help:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load inst "COMP_LOOP:twiddle_help:not#1" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-437 -attr oid 435 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten.pff} -pin  "COMP_LOOP:twiddle_help:not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/core.wten.pff}
load net {COMP_LOOP:twiddle_help:not#1.itm} -pin  "COMP_LOOP:twiddle_help:not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1.itm}
load inst "COMP_LOOP:twiddle_help:and#4" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-438 -attr oid 436 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt.pff} -pin  "COMP_LOOP:twiddle_help:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt.pff}
load net {COMP_LOOP:twiddle_help:not#1.itm} -pin  "COMP_LOOP:twiddle_help:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/COMP_LOOP:twiddle_help:not#1.itm}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "COMP_LOOP:twiddle_help:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-439 -attr oid 437 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-440 -attr oid 438 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-441 -attr oid 439 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-442 -attr oid 440 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load port {twiddle_h:rsci.biwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-443 -attr oid 441 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-444 -attr oid 442 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle_h:rsci.qb_d.bfwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.bfwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.bfwt} 32 {twiddle_h:rsci.qb_d.bfwt(0)} {twiddle_h:rsci.qb_d.bfwt(1)} {twiddle_h:rsci.qb_d.bfwt(2)} {twiddle_h:rsci.qb_d.bfwt(3)} {twiddle_h:rsci.qb_d.bfwt(4)} {twiddle_h:rsci.qb_d.bfwt(5)} {twiddle_h:rsci.qb_d.bfwt(6)} {twiddle_h:rsci.qb_d.bfwt(7)} {twiddle_h:rsci.qb_d.bfwt(8)} {twiddle_h:rsci.qb_d.bfwt(9)} {twiddle_h:rsci.qb_d.bfwt(10)} {twiddle_h:rsci.qb_d.bfwt(11)} {twiddle_h:rsci.qb_d.bfwt(12)} {twiddle_h:rsci.qb_d.bfwt(13)} {twiddle_h:rsci.qb_d.bfwt(14)} {twiddle_h:rsci.qb_d.bfwt(15)} {twiddle_h:rsci.qb_d.bfwt(16)} {twiddle_h:rsci.qb_d.bfwt(17)} {twiddle_h:rsci.qb_d.bfwt(18)} {twiddle_h:rsci.qb_d.bfwt(19)} {twiddle_h:rsci.qb_d.bfwt(20)} {twiddle_h:rsci.qb_d.bfwt(21)} {twiddle_h:rsci.qb_d.bfwt(22)} {twiddle_h:rsci.qb_d.bfwt(23)} {twiddle_h:rsci.qb_d.bfwt(24)} {twiddle_h:rsci.qb_d.bfwt(25)} {twiddle_h:rsci.qb_d.bfwt(26)} {twiddle_h:rsci.qb_d.bfwt(27)} {twiddle_h:rsci.qb_d.bfwt(28)} {twiddle_h:rsci.qb_d.bfwt(29)} {twiddle_h:rsci.qb_d.bfwt(30)} {twiddle_h:rsci.qb_d.bfwt(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-445 -attr oid 443 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-446 -attr oid 444 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-447 -attr oid 445 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-448 -attr oid 446 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-449 -attr oid 447 -attr vt d
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-450 -attr oid 448 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(0)} -port {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -port {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -port {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -port {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -port {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -port {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -port {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -port {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -port {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -port {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -port {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -port {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -port {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -port {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -port {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -port {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -port {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -port {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -port {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -port {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -port {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -port {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -port {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -port {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -port {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -port {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -port {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -port {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -port {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -port {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -port {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -port {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-451 -attr oid 449 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.mxwt} 32 {twiddle_h:rsci.qb_d.mxwt(0)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-452 -attr oid 450 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -port {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -port {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -port {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -port {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -port {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -port {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -port {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -port {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -port {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -port {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -port {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -port {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -port {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -port {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -port {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -port {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -port {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -port {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -port {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -port {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -port {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -port {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -port {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -port {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -port {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -port {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -port {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -port {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -port {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -port {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -port {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -port {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-453 -attr oid 451 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-454 -attr oid 452 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-455 -attr oid 453 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-456 -attr oid 454 -attr vt d
load inst "COMP_LOOP:twiddle_help:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-457 -attr oid 455 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.biwt} -pin  "COMP_LOOP:twiddle_help:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load inst "COMP_LOOP:twiddle_help:nor" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-458 -attr oid 456 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {COMP_LOOP:twiddle_help:nor#1.itm} -pin  "COMP_LOOP:twiddle_help:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor#1.itm}
load net {twiddle_h:rsci.bdwt} -pin  "COMP_LOOP:twiddle_help:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "COMP_LOOP:twiddle_help:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load inst "reg(twiddle_h:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-459 -attr oid 457 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {COMP_LOOP:twiddle_help:nor.itm} -pin  "reg(twiddle_h:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:nor.itm}
load net {GND} -pin  "reg(twiddle_h:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(twiddle_h:rsci.bcwt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-460 -attr oid 458 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle_h:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/rst}
load net {twiddle_h:rsci.bcwt} -pin  "reg(twiddle_h:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load inst "reg(twiddle_h:rsci.qb_d.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-461 -attr oid 459 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qb_d.bfwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qb_d(0)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {clk} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-462 -attr oid 460 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/clk}
load net {twiddle_h:rsci.biwt} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.qb_d.bfwt(0)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(1)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(2)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(3)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(4)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(5)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(6)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(7)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(8)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(9)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(10)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(11)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(12)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(13)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(14)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(15)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(16)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(17)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(18)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(19)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(20)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(21)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(22)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(23)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(24)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(25)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(26)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(27)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(28)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(29)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(30)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(31)} -pin  "reg(twiddle_h:rsci.qb_d.bfwt)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load inst "COMP_LOOP:twiddle_help:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-463 -attr oid 461 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/COMP_LOOP:twiddle_help:mux#1} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {twiddle_h:rsci.qb_d(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d.bfwt(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.qb_d.bfwt(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.bfwt}
load net {twiddle_h:rsci.bcwt} -pin  "COMP_LOOP:twiddle_help:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "COMP_LOOP:twiddle_help:mux#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.qb_d.mxwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-464 -attr oid 462 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-465 -attr oid 463 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-466 -attr oid 464 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-467 -attr oid 465 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-468 -attr oid 466 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-469 -attr oid 467 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-470 -attr oid 468 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-471 -attr oid 469 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load port {twiddle_h:rsci.oswt.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-472 -attr oid 470 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load port {core.wten.pff} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-473 -attr oid 471 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     port {twiddle_h:rsci.biwt} output \
     port {twiddle_h:rsci.bdwt} output \
     port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} output \
     port {twiddle_h:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} \
     portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} \
     port {twiddle_h:rsci.biwt} input \
     port {twiddle_h:rsci.bdwt} input \

load net {twiddle_h:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-474 -attr oid 472 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-475 -attr oid 473 -attr vt d
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-476 -attr oid 474 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-477 -attr oid 475 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-478 -attr oid 476 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-479 -attr oid 477 -attr vt d
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-480 -attr oid 478 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(0)} -port {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -port {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -port {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -port {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -port {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -port {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -port {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -port {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -port {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -port {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -port {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -port {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -port {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -port {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -port {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -port {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -port {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -port {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -port {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -port {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -port {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -port {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -port {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -port {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -port {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -port {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -port {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -port {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -port {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -port {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -port {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -port {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-481 -attr oid 479 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-482 -attr oid 480 -attr vt d
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-483 -attr oid 481 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-484 -attr oid 482 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-485 -attr oid 483 -attr vt d
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-486 -attr oid 484 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-487 -attr oid 485 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-488 -attr oid 486 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-489 -attr oid 487 -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.mxwt} 32 {twiddle_h:rsci.qb_d.mxwt(0)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-490 -attr oid 488 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -port {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -port {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -port {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -port {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -port {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -port {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -port {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -port {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -port {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -port {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -port {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -port {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -port {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -port {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -port {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -port {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -port {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -port {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -port {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -port {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -port {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -port {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -port {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -port {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -port {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -port {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -port {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -port {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -port {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -port {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -port {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -port {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-491 -attr oid 489 -attr vt d
load net {twiddle_h:rsci.oswt.pff} -port {twiddle_h:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-492 -attr oid 490 -attr vt d
load net {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-493 -attr oid 491 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-494 -attr oid 492 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-495 -attr oid 493 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-496 -attr oid 494 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wen}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-497 -attr oid 495 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten}
load net {twiddle_h:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-498 -attr oid 496 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-499 -attr oid 497 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-500 -attr oid 498 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-501 -attr oid 499 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.core.sct}
load net {twiddle_h:rsci.oswt.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-502 -attr oid 500 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.oswt.pff}
load net {core.wten.pff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_ctrl:inst" {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-503 -attr oid 501 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/core.wten.pff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-504 -attr oid 502 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst} -attr area 34.003000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-505 -attr oid 503 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-506 -attr oid 504 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/rst}
load net {twiddle_h:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-507 -attr oid 505 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-508 -attr oid 506 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1/twiddle_h:rsci.bdwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-509 -attr oid 507 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-510 -attr oid 508 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load port {complete:rsci.biwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-511 -attr oid 509 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load port {complete:rsci.bdwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-512 -attr oid 510 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load port {complete:rsci.bcwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-513 -attr oid 511 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load port {complete:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-514 -attr oid 512 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load port {complete:rsci.irdy} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-515 -attr oid 513 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-516 -attr oid 514 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-517 -attr oid 515 -attr vt d
load net {complete:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-518 -attr oid 516 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-519 -attr oid 517 -attr vt d
load net {complete:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-520 -attr oid 518 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-521 -attr oid 519 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load net {complete:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-522 -attr oid 520 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-523 -attr oid 521 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-524 -attr oid 522 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-525 -attr oid 523 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-526 -attr oid 524 -attr vt d
load net {complete:rsci.ogwt} -port {complete:rsci.ivld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-527 -attr oid 525 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-528 -attr oid 526 -attr vt d
load net {complete:rsci.irdy} -port {complete:rsci.irdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-529 -attr oid 527 -attr vt d
load inst "if:and#4" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-530 -attr oid 528 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {core.wen} -pin  "if:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/core.wen}
load net {complete:rsci.bdwt} -pin  "if:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load inst "if:and#5" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-531 -attr oid 529 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.ogwt} -pin  "if:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
load net {complete:rsci.irdy} -pin  "if:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load net {complete:rsci.biwt} -pin  "if:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load inst "if:not#2" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-532 -attr oid 530 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.bcwt} -pin  "if:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load net {if:not#2.itm} -pin  "if:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load inst "if:and#7" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-533 -attr oid 531 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {if:not#2.itm} -pin  "if:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load net {complete:rsci.ogwt} -pin  "if:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-534 -attr oid 532 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-535 -attr oid 533 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-536 -attr oid 534 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-537 -attr oid 535 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load port {complete:rsci.biwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-538 -attr oid 536 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load port {complete:rsci.bdwt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-539 -attr oid 537 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load port {complete:rsci.bcwt} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-540 -attr oid 538 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-541 -attr oid 539 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-542 -attr oid 540 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-543 -attr oid 541 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-544 -attr oid 542 -attr vt d
load net {complete:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-545 -attr oid 543 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-546 -attr oid 544 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-547 -attr oid 545 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-548 -attr oid 546 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-549 -attr oid 547 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-550 -attr oid 548 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-551 -attr oid 549 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-552 -attr oid 550 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-553 -attr oid 551 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-554 -attr oid 552 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-555 -attr oid 553 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {complete:rsci.bcwt} -pin  "if:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.biwt} -pin  "if:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {if:nor#4.itm} -pin  "if:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load inst "if:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-556 -attr oid 554 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {if:nor#4.itm} -pin  "if:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load net {complete:rsci.bdwt} -pin  "if:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load net {if:nor#3.itm} -pin  "if:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load inst "reg(complete:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-557 -attr oid 555 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor#3.itm} -pin  "reg(complete:rsci.bcwt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load net {GND} -pin  "reg(complete:rsci.bcwt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/0#1}
load net {clk} -pin  "reg(complete:rsci.bcwt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-558 -attr oid 556 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/clk}
load net {rst} -pin  "reg(complete:rsci.bcwt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/rst}
load net {complete:rsci.bcwt} -pin  "reg(complete:rsci.bcwt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:not#3" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-559 -attr oid 557 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.oswt} -pin  "if:not#3" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load net {if:not#3.itm} -pin  "if:not#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load inst "if:or#2" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-560 -attr oid 558 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {if:not#3.itm} -pin  "if:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load net {complete:rsci.biwt} -pin  "if:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {complete:rsci.bcwt} -pin  "if:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.wen_comp} -pin  "if:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" \
 -symlib {025fe4f7-71f4-4f04-8221-a3a1b92156ae-35 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v16} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-561 -attr oid 559 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-562 -attr oid 560 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-563 -attr oid 561 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-564 -attr oid 562 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-565 -attr oid 563 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-566 -attr oid 564 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-567 -attr oid 565 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load symbol "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" EXT boxcolor 0 \
     port {vld} output \
     port {rdy} input \
     port {ivld} input \
     port {irdy} output \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.biwt} output \
     port {complete:rsci.bdwt} output \
     port {complete:rsci.bcwt} input \
     port {complete:rsci.ivld.core.sct} output \
     port {complete:rsci.irdy} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \
     port {complete:rsci.biwt} input \
     port {complete:rsci.bdwt} input \
     port {complete:rsci.bcwt} output \

load net {complete:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-568 -attr oid 566 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-569 -attr oid 567 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-570 -attr oid 568 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-571 -attr oid 569 -attr vt d
load net {complete:rsci.irdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-572 -attr oid 570 -attr vt d
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-573 -attr oid 571 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-574 -attr oid 572 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-575 -attr oid 573 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-576 -attr oid 574 -attr vt d
load net {complete:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-577 -attr oid 575 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-578 -attr oid 576 -attr vt d
load net {complete:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-579 -attr oid 577 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-580 -attr oid 578 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-581 -attr oid 579 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-582 -attr oid 580 -attr vt d
load net {complete:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-583 -attr oid 581 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-584 -attr oid 582 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-585 -attr oid 583 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-586 -attr oid 584 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-587 -attr oid 585 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst} -attr area 3.000000 -attr delay 1.100001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl"
load net {core.wen} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-588 -attr oid 586 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/core.wen}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-589 -attr oid 587 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-590 -attr oid 588 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-591 -attr oid 589 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bcwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-592 -attr oid 590 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load net {complete:rsci.ivld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.ivld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-593 -attr oid 591 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.irdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-594 -attr oid 592 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-595 -attr oid 593 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst} -attr area 3.001000 -attr delay 0.870001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-596 -attr oid 594 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-597 -attr oid 595 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/rst}
load net {complete:rsci.oswt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-598 -attr oid 596 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-599 -attr oid 597 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.biwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-600 -attr oid 598 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bdwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-601 -attr oid 599 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bcwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-602 -attr oid 600 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.bcwt}
load inst "complete:rsci" "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(18)" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-603 -attr oid 601 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci} -attr qmod "ccs_ioport.ccs_sync_out_wait(18)"
load net {complete:rsc.vld} -pin  "complete:rsci" {vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-604 -attr oid 602 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.vld}
load net {complete:rsc.rdy} -pin  "complete:rsci" {rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-605 -attr oid 603 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsc.rdy}
load net {complete:rsci.ivld.core.sct} -pin  "complete:rsci" {ivld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-606 -attr oid 604 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "complete:rsci" {irdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-607 -attr oid 605 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci/complete:rsci.irdy}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-608 -attr oid 606 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-609 -attr oid 607 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load port {vec:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-610 -attr oid 608 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-611 -attr oid 609 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-612 -attr oid 610 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-613 -attr oid 611 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-614 -attr oid 612 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-615 -attr oid 613 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -port {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-616 -attr oid 614 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-617 -attr oid 615 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "vec:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load net {vec:not.itm} -pin  "vec:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load inst "vec:and#3" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-618 -attr oid 616 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {vec:rsc.triosy:obj.iswt0} -pin  "vec:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load net {vec:not.itm} -pin  "vec:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" \
 -symlib {025fe4f7-71f4-4f04-8221-a3a1b92156ae-36 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v16} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-620 -attr oid 617 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-621 -attr oid 618 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-622 -attr oid 619 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \
     port {vec:rsc.triosy:obj.ld.core.sct} output \

load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-623 -attr oid 620 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-624 -attr oid 621 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-625 -attr oid 622 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-626 -attr oid 623 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-627 -attr oid 624 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-628 -attr oid 625 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-629 -attr oid 626 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-630 -attr oid 627 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-631 -attr oid 628 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/core.wten}
load net {vec:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-632 -attr oid 629 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-633 -attr oid 630 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-634 -attr oid 631 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:rsc.triosy:obj" {ld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-635 -attr oid 632 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load net {vec:rsc.triosy.lz} -pin  "vec:rsc.triosy:obj" {lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-636 -attr oid 633 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-637 -attr oid 634 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-638 -attr oid 635 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load port {p:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-639 -attr oid 636 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-640 -attr oid 637 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-641 -attr oid 638 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-642 -attr oid 639 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-643 -attr oid 640 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-644 -attr oid 641 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -port {p:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-645 -attr oid 642 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load inst "p:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-646 -attr oid 643 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "p:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load net {p:not.itm} -pin  "p:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load inst "p:and#3" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-647 -attr oid 644 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {p:rsc.triosy:obj.iswt0} -pin  "p:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load net {p:not.itm} -pin  "p:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" \
 -symlib {025fe4f7-71f4-4f04-8221-a3a1b92156ae-36 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v16} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-648 -attr oid 645 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-649 -attr oid 646 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-650 -attr oid 647 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \
     port {p:rsc.triosy:obj.ld.core.sct} output \

load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-651 -attr oid 648 -attr vt d
load net {p:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-652 -attr oid 649 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-653 -attr oid 650 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-654 -attr oid 651 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-655 -attr oid 652 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-656 -attr oid 653 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-657 -attr oid 654 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-658 -attr oid 655 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-659 -attr oid 656 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/core.wten}
load net {p:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-660 -attr oid 657 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-661 -attr oid 658 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load inst "p:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-662 -attr oid 659 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:rsc.triosy:obj" {ld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-663 -attr oid 660 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load net {p:rsc.triosy.lz} -pin  "p:rsc.triosy:obj" {lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-664 -attr oid 661 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-665 -attr oid 662 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-666 -attr oid 663 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load port {r:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-667 -attr oid 664 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-668 -attr oid 665 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-669 -attr oid 666 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-670 -attr oid 667 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-671 -attr oid 668 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-672 -attr oid 669 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -port {r:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-673 -attr oid 670 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load inst "r:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-674 -attr oid 671 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "r:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load net {r:not.itm} -pin  "r:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load inst "r:and#3" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-675 -attr oid 672 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {r:rsc.triosy:obj.iswt0} -pin  "r:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load net {r:not.itm} -pin  "r:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" \
 -symlib {025fe4f7-71f4-4f04-8221-a3a1b92156ae-36 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v16} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-676 -attr oid 673 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-677 -attr oid 674 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-678 -attr oid 675 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \
     port {r:rsc.triosy:obj.ld.core.sct} output \

load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-679 -attr oid 676 -attr vt d
load net {r:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-680 -attr oid 677 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-681 -attr oid 678 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-682 -attr oid 679 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-683 -attr oid 680 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-684 -attr oid 681 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-685 -attr oid 682 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-686 -attr oid 683 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-687 -attr oid 684 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/core.wten}
load net {r:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-688 -attr oid 685 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-689 -attr oid 686 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load inst "r:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-690 -attr oid 687 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:rsc.triosy:obj" {ld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-691 -attr oid 688 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load net {r:rsc.triosy.lz} -pin  "r:rsc.triosy:obj" {lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-692 -attr oid 689 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-693 -attr oid 690 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-694 -attr oid 691 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load port {twiddle:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-695 -attr oid 692 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-696 -attr oid 693 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-697 -attr oid 694 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-698 -attr oid 695 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-699 -attr oid 696 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-700 -attr oid 697 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -port {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-701 -attr oid 698 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-702 -attr oid 699 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle:not.itm} -pin  "twiddle:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load inst "twiddle:and#3" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-703 -attr oid 700 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "twiddle:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:not.itm} -pin  "twiddle:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" \
 -symlib {025fe4f7-71f4-4f04-8221-a3a1b92156ae-36 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v16} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-704 -attr oid 701 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-705 -attr oid 702 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-706 -attr oid 703 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \
     port {twiddle:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-707 -attr oid 704 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-708 -attr oid 705 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-709 -attr oid 706 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-710 -attr oid 707 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-711 -attr oid 708 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-712 -attr oid 709 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-713 -attr oid 710 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-714 -attr oid 711 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-715 -attr oid 712 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/core.wten}
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-716 -attr oid 713 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-717 -attr oid 714 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-718 -attr oid 715 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:rsc.triosy:obj" {ld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-719 -attr oid 716 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load net {twiddle:rsc.triosy.lz} -pin  "twiddle:rsc.triosy:obj" {lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-720 -attr oid 717 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-721 -attr oid 718 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-722 -attr oid 719 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load port {twiddle_h:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-723 -attr oid 720 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-724 -attr oid 721 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-725 -attr oid 722 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-726 -attr oid 723 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-727 -attr oid 724 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-728 -attr oid 725 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -port {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-729 -attr oid 726 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-730 -attr oid 727 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle_h:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle_h:not.itm} -pin  "twiddle_h:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load inst "twiddle_h:and#3" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-731 -attr oid 728 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "twiddle_h:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:not.itm} -pin  "twiddle_h:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" \
 -symlib {025fe4f7-71f4-4f04-8221-a3a1b92156ae-36 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v16} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-732 -attr oid 729 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-733 -attr oid 730 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-734 -attr oid 731 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \
     port {twiddle_h:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-735 -attr oid 732 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-736 -attr oid 733 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-737 -attr oid 734 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-738 -attr oid 735 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-739 -attr oid 736 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-740 -attr oid 737 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-741 -attr oid 738 -attr vt d
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-742 -attr oid 739 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-743 -attr oid 740 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/core.wten}
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-744 -attr oid 741 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-745 -attr oid 742 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-746 -attr oid 743 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:rsc.triosy:obj" {ld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-747 -attr oid 744 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load net {twiddle_h:rsc.triosy.lz} -pin  "twiddle_h:rsc.triosy:obj" {lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-748 -attr oid 745 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-749 -attr oid 746 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-750 -attr oid 747 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load port {core.wten} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-751 -attr oid 748 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-752 -attr oid 749 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load port {core.wten.pff} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-753 -attr oid 750 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-754 -attr oid 751 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-755 -attr oid 752 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-756 -attr oid 753 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-757 -attr oid 754 -attr vt d
load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-758 -attr oid 755 -attr vt d
load net {core.wten.reg} -port {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-759 -attr oid 756 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten}
load net {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-760 -attr oid 757 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-761 -attr oid 758 -attr vt d
load net {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-762 -attr oid 759 -attr vt d
load net {core.wten.pff} -port {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-763 -attr oid 760 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-764 -attr oid 761 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not#1" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-765 -attr oid 762 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not#1.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not#1.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/0#1}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-766 -attr oid 763 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/rst}
load net {core.wten.reg} -pin  "reg(core.wten)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.reg}
load inst "not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-767 -attr oid 764 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {complete:rsci.wen_comp} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/complete:rsci.wen_comp}
load net {core.wten.pff} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller/core.wten.pff}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-768 -attr oid 765 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-769 -attr oid 766 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/rst}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-770 -attr oid 767 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/complete:rsci.wen_comp}
load portBus fsm_output(8:0) output 9 {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-771 -attr oid 768 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/main.C#0_tr0}
load port {COMP_LOOP-1:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-1:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#3_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#3_tr0}
load port {COMP_LOOP-2:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-2:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#4_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#4_tr0}
load port {COMP_LOOP-3:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-3:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#5_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#5_tr0}
load port {COMP_LOOP-4:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-4:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#6_tr0}
load port {COMP_LOOP-5:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-5:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#7_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#7_tr0}
load port {COMP_LOOP-6:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-6:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#8_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#8_tr0}
load port {COMP_LOOP-7:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-7:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#9_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#9_tr0}
load port {COMP_LOOP-8:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-8:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#10_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#10_tr0}
load port {COMP_LOOP-9:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-9:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#11_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#11_tr0}
load port {COMP_LOOP-10:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-10:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#12_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#12_tr0}
load port {COMP_LOOP-11:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-11:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#13_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#13_tr0}
load port {COMP_LOOP-12:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-12:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#14_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#14_tr0}
load port {COMP_LOOP-13:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-13:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#15_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#15_tr0}
load port {COMP_LOOP-14:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-14:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#16_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#16_tr0}
load port {COMP_LOOP-15:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-15:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#17_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#17_tr0}
load port {COMP_LOOP-16:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-16:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#18_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#18_tr0}
load port {COMP_LOOP-17:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-17:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#19_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#19_tr0}
load port {COMP_LOOP-18:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-18:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#20_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#20_tr0}
load port {COMP_LOOP-19:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-19:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#21_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#21_tr0}
load port {COMP_LOOP-20:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-20:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#22_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#22_tr0}
load port {COMP_LOOP-21:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-21:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#23_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#23_tr0}
load port {COMP_LOOP-22:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-22:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#24_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#24_tr0}
load port {COMP_LOOP-23:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-23:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#25_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#25_tr0}
load port {COMP_LOOP-24:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-24:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#26_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#26_tr0}
load port {COMP_LOOP-25:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-25:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#27_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#27_tr0}
load port {COMP_LOOP-26:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-26:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#28_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#28_tr0}
load port {COMP_LOOP-27:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-27:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#29_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#29_tr0}
load port {COMP_LOOP-28:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-28:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#30_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#30_tr0}
load port {COMP_LOOP-29:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-29:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#31_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#31_tr0}
load port {COMP_LOOP-30:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-30:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#32_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#32_tr0}
load port {COMP_LOOP-31:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-31:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#33_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#33_tr0}
load port {COMP_LOOP-32:VEC_LOOP.C#6_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP-32:VEC_LOOP.C#6_tr0}
load port {COMP_LOOP.C#34_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/COMP_LOOP.C#34_tr0}
load port {STAGE_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/STAGE_LOOP.C#1_tr0}
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-772 -attr oid 769 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-773 -attr oid 770
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-774 -attr oid 771 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-775 -attr oid 772
load net {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-776 -attr oid 773 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-777 -attr oid 774
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load netBundle {fsm_output} 9 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-778 -attr oid 775 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-1:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#3_tr0} -attr vt d
load net {COMP_LOOP.C#3_tr0} -port {COMP_LOOP.C#3_tr0}
load net {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-2:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#4_tr0} -attr vt d
load net {COMP_LOOP.C#4_tr0} -port {COMP_LOOP.C#4_tr0}
load net {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-3:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#5_tr0} -attr vt d
load net {COMP_LOOP.C#5_tr0} -port {COMP_LOOP.C#5_tr0}
load net {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-4:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP.C#6_tr0} -port {COMP_LOOP.C#6_tr0}
load net {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-5:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#7_tr0} -attr vt d
load net {COMP_LOOP.C#7_tr0} -port {COMP_LOOP.C#7_tr0}
load net {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-6:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#8_tr0} -attr vt d
load net {COMP_LOOP.C#8_tr0} -port {COMP_LOOP.C#8_tr0}
load net {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-7:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#9_tr0} -attr vt d
load net {COMP_LOOP.C#9_tr0} -port {COMP_LOOP.C#9_tr0}
load net {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-8:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#10_tr0} -attr vt d
load net {COMP_LOOP.C#10_tr0} -port {COMP_LOOP.C#10_tr0}
load net {COMP_LOOP-9:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-9:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-9:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#11_tr0} -attr vt d
load net {COMP_LOOP.C#11_tr0} -port {COMP_LOOP.C#11_tr0}
load net {COMP_LOOP-10:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-10:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-10:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#12_tr0} -attr vt d
load net {COMP_LOOP.C#12_tr0} -port {COMP_LOOP.C#12_tr0}
load net {COMP_LOOP-11:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-11:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-11:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#13_tr0} -attr vt d
load net {COMP_LOOP.C#13_tr0} -port {COMP_LOOP.C#13_tr0}
load net {COMP_LOOP-12:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-12:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-12:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#14_tr0} -attr vt d
load net {COMP_LOOP.C#14_tr0} -port {COMP_LOOP.C#14_tr0}
load net {COMP_LOOP-13:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-13:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-13:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#15_tr0} -attr vt d
load net {COMP_LOOP.C#15_tr0} -port {COMP_LOOP.C#15_tr0}
load net {COMP_LOOP-14:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-14:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-14:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#16_tr0} -attr vt d
load net {COMP_LOOP.C#16_tr0} -port {COMP_LOOP.C#16_tr0}
load net {COMP_LOOP-15:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-15:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-15:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#17_tr0} -attr vt d
load net {COMP_LOOP.C#17_tr0} -port {COMP_LOOP.C#17_tr0}
load net {COMP_LOOP-16:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-16:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-16:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#18_tr0} -attr vt d
load net {COMP_LOOP.C#18_tr0} -port {COMP_LOOP.C#18_tr0}
load net {COMP_LOOP-17:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-17:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-17:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#19_tr0} -attr vt d
load net {COMP_LOOP.C#19_tr0} -port {COMP_LOOP.C#19_tr0}
load net {COMP_LOOP-18:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-18:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-18:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#20_tr0} -attr vt d
load net {COMP_LOOP.C#20_tr0} -port {COMP_LOOP.C#20_tr0}
load net {COMP_LOOP-19:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-19:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-19:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#21_tr0} -attr vt d
load net {COMP_LOOP.C#21_tr0} -port {COMP_LOOP.C#21_tr0}
load net {COMP_LOOP-20:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-20:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-20:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#22_tr0} -attr vt d
load net {COMP_LOOP.C#22_tr0} -port {COMP_LOOP.C#22_tr0}
load net {COMP_LOOP-21:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-21:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-21:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#23_tr0} -attr vt d
load net {COMP_LOOP.C#23_tr0} -port {COMP_LOOP.C#23_tr0}
load net {COMP_LOOP-22:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-22:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-22:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#24_tr0} -attr vt d
load net {COMP_LOOP.C#24_tr0} -port {COMP_LOOP.C#24_tr0}
load net {COMP_LOOP-23:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-23:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-23:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#25_tr0} -attr vt d
load net {COMP_LOOP.C#25_tr0} -port {COMP_LOOP.C#25_tr0}
load net {COMP_LOOP-24:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-24:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-24:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#26_tr0} -attr vt d
load net {COMP_LOOP.C#26_tr0} -port {COMP_LOOP.C#26_tr0}
load net {COMP_LOOP-25:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-25:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-25:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#27_tr0} -attr vt d
load net {COMP_LOOP.C#27_tr0} -port {COMP_LOOP.C#27_tr0}
load net {COMP_LOOP-26:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-26:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-26:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#28_tr0} -attr vt d
load net {COMP_LOOP.C#28_tr0} -port {COMP_LOOP.C#28_tr0}
load net {COMP_LOOP-27:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-27:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-27:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#29_tr0} -attr vt d
load net {COMP_LOOP.C#29_tr0} -port {COMP_LOOP.C#29_tr0}
load net {COMP_LOOP-28:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-28:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-28:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#30_tr0} -attr vt d
load net {COMP_LOOP.C#30_tr0} -port {COMP_LOOP.C#30_tr0}
load net {COMP_LOOP-29:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-29:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-29:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#31_tr0} -attr vt d
load net {COMP_LOOP.C#31_tr0} -port {COMP_LOOP.C#31_tr0}
load net {COMP_LOOP-30:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-30:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-30:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#32_tr0} -attr vt d
load net {COMP_LOOP.C#32_tr0} -port {COMP_LOOP.C#32_tr0}
load net {COMP_LOOP-31:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-31:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-31:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#33_tr0} -attr vt d
load net {COMP_LOOP.C#33_tr0} -port {COMP_LOOP.C#33_tr0}
load net {COMP_LOOP-32:VEC_LOOP.C#6_tr0} -attr vt d
load net {COMP_LOOP-32:VEC_LOOP.C#6_tr0} -port {COMP_LOOP-32:VEC_LOOP.C#6_tr0}
load net {COMP_LOOP.C#34_tr0} -attr vt d
load net {COMP_LOOP.C#34_tr0} -port {COMP_LOOP.C#34_tr0}
load net {STAGE_LOOP.C#1_tr0} -attr vt d
load net {STAGE_LOOP.C#1_tr0} -port {STAGE_LOOP.C#1_tr0}
### END MODULE 

module new "inPlaceNTT_DIF_precomp:core" "orig" \
 -symlib {025fe4f7-71f4-4f04-8221-a3a1b92156ae-35 __CPR110__inPlaceNTT_DIF_precomp__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J49JT3N22T1 v16} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-779 -attr oid 776 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-780 -attr oid 777 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-781 -attr oid 778 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-782 -attr oid 779 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-783 -attr oid 780 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-784 -attr oid 781 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-785 -attr oid 782 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-786 -attr oid 783 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-787 -attr oid 784 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-788 -attr oid 785 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-789 -attr oid 786 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-790 -attr oid 787 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load portBus vec:rsci.adra_d(19:0) output 20 {vec:rsci.adra_d(19)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-791 -attr oid 788 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-792 -attr oid 789 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-793 -attr oid 790 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-794 -attr oid 791 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-795 -attr oid 792 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-796 -attr oid 793 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load portBus twiddle:rsci.adrb_d(9:0) output 10 {twiddle:rsci.adrb_d(9)} {twiddle:rsci.adrb_d(8)} {twiddle:rsci.adrb_d(7)} {twiddle:rsci.adrb_d(6)} {twiddle:rsci.adrb_d(5)} {twiddle:rsci.adrb_d(4)} {twiddle:rsci.adrb_d(3)} {twiddle:rsci.adrb_d(2)} {twiddle:rsci.adrb_d(1)} {twiddle:rsci.adrb_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-797 -attr oid 794 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-798 -attr oid 795 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-799 -attr oid 796 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load portBus twiddle_h:rsci.adrb_d(9:0) output 10 {twiddle_h:rsci.adrb_d(9)} {twiddle_h:rsci.adrb_d(8)} {twiddle_h:rsci.adrb_d(7)} {twiddle_h:rsci.adrb_d(6)} {twiddle_h:rsci.adrb_d(5)} {twiddle_h:rsci.adrb_d(4)} {twiddle_h:rsci.adrb_d(3)} {twiddle_h:rsci.adrb_d(2)} {twiddle_h:rsci.adrb_d(1)} {twiddle_h:rsci.adrb_d(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-800 -attr oid 797 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-801 -attr oid 798 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-802 -attr oid 799 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" EXT boxcolor 0 \
     portBus dat input 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "cluster.mult_537fa58b3c62ba07ee98ed4139c27adf70e3()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus x_rsc_dat(31:0) input 32 {x_rsc_dat(31)} {x_rsc_dat(30)} {x_rsc_dat(29)} {x_rsc_dat(28)} {x_rsc_dat(27)} {x_rsc_dat(26)} {x_rsc_dat(25)} {x_rsc_dat(24)} {x_rsc_dat(23)} {x_rsc_dat(22)} {x_rsc_dat(21)} {x_rsc_dat(20)} {x_rsc_dat(19)} {x_rsc_dat(18)} {x_rsc_dat(17)} {x_rsc_dat(16)} {x_rsc_dat(15)} {x_rsc_dat(14)} {x_rsc_dat(13)} {x_rsc_dat(12)} {x_rsc_dat(11)} {x_rsc_dat(10)} {x_rsc_dat(9)} {x_rsc_dat(8)} {x_rsc_dat(7)} {x_rsc_dat(6)} {x_rsc_dat(5)} {x_rsc_dat(4)} {x_rsc_dat(3)} {x_rsc_dat(2)} {x_rsc_dat(1)} {x_rsc_dat(0)} \
     portBus y_rsc_dat(31:0) input 32 {y_rsc_dat(31)} {y_rsc_dat(30)} {y_rsc_dat(29)} {y_rsc_dat(28)} {y_rsc_dat(27)} {y_rsc_dat(26)} {y_rsc_dat(25)} {y_rsc_dat(24)} {y_rsc_dat(23)} {y_rsc_dat(22)} {y_rsc_dat(21)} {y_rsc_dat(20)} {y_rsc_dat(19)} {y_rsc_dat(18)} {y_rsc_dat(17)} {y_rsc_dat(16)} {y_rsc_dat(15)} {y_rsc_dat(14)} {y_rsc_dat(13)} {y_rsc_dat(12)} {y_rsc_dat(11)} {y_rsc_dat(10)} {y_rsc_dat(9)} {y_rsc_dat(8)} {y_rsc_dat(7)} {y_rsc_dat(6)} {y_rsc_dat(5)} {y_rsc_dat(4)} {y_rsc_dat(3)} {y_rsc_dat(2)} {y_rsc_dat(1)} {y_rsc_dat(0)} \
     portBus y_rsc_dat_1(31:0) input 32 {y_rsc_dat_1(31)} {y_rsc_dat_1(30)} {y_rsc_dat_1(29)} {y_rsc_dat_1(28)} {y_rsc_dat_1(27)} {y_rsc_dat_1(26)} {y_rsc_dat_1(25)} {y_rsc_dat_1(24)} {y_rsc_dat_1(23)} {y_rsc_dat_1(22)} {y_rsc_dat_1(21)} {y_rsc_dat_1(20)} {y_rsc_dat_1(19)} {y_rsc_dat_1(18)} {y_rsc_dat_1(17)} {y_rsc_dat_1(16)} {y_rsc_dat_1(15)} {y_rsc_dat_1(14)} {y_rsc_dat_1(13)} {y_rsc_dat_1(12)} {y_rsc_dat_1(11)} {y_rsc_dat_1(10)} {y_rsc_dat_1(9)} {y_rsc_dat_1(8)} {y_rsc_dat_1(7)} {y_rsc_dat_1(6)} {y_rsc_dat_1(5)} {y_rsc_dat_1(4)} {y_rsc_dat_1(3)} {y_rsc_dat_1(2)} {y_rsc_dat_1(1)} {y_rsc_dat_1(0)} \
     portBus p_rsc_dat(31:0) input 32 {p_rsc_dat(31)} {p_rsc_dat(30)} {p_rsc_dat(29)} {p_rsc_dat(28)} {p_rsc_dat(27)} {p_rsc_dat(26)} {p_rsc_dat(25)} {p_rsc_dat(24)} {p_rsc_dat(23)} {p_rsc_dat(22)} {p_rsc_dat(21)} {p_rsc_dat(20)} {p_rsc_dat(19)} {p_rsc_dat(18)} {p_rsc_dat(17)} {p_rsc_dat(16)} {p_rsc_dat(15)} {p_rsc_dat(14)} {p_rsc_dat(13)} {p_rsc_dat(12)} {p_rsc_dat(11)} {p_rsc_dat(10)} {p_rsc_dat(9)} {p_rsc_dat(8)} {p_rsc_dat(7)} {p_rsc_dat(6)} {p_rsc_dat(5)} {p_rsc_dat(4)} {p_rsc_dat(3)} {p_rsc_dat(2)} {p_rsc_dat(1)} {p_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "cluster.modulo_add_0a37945888dd1e74de5ead9499a92e0360eb()" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus base_rsc_dat(31:0) input 32 {base_rsc_dat(31)} {base_rsc_dat(30)} {base_rsc_dat(29)} {base_rsc_dat(28)} {base_rsc_dat(27)} {base_rsc_dat(26)} {base_rsc_dat(25)} {base_rsc_dat(24)} {base_rsc_dat(23)} {base_rsc_dat(22)} {base_rsc_dat(21)} {base_rsc_dat(20)} {base_rsc_dat(19)} {base_rsc_dat(18)} {base_rsc_dat(17)} {base_rsc_dat(16)} {base_rsc_dat(15)} {base_rsc_dat(14)} {base_rsc_dat(13)} {base_rsc_dat(12)} {base_rsc_dat(11)} {base_rsc_dat(10)} {base_rsc_dat(9)} {base_rsc_dat(8)} {base_rsc_dat(7)} {base_rsc_dat(6)} {base_rsc_dat(5)} {base_rsc_dat(4)} {base_rsc_dat(3)} {base_rsc_dat(2)} {base_rsc_dat(1)} {base_rsc_dat(0)} \
     portBus m_rsc_dat(31:0) input 32 {m_rsc_dat(31)} {m_rsc_dat(30)} {m_rsc_dat(29)} {m_rsc_dat(28)} {m_rsc_dat(27)} {m_rsc_dat(26)} {m_rsc_dat(25)} {m_rsc_dat(24)} {m_rsc_dat(23)} {m_rsc_dat(22)} {m_rsc_dat(21)} {m_rsc_dat(20)} {m_rsc_dat(19)} {m_rsc_dat(18)} {m_rsc_dat(17)} {m_rsc_dat(16)} {m_rsc_dat(15)} {m_rsc_dat(14)} {m_rsc_dat(13)} {m_rsc_dat(12)} {m_rsc_dat(11)} {m_rsc_dat(10)} {m_rsc_dat(9)} {m_rsc_dat(8)} {m_rsc_dat(7)} {m_rsc_dat(6)} {m_rsc_dat(5)} {m_rsc_dat(4)} {m_rsc_dat(3)} {m_rsc_dat(2)} {m_rsc_dat(1)} {m_rsc_dat(0)} \
     portBus return_rsc_z(31:0) output 32 {return_rsc_z(31)} {return_rsc_z(30)} {return_rsc_z(29)} {return_rsc_z(28)} {return_rsc_z(27)} {return_rsc_z(26)} {return_rsc_z(25)} {return_rsc_z(24)} {return_rsc_z(23)} {return_rsc_z(22)} {return_rsc_z(21)} {return_rsc_z(20)} {return_rsc_z(19)} {return_rsc_z(18)} {return_rsc_z(17)} {return_rsc_z(16)} {return_rsc_z(15)} {return_rsc_z(14)} {return_rsc_z(13)} {return_rsc_z(12)} {return_rsc_z(11)} {return_rsc_z(10)} {return_rsc_z(9)} {return_rsc_z(8)} {return_rsc_z(7)} {return_rsc_z(6)} {return_rsc_z(5)} {return_rsc_z(4)} {return_rsc_z(3)} {return_rsc_z(2)} {return_rsc_z(1)} {return_rsc_z(0)} \
     port {ccs_ccore_start_rsc_dat} input \
     port {ccs_ccore_clk} input.clk \
     port {ccs_ccore_srst} input \
     port {ccs_ccore_en} input \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,6)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(5:0) output 6 {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,5)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(4:0) output 5 {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,8)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(7:0) output 8 {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(9:0) output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,9)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(8:0) output 9 {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(10,0,10,0,10)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(9:0) input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(9:0) input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(9:0) output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(10:0) input 11 {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(9:0) input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(9,0,9,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(8:0) input 9 {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(8:0) input 9 {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(8:0) output 9 {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(7,0,7,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(6:0) input 7 {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(6:0) input 7 {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(6:0) output 7 {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(9:0) input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(9:0) input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(9:0) output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(31:0) output 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.ivld.mxwt} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} \
     port {core.wen} input \
     port {core.wten} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.oswt#1} input \
     portBus vec:rsci.da_d.core(63:0) input 64 {vec:rsci.da_d.core(63)} {vec:rsci.da_d.core(62)} {vec:rsci.da_d.core(61)} {vec:rsci.da_d.core(60)} {vec:rsci.da_d.core(59)} {vec:rsci.da_d.core(58)} {vec:rsci.da_d.core(57)} {vec:rsci.da_d.core(56)} {vec:rsci.da_d.core(55)} {vec:rsci.da_d.core(54)} {vec:rsci.da_d.core(53)} {vec:rsci.da_d.core(52)} {vec:rsci.da_d.core(51)} {vec:rsci.da_d.core(50)} {vec:rsci.da_d.core(49)} {vec:rsci.da_d.core(48)} {vec:rsci.da_d.core(47)} {vec:rsci.da_d.core(46)} {vec:rsci.da_d.core(45)} {vec:rsci.da_d.core(44)} {vec:rsci.da_d.core(43)} {vec:rsci.da_d.core(42)} {vec:rsci.da_d.core(41)} {vec:rsci.da_d.core(40)} {vec:rsci.da_d.core(39)} {vec:rsci.da_d.core(38)} {vec:rsci.da_d.core(37)} {vec:rsci.da_d.core(36)} {vec:rsci.da_d.core(35)} {vec:rsci.da_d.core(34)} {vec:rsci.da_d.core(33)} {vec:rsci.da_d.core(32)} {vec:rsci.da_d.core(31)} {vec:rsci.da_d.core(30)} {vec:rsci.da_d.core(29)} {vec:rsci.da_d.core(28)} {vec:rsci.da_d.core(27)} {vec:rsci.da_d.core(26)} {vec:rsci.da_d.core(25)} {vec:rsci.da_d.core(24)} {vec:rsci.da_d.core(23)} {vec:rsci.da_d.core(22)} {vec:rsci.da_d.core(21)} {vec:rsci.da_d.core(20)} {vec:rsci.da_d.core(19)} {vec:rsci.da_d.core(18)} {vec:rsci.da_d.core(17)} {vec:rsci.da_d.core(16)} {vec:rsci.da_d.core(15)} {vec:rsci.da_d.core(14)} {vec:rsci.da_d.core(13)} {vec:rsci.da_d.core(12)} {vec:rsci.da_d.core(11)} {vec:rsci.da_d.core(10)} {vec:rsci.da_d.core(9)} {vec:rsci.da_d.core(8)} {vec:rsci.da_d.core(7)} {vec:rsci.da_d.core(6)} {vec:rsci.da_d.core(5)} {vec:rsci.da_d.core(4)} {vec:rsci.da_d.core(3)} {vec:rsci.da_d.core(2)} {vec:rsci.da_d.core(1)} {vec:rsci.da_d.core(0)} \
     portBus vec:rsci.qa_d.mxwt(63:0) output 64 {vec:rsci.qa_d.mxwt(63)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(0)} \
     portBus vec:rsci.wea_d.core.psct(1:0) input 2 {vec:rsci.wea_d.core.psct(1)} {vec:rsci.wea_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1:0) input 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} \
     port {core.wten.pff} input \
     port {vec:rsci.oswt.pff} input \
     port {vec:rsci.oswt#1.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {ensig.cgo_iro} input \
     port {ensig.cgo_iro#1} input \
     port {core.wen} input \
     port {ensig.cgo} input \
     port {COMP_LOOP-1:mult():cmp.ccs_ccore_en} output \
     port {ensig.cgo#1} input \
     port {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} output \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} \
     port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle:rsci.oswt} input \
     portBus twiddle:rsci.qb_d.mxwt(31:0) output 32 {twiddle:rsci.qb_d.mxwt(31)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(0)} \
     port {twiddle:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} \
     port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     port {core.wen} input \
     port {core.wten} input \
     port {twiddle_h:rsci.oswt} input \
     portBus twiddle_h:rsci.qb_d.mxwt(31:0) output 32 {twiddle_h:rsci.qb_d.mxwt(31)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(0)} \
     port {twiddle_h:rsci.oswt.pff} input \
     port {core.wten.pff} input \

load symbol "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \

load symbol "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {vec:rsc.triosy.lz} output \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {p:rsc.triosy.lz} output \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {r:rsc.triosy.lz} output \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle_h:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \

load symbol "inPlaceNTT_DIF_precomp:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wten} output \
     port {complete:rsci.wen_comp} input \
     port {core.wten.pff} output \

load symbol "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.wen_comp} input \
     portBus fsm_output(8:0) output 9 {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {COMP_LOOP-1:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#3_tr0} input \
     port {COMP_LOOP-2:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#4_tr0} input \
     port {COMP_LOOP-3:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#5_tr0} input \
     port {COMP_LOOP-4:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#6_tr0} input \
     port {COMP_LOOP-5:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#7_tr0} input \
     port {COMP_LOOP-6:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#8_tr0} input \
     port {COMP_LOOP-7:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#9_tr0} input \
     port {COMP_LOOP-8:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#10_tr0} input \
     port {COMP_LOOP-9:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#11_tr0} input \
     port {COMP_LOOP-10:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#12_tr0} input \
     port {COMP_LOOP-11:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#13_tr0} input \
     port {COMP_LOOP-12:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#14_tr0} input \
     port {COMP_LOOP-13:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#15_tr0} input \
     port {COMP_LOOP-14:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#16_tr0} input \
     port {COMP_LOOP-15:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#17_tr0} input \
     port {COMP_LOOP-16:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#18_tr0} input \
     port {COMP_LOOP-17:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#19_tr0} input \
     port {COMP_LOOP-18:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#20_tr0} input \
     port {COMP_LOOP-19:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#21_tr0} input \
     port {COMP_LOOP-20:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#22_tr0} input \
     port {COMP_LOOP-21:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#23_tr0} input \
     port {COMP_LOOP-22:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#24_tr0} input \
     port {COMP_LOOP-23:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#25_tr0} input \
     port {COMP_LOOP-24:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#26_tr0} input \
     port {COMP_LOOP-25:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#27_tr0} input \
     port {COMP_LOOP-26:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#28_tr0} input \
     port {COMP_LOOP-27:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#29_tr0} input \
     port {COMP_LOOP-28:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#30_tr0} input \
     port {COMP_LOOP-29:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#31_tr0} input \
     port {COMP_LOOP-30:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#32_tr0} input \
     port {COMP_LOOP-31:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#33_tr0} input \
     port {COMP_LOOP-32:VEC_LOOP.C#6_tr0} input \
     port {COMP_LOOP.C#34_tr0} input \
     port {STAGE_LOOP.C#1_tr0} input \

load symbol "nor(8,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nand(3,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(4,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(5,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(6,5)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(4:0) input 5 {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(4:0) input 5 {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(4:0) input 5 {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(4:0) input 5 {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(4:0) input 5 {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(4:0) input 5 {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(5,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(5,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(7,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(11,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,5)" "INTERFACE" AND boxcolor 0 \
     portBus A0(4:0) input 5 {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(4:0) input 5 {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(5,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(4:0) input 5 {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(9:0) input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(7,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(6:0) input 7 {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,6)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(5:0) input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(5:0) input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(5:0) input 6 {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(6,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(6,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(5:0) input 6 {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,5)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(4:0) input 5 {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(4:0) input 5 {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,7)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,8)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(7:0) input 8 {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(7:0) input 8 {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(5,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(2,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(1:0) input 2 {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "reg(9,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(8:0) input 9 {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(8,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(6,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,9)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(8:0) input 9 {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(16,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(18,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(11,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(10:0) input 11 {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(29,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(9:0) input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(9:0) input 10 {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(9:0) input 10 {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(9:0) input 10 {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(9:0) input 10 {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(9:0) input 10 {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(9:0) input 10 {A8(9)} {A8(8)} {A8(7)} {A8(6)} {A8(5)} {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(9:0) input 10 {A9(9)} {A9(8)} {A9(7)} {A9(6)} {A9(5)} {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(9:0) input 10 {A10(9)} {A10(8)} {A10(7)} {A10(6)} {A10(5)} {A10(4)} {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(9:0) input 10 {A11(9)} {A11(8)} {A11(7)} {A11(6)} {A11(5)} {A11(4)} {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(9:0) input 10 {A12(9)} {A12(8)} {A12(7)} {A12(6)} {A12(5)} {A12(4)} {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(9:0) input 10 {A13(9)} {A13(8)} {A13(7)} {A13(6)} {A13(5)} {A13(4)} {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(9:0) input 10 {A14(9)} {A14(8)} {A14(7)} {A14(6)} {A14(5)} {A14(4)} {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus A15(9:0) input 10 {A15(9)} {A15(8)} {A15(7)} {A15(6)} {A15(5)} {A15(4)} {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus A16(9:0) input 10 {A16(9)} {A16(8)} {A16(7)} {A16(6)} {A16(5)} {A16(4)} {A16(3)} {A16(2)} {A16(1)} {A16(0)} \
     portBus A17(9:0) input 10 {A17(9)} {A17(8)} {A17(7)} {A17(6)} {A17(5)} {A17(4)} {A17(3)} {A17(2)} {A17(1)} {A17(0)} \
     portBus A18(9:0) input 10 {A18(9)} {A18(8)} {A18(7)} {A18(6)} {A18(5)} {A18(4)} {A18(3)} {A18(2)} {A18(1)} {A18(0)} \
     portBus A19(9:0) input 10 {A19(9)} {A19(8)} {A19(7)} {A19(6)} {A19(5)} {A19(4)} {A19(3)} {A19(2)} {A19(1)} {A19(0)} \
     portBus A20(9:0) input 10 {A20(9)} {A20(8)} {A20(7)} {A20(6)} {A20(5)} {A20(4)} {A20(3)} {A20(2)} {A20(1)} {A20(0)} \
     portBus A21(9:0) input 10 {A21(9)} {A21(8)} {A21(7)} {A21(6)} {A21(5)} {A21(4)} {A21(3)} {A21(2)} {A21(1)} {A21(0)} \
     portBus A22(9:0) input 10 {A22(9)} {A22(8)} {A22(7)} {A22(6)} {A22(5)} {A22(4)} {A22(3)} {A22(2)} {A22(1)} {A22(0)} \
     portBus A23(9:0) input 10 {A23(9)} {A23(8)} {A23(7)} {A23(6)} {A23(5)} {A23(4)} {A23(3)} {A23(2)} {A23(1)} {A23(0)} \
     portBus A24(9:0) input 10 {A24(9)} {A24(8)} {A24(7)} {A24(6)} {A24(5)} {A24(4)} {A24(3)} {A24(2)} {A24(1)} {A24(0)} \
     portBus A25(9:0) input 10 {A25(9)} {A25(8)} {A25(7)} {A25(6)} {A25(5)} {A25(4)} {A25(3)} {A25(2)} {A25(1)} {A25(0)} \
     portBus A26(9:0) input 10 {A26(9)} {A26(8)} {A26(7)} {A26(6)} {A26(5)} {A26(4)} {A26(3)} {A26(2)} {A26(1)} {A26(0)} \
     portBus A27(9:0) input 10 {A27(9)} {A27(8)} {A27(7)} {A27(6)} {A27(5)} {A27(4)} {A27(3)} {A27(2)} {A27(1)} {A27(0)} \
     portBus A28(9:0) input 10 {A28(9)} {A28(8)} {A28(7)} {A28(6)} {A28(5)} {A28(4)} {A28(3)} {A28(2)} {A28(1)} {A28(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     port {S16} input \
     port {S17} input \
     port {S18} input \
     port {S19} input \
     port {S20} input \
     port {S21} input \
     port {S22} input \
     port {S23} input \
     port {S24} input \
     port {S25} input \
     port {S26} input \
     port {S27} input \
     port {S28} input \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(32,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus A18(0:0) input 1 {A18(0)} \
     portBus A19(0:0) input 1 {A19(0)} \
     portBus A20(0:0) input 1 {A20(0)} \
     portBus A21(0:0) input 1 {A21(0)} \
     portBus A22(0:0) input 1 {A22(0)} \
     portBus A23(0:0) input 1 {A23(0)} \
     portBus A24(0:0) input 1 {A24(0)} \
     portBus A25(0:0) input 1 {A25(0)} \
     portBus A26(0:0) input 1 {A26(0)} \
     portBus A27(0:0) input 1 {A27(0)} \
     portBus A28(0:0) input 1 {A28(0)} \
     portBus A29(0:0) input 1 {A29(0)} \
     portBus A30(0:0) input 1 {A30(0)} \
     portBus A31(0:0) input 1 {A31(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,5,-1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(4:0) input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,1,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,10,-1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "xor(2,1)" "INTERFACE" XOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(6,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(15,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(7,6)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(5:0) input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(5:0) input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(5:0) input 6 {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(5:0) input 6 {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(5:0) input 6 {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(5:0) input 6 {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(5:0) input 6 {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(7,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(6,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(37,5)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(4:0) input 5 {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(4:0) input 5 {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(4:0) input 5 {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(4:0) input 5 {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(4:0) input 5 {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(4:0) input 5 {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(4:0) input 5 {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(4:0) input 5 {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(4:0) input 5 {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(4:0) input 5 {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(4:0) input 5 {A10(4)} {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(4:0) input 5 {A11(4)} {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(4:0) input 5 {A12(4)} {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(4:0) input 5 {A13(4)} {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(4:0) input 5 {A14(4)} {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus A15(4:0) input 5 {A15(4)} {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus A16(4:0) input 5 {A16(4)} {A16(3)} {A16(2)} {A16(1)} {A16(0)} \
     portBus A17(4:0) input 5 {A17(4)} {A17(3)} {A17(2)} {A17(1)} {A17(0)} \
     portBus A18(4:0) input 5 {A18(4)} {A18(3)} {A18(2)} {A18(1)} {A18(0)} \
     portBus A19(4:0) input 5 {A19(4)} {A19(3)} {A19(2)} {A19(1)} {A19(0)} \
     portBus A20(4:0) input 5 {A20(4)} {A20(3)} {A20(2)} {A20(1)} {A20(0)} \
     portBus A21(4:0) input 5 {A21(4)} {A21(3)} {A21(2)} {A21(1)} {A21(0)} \
     portBus A22(4:0) input 5 {A22(4)} {A22(3)} {A22(2)} {A22(1)} {A22(0)} \
     portBus A23(4:0) input 5 {A23(4)} {A23(3)} {A23(2)} {A23(1)} {A23(0)} \
     portBus A24(4:0) input 5 {A24(4)} {A24(3)} {A24(2)} {A24(1)} {A24(0)} \
     portBus A25(4:0) input 5 {A25(4)} {A25(3)} {A25(2)} {A25(1)} {A25(0)} \
     portBus A26(4:0) input 5 {A26(4)} {A26(3)} {A26(2)} {A26(1)} {A26(0)} \
     portBus A27(4:0) input 5 {A27(4)} {A27(3)} {A27(2)} {A27(1)} {A27(0)} \
     portBus A28(4:0) input 5 {A28(4)} {A28(3)} {A28(2)} {A28(1)} {A28(0)} \
     portBus A29(4:0) input 5 {A29(4)} {A29(3)} {A29(2)} {A29(1)} {A29(0)} \
     portBus A30(4:0) input 5 {A30(4)} {A30(3)} {A30(2)} {A30(1)} {A30(0)} \
     portBus A31(4:0) input 5 {A31(4)} {A31(3)} {A31(2)} {A31(1)} {A31(0)} \
     portBus A32(4:0) input 5 {A32(4)} {A32(3)} {A32(2)} {A32(1)} {A32(0)} \
     portBus A33(4:0) input 5 {A33(4)} {A33(3)} {A33(2)} {A33(1)} {A33(0)} \
     portBus A34(4:0) input 5 {A34(4)} {A34(3)} {A34(2)} {A34(1)} {A34(0)} \
     portBus A35(4:0) input 5 {A35(4)} {A35(3)} {A35(2)} {A35(1)} {A35(0)} \
     portBus A36(4:0) input 5 {A36(4)} {A36(3)} {A36(2)} {A36(1)} {A36(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     port {S16} input \
     port {S17} input \
     port {S18} input \
     port {S19} input \
     port {S20} input \
     port {S21} input \
     port {S22} input \
     port {S23} input \
     port {S24} input \
     port {S25} input \
     port {S26} input \
     port {S27} input \
     port {S28} input \
     port {S29} input \
     port {S30} input \
     port {S31} input \
     port {S32} input \
     port {S33} input \
     port {S34} input \
     port {S35} input \
     port {S36} input \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(35,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus A18(0:0) input 1 {A18(0)} \
     portBus A19(0:0) input 1 {A19(0)} \
     portBus A20(0:0) input 1 {A20(0)} \
     portBus A21(0:0) input 1 {A21(0)} \
     portBus A22(0:0) input 1 {A22(0)} \
     portBus A23(0:0) input 1 {A23(0)} \
     portBus A24(0:0) input 1 {A24(0)} \
     portBus A25(0:0) input 1 {A25(0)} \
     portBus A26(0:0) input 1 {A26(0)} \
     portBus A27(0:0) input 1 {A27(0)} \
     portBus A28(0:0) input 1 {A28(0)} \
     portBus A29(0:0) input 1 {A29(0)} \
     portBus A30(0:0) input 1 {A30(0)} \
     portBus A31(0:0) input 1 {A31(0)} \
     portBus A32(0:0) input 1 {A32(0)} \
     portBus A33(0:0) input 1 {A33(0)} \
     portBus A34(0:0) input 1 {A34(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     port {S16} input \
     port {S17} input \
     port {S18} input \
     port {S19} input \
     port {S20} input \
     port {S21} input \
     port {S22} input \
     port {S23} input \
     port {S24} input \
     port {S25} input \
     port {S26} input \
     port {S27} input \
     port {S28} input \
     port {S29} input \
     port {S30} input \
     port {S31} input \
     port {S32} input \
     port {S33} input \
     port {S34} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(34,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus A18(0:0) input 1 {A18(0)} \
     portBus A19(0:0) input 1 {A19(0)} \
     portBus A20(0:0) input 1 {A20(0)} \
     portBus A21(0:0) input 1 {A21(0)} \
     portBus A22(0:0) input 1 {A22(0)} \
     portBus A23(0:0) input 1 {A23(0)} \
     portBus A24(0:0) input 1 {A24(0)} \
     portBus A25(0:0) input 1 {A25(0)} \
     portBus A26(0:0) input 1 {A26(0)} \
     portBus A27(0:0) input 1 {A27(0)} \
     portBus A28(0:0) input 1 {A28(0)} \
     portBus A29(0:0) input 1 {A29(0)} \
     portBus A30(0:0) input 1 {A30(0)} \
     portBus A31(0:0) input 1 {A31(0)} \
     portBus A32(0:0) input 1 {A32(0)} \
     portBus A33(0:0) input 1 {A33(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     port {S16} input \
     port {S17} input \
     port {S18} input \
     port {S19} input \
     port {S20} input \
     port {S21} input \
     port {S22} input \
     port {S23} input \
     port {S24} input \
     port {S25} input \
     port {S26} input \
     port {S27} input \
     port {S28} input \
     port {S29} input \
     port {S30} input \
     port {S31} input \
     port {S32} input \
     port {S33} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(33,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus A18(0:0) input 1 {A18(0)} \
     portBus A19(0:0) input 1 {A19(0)} \
     portBus A20(0:0) input 1 {A20(0)} \
     portBus A21(0:0) input 1 {A21(0)} \
     portBus A22(0:0) input 1 {A22(0)} \
     portBus A23(0:0) input 1 {A23(0)} \
     portBus A24(0:0) input 1 {A24(0)} \
     portBus A25(0:0) input 1 {A25(0)} \
     portBus A26(0:0) input 1 {A26(0)} \
     portBus A27(0:0) input 1 {A27(0)} \
     portBus A28(0:0) input 1 {A28(0)} \
     portBus A29(0:0) input 1 {A29(0)} \
     portBus A30(0:0) input 1 {A30(0)} \
     portBus A31(0:0) input 1 {A31(0)} \
     portBus A32(0:0) input 1 {A32(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     port {S16} input \
     port {S17} input \
     port {S18} input \
     port {S19} input \
     port {S20} input \
     port {S21} input \
     port {S22} input \
     port {S23} input \
     port {S24} input \
     port {S25} input \
     port {S26} input \
     port {S27} input \
     port {S28} input \
     port {S29} input \
     port {S30} input \
     port {S31} input \
     port {S32} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(32,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus A18(0:0) input 1 {A18(0)} \
     portBus A19(0:0) input 1 {A19(0)} \
     portBus A20(0:0) input 1 {A20(0)} \
     portBus A21(0:0) input 1 {A21(0)} \
     portBus A22(0:0) input 1 {A22(0)} \
     portBus A23(0:0) input 1 {A23(0)} \
     portBus A24(0:0) input 1 {A24(0)} \
     portBus A25(0:0) input 1 {A25(0)} \
     portBus A26(0:0) input 1 {A26(0)} \
     portBus A27(0:0) input 1 {A27(0)} \
     portBus A28(0:0) input 1 {A28(0)} \
     portBus A29(0:0) input 1 {A29(0)} \
     portBus A30(0:0) input 1 {A30(0)} \
     portBus A31(0:0) input 1 {A31(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     port {S16} input \
     port {S17} input \
     port {S18} input \
     port {S19} input \
     port {S20} input \
     port {S21} input \
     port {S22} input \
     port {S23} input \
     port {S24} input \
     port {S25} input \
     port {S26} input \
     port {S27} input \
     port {S28} input \
     port {S29} input \
     port {S30} input \
     port {S31} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(31,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus A17(0:0) input 1 {A17(0)} \
     portBus A18(0:0) input 1 {A18(0)} \
     portBus A19(0:0) input 1 {A19(0)} \
     portBus A20(0:0) input 1 {A20(0)} \
     portBus A21(0:0) input 1 {A21(0)} \
     portBus A22(0:0) input 1 {A22(0)} \
     portBus A23(0:0) input 1 {A23(0)} \
     portBus A24(0:0) input 1 {A24(0)} \
     portBus A25(0:0) input 1 {A25(0)} \
     portBus A26(0:0) input 1 {A26(0)} \
     portBus A27(0:0) input 1 {A27(0)} \
     portBus A28(0:0) input 1 {A28(0)} \
     portBus A29(0:0) input 1 {A29(0)} \
     portBus A30(0:0) input 1 {A30(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     port {S16} input \
     port {S17} input \
     port {S18} input \
     port {S19} input \
     port {S20} input \
     port {S21} input \
     port {S22} input \
     port {S23} input \
     port {S24} input \
     port {S25} input \
     port {S26} input \
     port {S27} input \
     port {S28} input \
     port {S29} input \
     port {S30} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(9,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(14,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(5,9)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(8:0) input 9 {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(8:0) input 9 {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(8:0) input 9 {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,4)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(13,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(11,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(11,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,7)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(6:0) input 7 {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,3)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(2:0) input 3 {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(17,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(9,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(10,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nand(4,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(7,4)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(3:0) input 4 {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(3:0) input 4 {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(3:0) input 4 {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(3:0) input 4 {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(13,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(5)" "INTERFACE" INV boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(7)" "INTERFACE" INV boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(6)" "INTERFACE" INV boxcolor 0 \
     portBus A(5:0) input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(10,7)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(6:0) input 7 {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(6:0) input 7 {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(6:0) input 7 {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(6:0) input 7 {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(6:0) input 7 {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(6:0) input 7 {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(6:0) input 7 {A8(6)} {A8(5)} {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(6:0) input 7 {A9(6)} {A9(5)} {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(17,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus A12(0:0) input 1 {A12(0)} \
     portBus A13(0:0) input 1 {A13(0)} \
     portBus A14(0:0) input 1 {A14(0)} \
     portBus A15(0:0) input 1 {A15(0)} \
     portBus A16(0:0) input 1 {A16(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(5,2)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus A2(1:0) input 2 {A2(1)} {A2(0)} \
     portBus A3(1:0) input 2 {A3(1)} {A3(0)} \
     portBus A4(1:0) input 2 {A4(1)} {A4(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "and(2,3)" "INTERFACE" AND boxcolor 0 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(10,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nor(12,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus A7(0:0) input 1 {A7(0)} \
     portBus A8(0:0) input 1 {A8(0)} \
     portBus A9(0:0) input 1 {A9(0)} \
     portBus A10(0:0) input 1 {A10(0)} \
     portBus A11(0:0) input 1 {A11(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(14,4)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(3:0) input 4 {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(3:0) input 4 {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(3:0) input 4 {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(3:0) input 4 {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(3:0) input 4 {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(3:0) input 4 {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(3:0) input 4 {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(3:0) input 4 {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(3:0) input 4 {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(3:0) input 4 {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(3:0) input 4 {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,4)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,4)" "INTERFACE" OR boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(27,5)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(4:0) input 5 {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(4:0) input 5 {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(4:0) input 5 {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(4:0) input 5 {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(4:0) input 5 {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(4:0) input 5 {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(4:0) input 5 {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(4:0) input 5 {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(4:0) input 5 {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(4:0) input 5 {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(4:0) input 5 {A10(4)} {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(4:0) input 5 {A11(4)} {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(4:0) input 5 {A12(4)} {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(4:0) input 5 {A13(4)} {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(4:0) input 5 {A14(4)} {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus A15(4:0) input 5 {A15(4)} {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus A16(4:0) input 5 {A16(4)} {A16(3)} {A16(2)} {A16(1)} {A16(0)} \
     portBus A17(4:0) input 5 {A17(4)} {A17(3)} {A17(2)} {A17(1)} {A17(0)} \
     portBus A18(4:0) input 5 {A18(4)} {A18(3)} {A18(2)} {A18(1)} {A18(0)} \
     portBus A19(4:0) input 5 {A19(4)} {A19(3)} {A19(2)} {A19(1)} {A19(0)} \
     portBus A20(4:0) input 5 {A20(4)} {A20(3)} {A20(2)} {A20(1)} {A20(0)} \
     portBus A21(4:0) input 5 {A21(4)} {A21(3)} {A21(2)} {A21(1)} {A21(0)} \
     portBus A22(4:0) input 5 {A22(4)} {A22(3)} {A22(2)} {A22(1)} {A22(0)} \
     portBus A23(4:0) input 5 {A23(4)} {A23(3)} {A23(2)} {A23(1)} {A23(0)} \
     portBus A24(4:0) input 5 {A24(4)} {A24(3)} {A24(2)} {A24(1)} {A24(0)} \
     portBus A25(4:0) input 5 {A25(4)} {A25(3)} {A25(2)} {A25(1)} {A25(0)} \
     portBus A26(4:0) input 5 {A26(4)} {A26(3)} {A26(2)} {A26(1)} {A26(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     port {S4} input \
     port {S5} input \
     port {S6} input \
     port {S7} input \
     port {S8} input \
     port {S9} input \
     port {S10} input \
     port {S11} input \
     port {S12} input \
     port {S13} input \
     port {S14} input \
     port {S15} input \
     port {S16} input \
     port {S17} input \
     port {S18} input \
     port {S19} input \
     port {S20} input \
     port {S21} input \
     port {S22} input \
     port {S23} input \
     port {S24} input \
     port {S25} input \
     port {S26} input \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,5)" "INTERFACE" OR boxcolor 0 \
     portBus A0(4:0) input 5 {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(4:0) input 5 {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(32)" "INTERFACE" INV boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(11,-1,11,-1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(10:0) input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(10:0) input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-803 -attr oid 800 -attr vt d
load net {vec:rsci.qa_d.mxwt(0)} -attr vt d
load net {vec:rsci.qa_d.mxwt(1)} -attr vt d
load net {vec:rsci.qa_d.mxwt(2)} -attr vt d
load net {vec:rsci.qa_d.mxwt(3)} -attr vt d
load net {vec:rsci.qa_d.mxwt(4)} -attr vt d
load net {vec:rsci.qa_d.mxwt(5)} -attr vt d
load net {vec:rsci.qa_d.mxwt(6)} -attr vt d
load net {vec:rsci.qa_d.mxwt(7)} -attr vt d
load net {vec:rsci.qa_d.mxwt(8)} -attr vt d
load net {vec:rsci.qa_d.mxwt(9)} -attr vt d
load net {vec:rsci.qa_d.mxwt(10)} -attr vt d
load net {vec:rsci.qa_d.mxwt(11)} -attr vt d
load net {vec:rsci.qa_d.mxwt(12)} -attr vt d
load net {vec:rsci.qa_d.mxwt(13)} -attr vt d
load net {vec:rsci.qa_d.mxwt(14)} -attr vt d
load net {vec:rsci.qa_d.mxwt(15)} -attr vt d
load net {vec:rsci.qa_d.mxwt(16)} -attr vt d
load net {vec:rsci.qa_d.mxwt(17)} -attr vt d
load net {vec:rsci.qa_d.mxwt(18)} -attr vt d
load net {vec:rsci.qa_d.mxwt(19)} -attr vt d
load net {vec:rsci.qa_d.mxwt(20)} -attr vt d
load net {vec:rsci.qa_d.mxwt(21)} -attr vt d
load net {vec:rsci.qa_d.mxwt(22)} -attr vt d
load net {vec:rsci.qa_d.mxwt(23)} -attr vt d
load net {vec:rsci.qa_d.mxwt(24)} -attr vt d
load net {vec:rsci.qa_d.mxwt(25)} -attr vt d
load net {vec:rsci.qa_d.mxwt(26)} -attr vt d
load net {vec:rsci.qa_d.mxwt(27)} -attr vt d
load net {vec:rsci.qa_d.mxwt(28)} -attr vt d
load net {vec:rsci.qa_d.mxwt(29)} -attr vt d
load net {vec:rsci.qa_d.mxwt(30)} -attr vt d
load net {vec:rsci.qa_d.mxwt(31)} -attr vt d
load net {vec:rsci.qa_d.mxwt(32)} -attr vt d
load net {vec:rsci.qa_d.mxwt(33)} -attr vt d
load net {vec:rsci.qa_d.mxwt(34)} -attr vt d
load net {vec:rsci.qa_d.mxwt(35)} -attr vt d
load net {vec:rsci.qa_d.mxwt(36)} -attr vt d
load net {vec:rsci.qa_d.mxwt(37)} -attr vt d
load net {vec:rsci.qa_d.mxwt(38)} -attr vt d
load net {vec:rsci.qa_d.mxwt(39)} -attr vt d
load net {vec:rsci.qa_d.mxwt(40)} -attr vt d
load net {vec:rsci.qa_d.mxwt(41)} -attr vt d
load net {vec:rsci.qa_d.mxwt(42)} -attr vt d
load net {vec:rsci.qa_d.mxwt(43)} -attr vt d
load net {vec:rsci.qa_d.mxwt(44)} -attr vt d
load net {vec:rsci.qa_d.mxwt(45)} -attr vt d
load net {vec:rsci.qa_d.mxwt(46)} -attr vt d
load net {vec:rsci.qa_d.mxwt(47)} -attr vt d
load net {vec:rsci.qa_d.mxwt(48)} -attr vt d
load net {vec:rsci.qa_d.mxwt(49)} -attr vt d
load net {vec:rsci.qa_d.mxwt(50)} -attr vt d
load net {vec:rsci.qa_d.mxwt(51)} -attr vt d
load net {vec:rsci.qa_d.mxwt(52)} -attr vt d
load net {vec:rsci.qa_d.mxwt(53)} -attr vt d
load net {vec:rsci.qa_d.mxwt(54)} -attr vt d
load net {vec:rsci.qa_d.mxwt(55)} -attr vt d
load net {vec:rsci.qa_d.mxwt(56)} -attr vt d
load net {vec:rsci.qa_d.mxwt(57)} -attr vt d
load net {vec:rsci.qa_d.mxwt(58)} -attr vt d
load net {vec:rsci.qa_d.mxwt(59)} -attr vt d
load net {vec:rsci.qa_d.mxwt(60)} -attr vt d
load net {vec:rsci.qa_d.mxwt(61)} -attr vt d
load net {vec:rsci.qa_d.mxwt(62)} -attr vt d
load net {vec:rsci.qa_d.mxwt(63)} -attr vt d
load netBundle {vec:rsci.qa_d.mxwt} 64 {vec:rsci.qa_d.mxwt(0)} {vec:rsci.qa_d.mxwt(1)} {vec:rsci.qa_d.mxwt(2)} {vec:rsci.qa_d.mxwt(3)} {vec:rsci.qa_d.mxwt(4)} {vec:rsci.qa_d.mxwt(5)} {vec:rsci.qa_d.mxwt(6)} {vec:rsci.qa_d.mxwt(7)} {vec:rsci.qa_d.mxwt(8)} {vec:rsci.qa_d.mxwt(9)} {vec:rsci.qa_d.mxwt(10)} {vec:rsci.qa_d.mxwt(11)} {vec:rsci.qa_d.mxwt(12)} {vec:rsci.qa_d.mxwt(13)} {vec:rsci.qa_d.mxwt(14)} {vec:rsci.qa_d.mxwt(15)} {vec:rsci.qa_d.mxwt(16)} {vec:rsci.qa_d.mxwt(17)} {vec:rsci.qa_d.mxwt(18)} {vec:rsci.qa_d.mxwt(19)} {vec:rsci.qa_d.mxwt(20)} {vec:rsci.qa_d.mxwt(21)} {vec:rsci.qa_d.mxwt(22)} {vec:rsci.qa_d.mxwt(23)} {vec:rsci.qa_d.mxwt(24)} {vec:rsci.qa_d.mxwt(25)} {vec:rsci.qa_d.mxwt(26)} {vec:rsci.qa_d.mxwt(27)} {vec:rsci.qa_d.mxwt(28)} {vec:rsci.qa_d.mxwt(29)} {vec:rsci.qa_d.mxwt(30)} {vec:rsci.qa_d.mxwt(31)} {vec:rsci.qa_d.mxwt(32)} {vec:rsci.qa_d.mxwt(33)} {vec:rsci.qa_d.mxwt(34)} {vec:rsci.qa_d.mxwt(35)} {vec:rsci.qa_d.mxwt(36)} {vec:rsci.qa_d.mxwt(37)} {vec:rsci.qa_d.mxwt(38)} {vec:rsci.qa_d.mxwt(39)} {vec:rsci.qa_d.mxwt(40)} {vec:rsci.qa_d.mxwt(41)} {vec:rsci.qa_d.mxwt(42)} {vec:rsci.qa_d.mxwt(43)} {vec:rsci.qa_d.mxwt(44)} {vec:rsci.qa_d.mxwt(45)} {vec:rsci.qa_d.mxwt(46)} {vec:rsci.qa_d.mxwt(47)} {vec:rsci.qa_d.mxwt(48)} {vec:rsci.qa_d.mxwt(49)} {vec:rsci.qa_d.mxwt(50)} {vec:rsci.qa_d.mxwt(51)} {vec:rsci.qa_d.mxwt(52)} {vec:rsci.qa_d.mxwt(53)} {vec:rsci.qa_d.mxwt(54)} {vec:rsci.qa_d.mxwt(55)} {vec:rsci.qa_d.mxwt(56)} {vec:rsci.qa_d.mxwt(57)} {vec:rsci.qa_d.mxwt(58)} {vec:rsci.qa_d.mxwt(59)} {vec:rsci.qa_d.mxwt(60)} {vec:rsci.qa_d.mxwt(61)} {vec:rsci.qa_d.mxwt(62)} {vec:rsci.qa_d.mxwt(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-804 -attr oid 801 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {p:rsci.idat(0)} -attr vt d
load net {p:rsci.idat(1)} -attr vt d
load net {p:rsci.idat(2)} -attr vt d
load net {p:rsci.idat(3)} -attr vt d
load net {p:rsci.idat(4)} -attr vt d
load net {p:rsci.idat(5)} -attr vt d
load net {p:rsci.idat(6)} -attr vt d
load net {p:rsci.idat(7)} -attr vt d
load net {p:rsci.idat(8)} -attr vt d
load net {p:rsci.idat(9)} -attr vt d
load net {p:rsci.idat(10)} -attr vt d
load net {p:rsci.idat(11)} -attr vt d
load net {p:rsci.idat(12)} -attr vt d
load net {p:rsci.idat(13)} -attr vt d
load net {p:rsci.idat(14)} -attr vt d
load net {p:rsci.idat(15)} -attr vt d
load net {p:rsci.idat(16)} -attr vt d
load net {p:rsci.idat(17)} -attr vt d
load net {p:rsci.idat(18)} -attr vt d
load net {p:rsci.idat(19)} -attr vt d
load net {p:rsci.idat(20)} -attr vt d
load net {p:rsci.idat(21)} -attr vt d
load net {p:rsci.idat(22)} -attr vt d
load net {p:rsci.idat(23)} -attr vt d
load net {p:rsci.idat(24)} -attr vt d
load net {p:rsci.idat(25)} -attr vt d
load net {p:rsci.idat(26)} -attr vt d
load net {p:rsci.idat(27)} -attr vt d
load net {p:rsci.idat(28)} -attr vt d
load net {p:rsci.idat(29)} -attr vt d
load net {p:rsci.idat(30)} -attr vt d
load net {p:rsci.idat(31)} -attr vt d
load netBundle {p:rsci.idat} 32 {p:rsci.idat(0)} {p:rsci.idat(1)} {p:rsci.idat(2)} {p:rsci.idat(3)} {p:rsci.idat(4)} {p:rsci.idat(5)} {p:rsci.idat(6)} {p:rsci.idat(7)} {p:rsci.idat(8)} {p:rsci.idat(9)} {p:rsci.idat(10)} {p:rsci.idat(11)} {p:rsci.idat(12)} {p:rsci.idat(13)} {p:rsci.idat(14)} {p:rsci.idat(15)} {p:rsci.idat(16)} {p:rsci.idat(17)} {p:rsci.idat(18)} {p:rsci.idat(19)} {p:rsci.idat(20)} {p:rsci.idat(21)} {p:rsci.idat(22)} {p:rsci.idat(23)} {p:rsci.idat(24)} {p:rsci.idat(25)} {p:rsci.idat(26)} {p:rsci.idat(27)} {p:rsci.idat(28)} {p:rsci.idat(29)} {p:rsci.idat(30)} {p:rsci.idat(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-805 -attr oid 802 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {twiddle:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d.mxwt} 32 {twiddle:rsci.qb_d.mxwt(0)} {twiddle:rsci.qb_d.mxwt(1)} {twiddle:rsci.qb_d.mxwt(2)} {twiddle:rsci.qb_d.mxwt(3)} {twiddle:rsci.qb_d.mxwt(4)} {twiddle:rsci.qb_d.mxwt(5)} {twiddle:rsci.qb_d.mxwt(6)} {twiddle:rsci.qb_d.mxwt(7)} {twiddle:rsci.qb_d.mxwt(8)} {twiddle:rsci.qb_d.mxwt(9)} {twiddle:rsci.qb_d.mxwt(10)} {twiddle:rsci.qb_d.mxwt(11)} {twiddle:rsci.qb_d.mxwt(12)} {twiddle:rsci.qb_d.mxwt(13)} {twiddle:rsci.qb_d.mxwt(14)} {twiddle:rsci.qb_d.mxwt(15)} {twiddle:rsci.qb_d.mxwt(16)} {twiddle:rsci.qb_d.mxwt(17)} {twiddle:rsci.qb_d.mxwt(18)} {twiddle:rsci.qb_d.mxwt(19)} {twiddle:rsci.qb_d.mxwt(20)} {twiddle:rsci.qb_d.mxwt(21)} {twiddle:rsci.qb_d.mxwt(22)} {twiddle:rsci.qb_d.mxwt(23)} {twiddle:rsci.qb_d.mxwt(24)} {twiddle:rsci.qb_d.mxwt(25)} {twiddle:rsci.qb_d.mxwt(26)} {twiddle:rsci.qb_d.mxwt(27)} {twiddle:rsci.qb_d.mxwt(28)} {twiddle:rsci.qb_d.mxwt(29)} {twiddle:rsci.qb_d.mxwt(30)} {twiddle:rsci.qb_d.mxwt(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-806 -attr oid 803 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d.mxwt} 32 {twiddle_h:rsci.qb_d.mxwt(0)} {twiddle_h:rsci.qb_d.mxwt(1)} {twiddle_h:rsci.qb_d.mxwt(2)} {twiddle_h:rsci.qb_d.mxwt(3)} {twiddle_h:rsci.qb_d.mxwt(4)} {twiddle_h:rsci.qb_d.mxwt(5)} {twiddle_h:rsci.qb_d.mxwt(6)} {twiddle_h:rsci.qb_d.mxwt(7)} {twiddle_h:rsci.qb_d.mxwt(8)} {twiddle_h:rsci.qb_d.mxwt(9)} {twiddle_h:rsci.qb_d.mxwt(10)} {twiddle_h:rsci.qb_d.mxwt(11)} {twiddle_h:rsci.qb_d.mxwt(12)} {twiddle_h:rsci.qb_d.mxwt(13)} {twiddle_h:rsci.qb_d.mxwt(14)} {twiddle_h:rsci.qb_d.mxwt(15)} {twiddle_h:rsci.qb_d.mxwt(16)} {twiddle_h:rsci.qb_d.mxwt(17)} {twiddle_h:rsci.qb_d.mxwt(18)} {twiddle_h:rsci.qb_d.mxwt(19)} {twiddle_h:rsci.qb_d.mxwt(20)} {twiddle_h:rsci.qb_d.mxwt(21)} {twiddle_h:rsci.qb_d.mxwt(22)} {twiddle_h:rsci.qb_d.mxwt(23)} {twiddle_h:rsci.qb_d.mxwt(24)} {twiddle_h:rsci.qb_d.mxwt(25)} {twiddle_h:rsci.qb_d.mxwt(26)} {twiddle_h:rsci.qb_d.mxwt(27)} {twiddle_h:rsci.qb_d.mxwt(28)} {twiddle_h:rsci.qb_d.mxwt(29)} {twiddle_h:rsci.qb_d.mxwt(30)} {twiddle_h:rsci.qb_d.mxwt(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-807 -attr oid 804 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-808 -attr oid 805 -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:mult():cmp.return_rsc_z} 32 {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-809 -attr oid 806 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-810 -attr oid 807 -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z} 32 {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-811 -attr oid 808 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-812 -attr oid 809 -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -attr vt d
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -attr vt d
load netBundle {COMP_LOOP-1:modulo_add():cmp.return_rsc_z} 32 {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-813 -attr oid 810 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -attr vt d
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -attr vt d
load netBundle {VEC_LOOP:acc#1.cse#10.sva} 10 {VEC_LOOP:acc#1.cse#10.sva(0)} {VEC_LOOP:acc#1.cse#10.sva(1)} {VEC_LOOP:acc#1.cse#10.sva(2)} {VEC_LOOP:acc#1.cse#10.sva(3)} {VEC_LOOP:acc#1.cse#10.sva(4)} {VEC_LOOP:acc#1.cse#10.sva(5)} {VEC_LOOP:acc#1.cse#10.sva(6)} {VEC_LOOP:acc#1.cse#10.sva(7)} {VEC_LOOP:acc#1.cse#10.sva(8)} {VEC_LOOP:acc#1.cse#10.sva(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-814 -attr oid 811 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {STAGE_LOOP:lshift.psp.sva(0)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(1)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(2)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(3)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(4)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(5)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(6)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(7)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(8)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(9)} -attr vt d
load net {STAGE_LOOP:lshift.psp.sva(10)} -attr vt d
load netBundle {STAGE_LOOP:lshift.psp.sva} 11 {STAGE_LOOP:lshift.psp.sva(0)} {STAGE_LOOP:lshift.psp.sva(1)} {STAGE_LOOP:lshift.psp.sva(2)} {STAGE_LOOP:lshift.psp.sva(3)} {STAGE_LOOP:lshift.psp.sva(4)} {STAGE_LOOP:lshift.psp.sva(5)} {STAGE_LOOP:lshift.psp.sva(6)} {STAGE_LOOP:lshift.psp.sva(7)} {STAGE_LOOP:lshift.psp.sva(8)} {STAGE_LOOP:lshift.psp.sva(9)} {STAGE_LOOP:lshift.psp.sva(10)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-815 -attr oid 812 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {VEC_LOOP:j(10:0)#1.sva#1(0)} -attr vt d
load net {VEC_LOOP:j(10:0)#1.sva#1(1)} -attr vt d
load net {VEC_LOOP:j(10:0)#1.sva#1(2)} -attr vt d
load net {VEC_LOOP:j(10:0)#1.sva#1(3)} -attr vt d
load net {VEC_LOOP:j(10:0)#1.sva#1(4)} -attr vt d
load net {VEC_LOOP:j(10:0)#1.sva#1(5)} -attr vt d
load net {VEC_LOOP:j(10:0)#1.sva#1(6)} -attr vt d
load net {VEC_LOOP:j(10:0)#1.sva#1(7)} -attr vt d
load net {VEC_LOOP:j(10:0)#1.sva#1(8)} -attr vt d
load net {VEC_LOOP:j(10:0)#1.sva#1(9)} -attr vt d
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -attr vt d
load netBundle {VEC_LOOP:j(10:0)#1.sva#1} 11 {VEC_LOOP:j(10:0)#1.sva#1(0)} {VEC_LOOP:j(10:0)#1.sva#1(1)} {VEC_LOOP:j(10:0)#1.sva#1(2)} {VEC_LOOP:j(10:0)#1.sva#1(3)} {VEC_LOOP:j(10:0)#1.sva#1(4)} {VEC_LOOP:j(10:0)#1.sva#1(5)} {VEC_LOOP:j(10:0)#1.sva#1(6)} {VEC_LOOP:j(10:0)#1.sva#1(7)} {VEC_LOOP:j(10:0)#1.sva#1(8)} {VEC_LOOP:j(10:0)#1.sva#1(9)} {VEC_LOOP:j(10:0)#1.sva#1(10)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-816 -attr oid 813 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {vec:rsci.da_d.reg(0)} -attr vt d
load net {vec:rsci.da_d.reg(1)} -attr vt d
load net {vec:rsci.da_d.reg(2)} -attr vt d
load net {vec:rsci.da_d.reg(3)} -attr vt d
load net {vec:rsci.da_d.reg(4)} -attr vt d
load net {vec:rsci.da_d.reg(5)} -attr vt d
load net {vec:rsci.da_d.reg(6)} -attr vt d
load net {vec:rsci.da_d.reg(7)} -attr vt d
load net {vec:rsci.da_d.reg(8)} -attr vt d
load net {vec:rsci.da_d.reg(9)} -attr vt d
load net {vec:rsci.da_d.reg(10)} -attr vt d
load net {vec:rsci.da_d.reg(11)} -attr vt d
load net {vec:rsci.da_d.reg(12)} -attr vt d
load net {vec:rsci.da_d.reg(13)} -attr vt d
load net {vec:rsci.da_d.reg(14)} -attr vt d
load net {vec:rsci.da_d.reg(15)} -attr vt d
load net {vec:rsci.da_d.reg(16)} -attr vt d
load net {vec:rsci.da_d.reg(17)} -attr vt d
load net {vec:rsci.da_d.reg(18)} -attr vt d
load net {vec:rsci.da_d.reg(19)} -attr vt d
load net {vec:rsci.da_d.reg(20)} -attr vt d
load net {vec:rsci.da_d.reg(21)} -attr vt d
load net {vec:rsci.da_d.reg(22)} -attr vt d
load net {vec:rsci.da_d.reg(23)} -attr vt d
load net {vec:rsci.da_d.reg(24)} -attr vt d
load net {vec:rsci.da_d.reg(25)} -attr vt d
load net {vec:rsci.da_d.reg(26)} -attr vt d
load net {vec:rsci.da_d.reg(27)} -attr vt d
load net {vec:rsci.da_d.reg(28)} -attr vt d
load net {vec:rsci.da_d.reg(29)} -attr vt d
load net {vec:rsci.da_d.reg(30)} -attr vt d
load net {vec:rsci.da_d.reg(31)} -attr vt d
load netBundle {vec:rsci.da_d.reg} 32 {vec:rsci.da_d.reg(0)} {vec:rsci.da_d.reg(1)} {vec:rsci.da_d.reg(2)} {vec:rsci.da_d.reg(3)} {vec:rsci.da_d.reg(4)} {vec:rsci.da_d.reg(5)} {vec:rsci.da_d.reg(6)} {vec:rsci.da_d.reg(7)} {vec:rsci.da_d.reg(8)} {vec:rsci.da_d.reg(9)} {vec:rsci.da_d.reg(10)} {vec:rsci.da_d.reg(11)} {vec:rsci.da_d.reg(12)} {vec:rsci.da_d.reg(13)} {vec:rsci.da_d.reg(14)} {vec:rsci.da_d.reg(15)} {vec:rsci.da_d.reg(16)} {vec:rsci.da_d.reg(17)} {vec:rsci.da_d.reg(18)} {vec:rsci.da_d.reg(19)} {vec:rsci.da_d.reg(20)} {vec:rsci.da_d.reg(21)} {vec:rsci.da_d.reg(22)} {vec:rsci.da_d.reg(23)} {vec:rsci.da_d.reg(24)} {vec:rsci.da_d.reg(25)} {vec:rsci.da_d.reg(26)} {vec:rsci.da_d.reg(27)} {vec:rsci.da_d.reg(28)} {vec:rsci.da_d.reg(29)} {vec:rsci.da_d.reg(30)} {vec:rsci.da_d.reg(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-817 -attr oid 814 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.wea_d.reg(0)} -attr vt d
load net {vec:rsci.wea_d.reg(1)} -attr vt d
load netBundle {vec:rsci.wea_d.reg} 2 {vec:rsci.wea_d.reg(0)} {vec:rsci.wea_d.reg(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-818 -attr oid 815 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {core.wten.iff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-819 -attr oid 816 -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-820 -attr oid 817 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-821 -attr oid 818 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#25.rmff} 5 {COMP_LOOP:twiddle_f:mux1h#25.rmff(0)} {COMP_LOOP:twiddle_f:mux1h#25.rmff(1)} {COMP_LOOP:twiddle_f:mux1h#25.rmff(2)} {COMP_LOOP:twiddle_f:mux1h#25.rmff(3)} {COMP_LOOP:twiddle_f:mux1h#25.rmff(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-822 -attr oid 819 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#25.rmff}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_f#1.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f#1.sva} 32 {COMP_LOOP:twiddle_f#1.sva(0)} {COMP_LOOP:twiddle_f#1.sva(1)} {COMP_LOOP:twiddle_f#1.sva(2)} {COMP_LOOP:twiddle_f#1.sva(3)} {COMP_LOOP:twiddle_f#1.sva(4)} {COMP_LOOP:twiddle_f#1.sva(5)} {COMP_LOOP:twiddle_f#1.sva(6)} {COMP_LOOP:twiddle_f#1.sva(7)} {COMP_LOOP:twiddle_f#1.sva(8)} {COMP_LOOP:twiddle_f#1.sva(9)} {COMP_LOOP:twiddle_f#1.sva(10)} {COMP_LOOP:twiddle_f#1.sva(11)} {COMP_LOOP:twiddle_f#1.sva(12)} {COMP_LOOP:twiddle_f#1.sva(13)} {COMP_LOOP:twiddle_f#1.sva(14)} {COMP_LOOP:twiddle_f#1.sva(15)} {COMP_LOOP:twiddle_f#1.sva(16)} {COMP_LOOP:twiddle_f#1.sva(17)} {COMP_LOOP:twiddle_f#1.sva(18)} {COMP_LOOP:twiddle_f#1.sva(19)} {COMP_LOOP:twiddle_f#1.sva(20)} {COMP_LOOP:twiddle_f#1.sva(21)} {COMP_LOOP:twiddle_f#1.sva(22)} {COMP_LOOP:twiddle_f#1.sva(23)} {COMP_LOOP:twiddle_f#1.sva(24)} {COMP_LOOP:twiddle_f#1.sva(25)} {COMP_LOOP:twiddle_f#1.sva(26)} {COMP_LOOP:twiddle_f#1.sva(27)} {COMP_LOOP:twiddle_f#1.sva(28)} {COMP_LOOP:twiddle_f#1.sva(29)} {COMP_LOOP:twiddle_f#1.sva(30)} {COMP_LOOP:twiddle_f#1.sva(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-823 -attr oid 820 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(9)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(10)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(11)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(12)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(13)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(14)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(15)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(16)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(17)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(18)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(19)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(20)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(21)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(22)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(23)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(24)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(25)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(26)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(27)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(28)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(29)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(30)} -attr vt d
load net {COMP_LOOP:twiddle_help#1.sva(31)} -attr vt d
load netBundle {COMP_LOOP:twiddle_help#1.sva} 32 {COMP_LOOP:twiddle_help#1.sva(0)} {COMP_LOOP:twiddle_help#1.sva(1)} {COMP_LOOP:twiddle_help#1.sva(2)} {COMP_LOOP:twiddle_help#1.sva(3)} {COMP_LOOP:twiddle_help#1.sva(4)} {COMP_LOOP:twiddle_help#1.sva(5)} {COMP_LOOP:twiddle_help#1.sva(6)} {COMP_LOOP:twiddle_help#1.sva(7)} {COMP_LOOP:twiddle_help#1.sva(8)} {COMP_LOOP:twiddle_help#1.sva(9)} {COMP_LOOP:twiddle_help#1.sva(10)} {COMP_LOOP:twiddle_help#1.sva(11)} {COMP_LOOP:twiddle_help#1.sva(12)} {COMP_LOOP:twiddle_help#1.sva(13)} {COMP_LOOP:twiddle_help#1.sva(14)} {COMP_LOOP:twiddle_help#1.sva(15)} {COMP_LOOP:twiddle_help#1.sva(16)} {COMP_LOOP:twiddle_help#1.sva(17)} {COMP_LOOP:twiddle_help#1.sva(18)} {COMP_LOOP:twiddle_help#1.sva(19)} {COMP_LOOP:twiddle_help#1.sva(20)} {COMP_LOOP:twiddle_help#1.sva(21)} {COMP_LOOP:twiddle_help#1.sva(22)} {COMP_LOOP:twiddle_help#1.sva(23)} {COMP_LOOP:twiddle_help#1.sva(24)} {COMP_LOOP:twiddle_help#1.sva(25)} {COMP_LOOP:twiddle_help#1.sva(26)} {COMP_LOOP:twiddle_help#1.sva(27)} {COMP_LOOP:twiddle_help#1.sva(28)} {COMP_LOOP:twiddle_help#1.sva(29)} {COMP_LOOP:twiddle_help#1.sva(30)} {COMP_LOOP:twiddle_help#1.sva(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-824 -attr oid 821 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#2.sva:mx0w1} 10 {VEC_LOOP:acc#10.cse#2.sva:mx0w1(0)} {VEC_LOOP:acc#10.cse#2.sva:mx0w1(1)} {VEC_LOOP:acc#10.cse#2.sva:mx0w1(2)} {VEC_LOOP:acc#10.cse#2.sva:mx0w1(3)} {VEC_LOOP:acc#10.cse#2.sva:mx0w1(4)} {VEC_LOOP:acc#10.cse#2.sva:mx0w1(5)} {VEC_LOOP:acc#10.cse#2.sva:mx0w1(6)} {VEC_LOOP:acc#10.cse#2.sva:mx0w1(7)} {VEC_LOOP:acc#10.cse#2.sva:mx0w1(8)} {VEC_LOOP:acc#10.cse#2.sva:mx0w1(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-825 -attr oid 822 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc.psp.sva:mx0w0(0)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(1)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(2)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(3)} -attr vt d
load net {VEC_LOOP:acc.psp.sva:mx0w0(4)} -attr vt d
load netBundle {VEC_LOOP:acc.psp.sva:mx0w0} 5 {VEC_LOOP:acc.psp.sva:mx0w0(0)} {VEC_LOOP:acc.psp.sva:mx0w0(1)} {VEC_LOOP:acc.psp.sva:mx0w0(2)} {VEC_LOOP:acc.psp.sva:mx0w0(3)} {VEC_LOOP:acc.psp.sva:mx0w0(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-826 -attr oid 823 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#1.sva} 10 {VEC_LOOP:acc#10.cse#1.sva(0)} {VEC_LOOP:acc#10.cse#1.sva(1)} {VEC_LOOP:acc#10.cse#1.sva(2)} {VEC_LOOP:acc#10.cse#1.sva(3)} {VEC_LOOP:acc#10.cse#1.sva(4)} {VEC_LOOP:acc#10.cse#1.sva(5)} {VEC_LOOP:acc#10.cse#1.sva(6)} {VEC_LOOP:acc#10.cse#1.sva(7)} {VEC_LOOP:acc#10.cse#1.sva(8)} {VEC_LOOP:acc#10.cse#1.sva(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-827 -attr oid 824 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#3.sva:mx0w2} 10 {VEC_LOOP:acc#10.cse#3.sva:mx0w2(0)} {VEC_LOOP:acc#10.cse#3.sva:mx0w2(1)} {VEC_LOOP:acc#10.cse#3.sva:mx0w2(2)} {VEC_LOOP:acc#10.cse#3.sva:mx0w2(3)} {VEC_LOOP:acc#10.cse#3.sva:mx0w2(4)} {VEC_LOOP:acc#10.cse#3.sva:mx0w2(5)} {VEC_LOOP:acc#10.cse#3.sva:mx0w2(6)} {VEC_LOOP:acc#10.cse#3.sva:mx0w2(7)} {VEC_LOOP:acc#10.cse#3.sva:mx0w2(8)} {VEC_LOOP:acc#10.cse#3.sva:mx0w2(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-828 -attr oid 825 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(0)} -attr vt d
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(1)} -attr vt d
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(2)} -attr vt d
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(3)} -attr vt d
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(4)} -attr vt d
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(5)} -attr vt d
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(6)} -attr vt d
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(7)} -attr vt d
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(8)} -attr vt d
load netBundle {COMP_LOOP-11:twiddle_f:mul.psp.sva} 9 {COMP_LOOP-11:twiddle_f:mul.psp.sva(0)} {COMP_LOOP-11:twiddle_f:mul.psp.sva(1)} {COMP_LOOP-11:twiddle_f:mul.psp.sva(2)} {COMP_LOOP-11:twiddle_f:mul.psp.sva(3)} {COMP_LOOP-11:twiddle_f:mul.psp.sva(4)} {COMP_LOOP-11:twiddle_f:mul.psp.sva(5)} {COMP_LOOP-11:twiddle_f:mul.psp.sva(6)} {COMP_LOOP-11:twiddle_f:mul.psp.sva(7)} {COMP_LOOP-11:twiddle_f:mul.psp.sva(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-829 -attr oid 826 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul.psp.sva}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#4.sva:mx0w3} 10 {VEC_LOOP:acc#10.cse#4.sva:mx0w3(0)} {VEC_LOOP:acc#10.cse#4.sva:mx0w3(1)} {VEC_LOOP:acc#10.cse#4.sva:mx0w3(2)} {VEC_LOOP:acc#10.cse#4.sva:mx0w3(3)} {VEC_LOOP:acc#10.cse#4.sva:mx0w3(4)} {VEC_LOOP:acc#10.cse#4.sva:mx0w3(5)} {VEC_LOOP:acc#10.cse#4.sva:mx0w3(6)} {VEC_LOOP:acc#10.cse#4.sva:mx0w3(7)} {VEC_LOOP:acc#10.cse#4.sva:mx0w3(8)} {VEC_LOOP:acc#10.cse#4.sva:mx0w3(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-830 -attr oid 827 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#5.sva:mx0w4} 10 {VEC_LOOP:acc#10.cse#5.sva:mx0w4(0)} {VEC_LOOP:acc#10.cse#5.sva:mx0w4(1)} {VEC_LOOP:acc#10.cse#5.sva:mx0w4(2)} {VEC_LOOP:acc#10.cse#5.sva:mx0w4(3)} {VEC_LOOP:acc#10.cse#5.sva:mx0w4(4)} {VEC_LOOP:acc#10.cse#5.sva:mx0w4(5)} {VEC_LOOP:acc#10.cse#5.sva:mx0w4(6)} {VEC_LOOP:acc#10.cse#5.sva:mx0w4(7)} {VEC_LOOP:acc#10.cse#5.sva:mx0w4(8)} {VEC_LOOP:acc#10.cse#5.sva:mx0w4(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-831 -attr oid 828 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#6.sva:mx0w5} 10 {VEC_LOOP:acc#10.cse#6.sva:mx0w5(0)} {VEC_LOOP:acc#10.cse#6.sva:mx0w5(1)} {VEC_LOOP:acc#10.cse#6.sva:mx0w5(2)} {VEC_LOOP:acc#10.cse#6.sva:mx0w5(3)} {VEC_LOOP:acc#10.cse#6.sva:mx0w5(4)} {VEC_LOOP:acc#10.cse#6.sva:mx0w5(5)} {VEC_LOOP:acc#10.cse#6.sva:mx0w5(6)} {VEC_LOOP:acc#10.cse#6.sva:mx0w5(7)} {VEC_LOOP:acc#10.cse#6.sva:mx0w5(8)} {VEC_LOOP:acc#10.cse#6.sva:mx0w5(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-832 -attr oid 829 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#7.sva:mx0w6} 10 {VEC_LOOP:acc#10.cse#7.sva:mx0w6(0)} {VEC_LOOP:acc#10.cse#7.sva:mx0w6(1)} {VEC_LOOP:acc#10.cse#7.sva:mx0w6(2)} {VEC_LOOP:acc#10.cse#7.sva:mx0w6(3)} {VEC_LOOP:acc#10.cse#7.sva:mx0w6(4)} {VEC_LOOP:acc#10.cse#7.sva:mx0w6(5)} {VEC_LOOP:acc#10.cse#7.sva:mx0w6(6)} {VEC_LOOP:acc#10.cse#7.sva:mx0w6(7)} {VEC_LOOP:acc#10.cse#7.sva:mx0w6(8)} {VEC_LOOP:acc#10.cse#7.sva:mx0w6(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-833 -attr oid 830 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#8.sva:mx0w7} 10 {VEC_LOOP:acc#10.cse#8.sva:mx0w7(0)} {VEC_LOOP:acc#10.cse#8.sva:mx0w7(1)} {VEC_LOOP:acc#10.cse#8.sva:mx0w7(2)} {VEC_LOOP:acc#10.cse#8.sva:mx0w7(3)} {VEC_LOOP:acc#10.cse#8.sva:mx0w7(4)} {VEC_LOOP:acc#10.cse#8.sva:mx0w7(5)} {VEC_LOOP:acc#10.cse#8.sva:mx0w7(6)} {VEC_LOOP:acc#10.cse#8.sva:mx0w7(7)} {VEC_LOOP:acc#10.cse#8.sva:mx0w7(8)} {VEC_LOOP:acc#10.cse#8.sva:mx0w7(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-834 -attr oid 831 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#10.sva:mx0w9} 10 {VEC_LOOP:acc#10.cse#10.sva:mx0w9(0)} {VEC_LOOP:acc#10.cse#10.sva:mx0w9(1)} {VEC_LOOP:acc#10.cse#10.sva:mx0w9(2)} {VEC_LOOP:acc#10.cse#10.sva:mx0w9(3)} {VEC_LOOP:acc#10.cse#10.sva:mx0w9(4)} {VEC_LOOP:acc#10.cse#10.sva:mx0w9(5)} {VEC_LOOP:acc#10.cse#10.sva:mx0w9(6)} {VEC_LOOP:acc#10.cse#10.sva:mx0w9(7)} {VEC_LOOP:acc#10.cse#10.sva:mx0w9(8)} {VEC_LOOP:acc#10.cse#10.sva:mx0w9(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-835 -attr oid 832 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#11.sva:mx0w10} 10 {VEC_LOOP:acc#10.cse#11.sva:mx0w10(0)} {VEC_LOOP:acc#10.cse#11.sva:mx0w10(1)} {VEC_LOOP:acc#10.cse#11.sva:mx0w10(2)} {VEC_LOOP:acc#10.cse#11.sva:mx0w10(3)} {VEC_LOOP:acc#10.cse#11.sva:mx0w10(4)} {VEC_LOOP:acc#10.cse#11.sva:mx0w10(5)} {VEC_LOOP:acc#10.cse#11.sva:mx0w10(6)} {VEC_LOOP:acc#10.cse#11.sva:mx0w10(7)} {VEC_LOOP:acc#10.cse#11.sva:mx0w10(8)} {VEC_LOOP:acc#10.cse#11.sva:mx0w10(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-836 -attr oid 833 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#12.sva:mx0w11} 10 {VEC_LOOP:acc#10.cse#12.sva:mx0w11(0)} {VEC_LOOP:acc#10.cse#12.sva:mx0w11(1)} {VEC_LOOP:acc#10.cse#12.sva:mx0w11(2)} {VEC_LOOP:acc#10.cse#12.sva:mx0w11(3)} {VEC_LOOP:acc#10.cse#12.sva:mx0w11(4)} {VEC_LOOP:acc#10.cse#12.sva:mx0w11(5)} {VEC_LOOP:acc#10.cse#12.sva:mx0w11(6)} {VEC_LOOP:acc#10.cse#12.sva:mx0w11(7)} {VEC_LOOP:acc#10.cse#12.sva:mx0w11(8)} {VEC_LOOP:acc#10.cse#12.sva:mx0w11(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-837 -attr oid 834 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#13.sva:mx0w12} 10 {VEC_LOOP:acc#10.cse#13.sva:mx0w12(0)} {VEC_LOOP:acc#10.cse#13.sva:mx0w12(1)} {VEC_LOOP:acc#10.cse#13.sva:mx0w12(2)} {VEC_LOOP:acc#10.cse#13.sva:mx0w12(3)} {VEC_LOOP:acc#10.cse#13.sva:mx0w12(4)} {VEC_LOOP:acc#10.cse#13.sva:mx0w12(5)} {VEC_LOOP:acc#10.cse#13.sva:mx0w12(6)} {VEC_LOOP:acc#10.cse#13.sva:mx0w12(7)} {VEC_LOOP:acc#10.cse#13.sva:mx0w12(8)} {VEC_LOOP:acc#10.cse#13.sva:mx0w12(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-838 -attr oid 835 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#14.sva:mx0w13} 10 {VEC_LOOP:acc#10.cse#14.sva:mx0w13(0)} {VEC_LOOP:acc#10.cse#14.sva:mx0w13(1)} {VEC_LOOP:acc#10.cse#14.sva:mx0w13(2)} {VEC_LOOP:acc#10.cse#14.sva:mx0w13(3)} {VEC_LOOP:acc#10.cse#14.sva:mx0w13(4)} {VEC_LOOP:acc#10.cse#14.sva:mx0w13(5)} {VEC_LOOP:acc#10.cse#14.sva:mx0w13(6)} {VEC_LOOP:acc#10.cse#14.sva:mx0w13(7)} {VEC_LOOP:acc#10.cse#14.sva:mx0w13(8)} {VEC_LOOP:acc#10.cse#14.sva:mx0w13(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-839 -attr oid 836 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#15.sva:mx0w14} 10 {VEC_LOOP:acc#10.cse#15.sva:mx0w14(0)} {VEC_LOOP:acc#10.cse#15.sva:mx0w14(1)} {VEC_LOOP:acc#10.cse#15.sva:mx0w14(2)} {VEC_LOOP:acc#10.cse#15.sva:mx0w14(3)} {VEC_LOOP:acc#10.cse#15.sva:mx0w14(4)} {VEC_LOOP:acc#10.cse#15.sva:mx0w14(5)} {VEC_LOOP:acc#10.cse#15.sva:mx0w14(6)} {VEC_LOOP:acc#10.cse#15.sva:mx0w14(7)} {VEC_LOOP:acc#10.cse#15.sva:mx0w14(8)} {VEC_LOOP:acc#10.cse#15.sva:mx0w14(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-840 -attr oid 837 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#16.sva:mx0w15} 10 {VEC_LOOP:acc#10.cse#16.sva:mx0w15(0)} {VEC_LOOP:acc#10.cse#16.sva:mx0w15(1)} {VEC_LOOP:acc#10.cse#16.sva:mx0w15(2)} {VEC_LOOP:acc#10.cse#16.sva:mx0w15(3)} {VEC_LOOP:acc#10.cse#16.sva:mx0w15(4)} {VEC_LOOP:acc#10.cse#16.sva:mx0w15(5)} {VEC_LOOP:acc#10.cse#16.sva:mx0w15(6)} {VEC_LOOP:acc#10.cse#16.sva:mx0w15(7)} {VEC_LOOP:acc#10.cse#16.sva:mx0w15(8)} {VEC_LOOP:acc#10.cse#16.sva:mx0w15(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-841 -attr oid 838 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(0)} -attr vt d
load net {COMP_LOOP-17:twiddle_f:lshift.itm(1)} -attr vt d
load net {COMP_LOOP-17:twiddle_f:lshift.itm(2)} -attr vt d
load net {COMP_LOOP-17:twiddle_f:lshift.itm(3)} -attr vt d
load net {COMP_LOOP-17:twiddle_f:lshift.itm(4)} -attr vt d
load net {COMP_LOOP-17:twiddle_f:lshift.itm(5)} -attr vt d
load netBundle {COMP_LOOP-17:twiddle_f:lshift.itm} 6 {COMP_LOOP-17:twiddle_f:lshift.itm(0)} {COMP_LOOP-17:twiddle_f:lshift.itm(1)} {COMP_LOOP-17:twiddle_f:lshift.itm(2)} {COMP_LOOP-17:twiddle_f:lshift.itm(3)} {COMP_LOOP-17:twiddle_f:lshift.itm(4)} {COMP_LOOP-17:twiddle_f:lshift.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-842 -attr oid 839 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#18.sva:mx0w17} 10 {VEC_LOOP:acc#10.cse#18.sva:mx0w17(0)} {VEC_LOOP:acc#10.cse#18.sva:mx0w17(1)} {VEC_LOOP:acc#10.cse#18.sva:mx0w17(2)} {VEC_LOOP:acc#10.cse#18.sva:mx0w17(3)} {VEC_LOOP:acc#10.cse#18.sva:mx0w17(4)} {VEC_LOOP:acc#10.cse#18.sva:mx0w17(5)} {VEC_LOOP:acc#10.cse#18.sva:mx0w17(6)} {VEC_LOOP:acc#10.cse#18.sva:mx0w17(7)} {VEC_LOOP:acc#10.cse#18.sva:mx0w17(8)} {VEC_LOOP:acc#10.cse#18.sva:mx0w17(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-843 -attr oid 840 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#19.sva:mx0w18} 10 {VEC_LOOP:acc#10.cse#19.sva:mx0w18(0)} {VEC_LOOP:acc#10.cse#19.sva:mx0w18(1)} {VEC_LOOP:acc#10.cse#19.sva:mx0w18(2)} {VEC_LOOP:acc#10.cse#19.sva:mx0w18(3)} {VEC_LOOP:acc#10.cse#19.sva:mx0w18(4)} {VEC_LOOP:acc#10.cse#19.sva:mx0w18(5)} {VEC_LOOP:acc#10.cse#19.sva:mx0w18(6)} {VEC_LOOP:acc#10.cse#19.sva:mx0w18(7)} {VEC_LOOP:acc#10.cse#19.sva:mx0w18(8)} {VEC_LOOP:acc#10.cse#19.sva:mx0w18(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-844 -attr oid 841 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#20.sva:mx0w19} 10 {VEC_LOOP:acc#10.cse#20.sva:mx0w19(0)} {VEC_LOOP:acc#10.cse#20.sva:mx0w19(1)} {VEC_LOOP:acc#10.cse#20.sva:mx0w19(2)} {VEC_LOOP:acc#10.cse#20.sva:mx0w19(3)} {VEC_LOOP:acc#10.cse#20.sva:mx0w19(4)} {VEC_LOOP:acc#10.cse#20.sva:mx0w19(5)} {VEC_LOOP:acc#10.cse#20.sva:mx0w19(6)} {VEC_LOOP:acc#10.cse#20.sva:mx0w19(7)} {VEC_LOOP:acc#10.cse#20.sva:mx0w19(8)} {VEC_LOOP:acc#10.cse#20.sva:mx0w19(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-845 -attr oid 842 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#21.sva:mx0w20} 10 {VEC_LOOP:acc#10.cse#21.sva:mx0w20(0)} {VEC_LOOP:acc#10.cse#21.sva:mx0w20(1)} {VEC_LOOP:acc#10.cse#21.sva:mx0w20(2)} {VEC_LOOP:acc#10.cse#21.sva:mx0w20(3)} {VEC_LOOP:acc#10.cse#21.sva:mx0w20(4)} {VEC_LOOP:acc#10.cse#21.sva:mx0w20(5)} {VEC_LOOP:acc#10.cse#21.sva:mx0w20(6)} {VEC_LOOP:acc#10.cse#21.sva:mx0w20(7)} {VEC_LOOP:acc#10.cse#21.sva:mx0w20(8)} {VEC_LOOP:acc#10.cse#21.sva:mx0w20(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-846 -attr oid 843 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#22.sva:mx0w21} 10 {VEC_LOOP:acc#10.cse#22.sva:mx0w21(0)} {VEC_LOOP:acc#10.cse#22.sva:mx0w21(1)} {VEC_LOOP:acc#10.cse#22.sva:mx0w21(2)} {VEC_LOOP:acc#10.cse#22.sva:mx0w21(3)} {VEC_LOOP:acc#10.cse#22.sva:mx0w21(4)} {VEC_LOOP:acc#10.cse#22.sva:mx0w21(5)} {VEC_LOOP:acc#10.cse#22.sva:mx0w21(6)} {VEC_LOOP:acc#10.cse#22.sva:mx0w21(7)} {VEC_LOOP:acc#10.cse#22.sva:mx0w21(8)} {VEC_LOOP:acc#10.cse#22.sva:mx0w21(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-847 -attr oid 844 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#23.sva:mx0w22} 10 {VEC_LOOP:acc#10.cse#23.sva:mx0w22(0)} {VEC_LOOP:acc#10.cse#23.sva:mx0w22(1)} {VEC_LOOP:acc#10.cse#23.sva:mx0w22(2)} {VEC_LOOP:acc#10.cse#23.sva:mx0w22(3)} {VEC_LOOP:acc#10.cse#23.sva:mx0w22(4)} {VEC_LOOP:acc#10.cse#23.sva:mx0w22(5)} {VEC_LOOP:acc#10.cse#23.sva:mx0w22(6)} {VEC_LOOP:acc#10.cse#23.sva:mx0w22(7)} {VEC_LOOP:acc#10.cse#23.sva:mx0w22(8)} {VEC_LOOP:acc#10.cse#23.sva:mx0w22(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-848 -attr oid 845 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#24.sva:mx0w23} 10 {VEC_LOOP:acc#10.cse#24.sva:mx0w23(0)} {VEC_LOOP:acc#10.cse#24.sva:mx0w23(1)} {VEC_LOOP:acc#10.cse#24.sva:mx0w23(2)} {VEC_LOOP:acc#10.cse#24.sva:mx0w23(3)} {VEC_LOOP:acc#10.cse#24.sva:mx0w23(4)} {VEC_LOOP:acc#10.cse#24.sva:mx0w23(5)} {VEC_LOOP:acc#10.cse#24.sva:mx0w23(6)} {VEC_LOOP:acc#10.cse#24.sva:mx0w23(7)} {VEC_LOOP:acc#10.cse#24.sva:mx0w23(8)} {VEC_LOOP:acc#10.cse#24.sva:mx0w23(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-849 -attr oid 846 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#26.sva:mx0w25} 10 {VEC_LOOP:acc#10.cse#26.sva:mx0w25(0)} {VEC_LOOP:acc#10.cse#26.sva:mx0w25(1)} {VEC_LOOP:acc#10.cse#26.sva:mx0w25(2)} {VEC_LOOP:acc#10.cse#26.sva:mx0w25(3)} {VEC_LOOP:acc#10.cse#26.sva:mx0w25(4)} {VEC_LOOP:acc#10.cse#26.sva:mx0w25(5)} {VEC_LOOP:acc#10.cse#26.sva:mx0w25(6)} {VEC_LOOP:acc#10.cse#26.sva:mx0w25(7)} {VEC_LOOP:acc#10.cse#26.sva:mx0w25(8)} {VEC_LOOP:acc#10.cse#26.sva:mx0w25(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-850 -attr oid 847 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#27.sva:mx0w26} 10 {VEC_LOOP:acc#10.cse#27.sva:mx0w26(0)} {VEC_LOOP:acc#10.cse#27.sva:mx0w26(1)} {VEC_LOOP:acc#10.cse#27.sva:mx0w26(2)} {VEC_LOOP:acc#10.cse#27.sva:mx0w26(3)} {VEC_LOOP:acc#10.cse#27.sva:mx0w26(4)} {VEC_LOOP:acc#10.cse#27.sva:mx0w26(5)} {VEC_LOOP:acc#10.cse#27.sva:mx0w26(6)} {VEC_LOOP:acc#10.cse#27.sva:mx0w26(7)} {VEC_LOOP:acc#10.cse#27.sva:mx0w26(8)} {VEC_LOOP:acc#10.cse#27.sva:mx0w26(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-851 -attr oid 848 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#28.sva:mx0w27} 10 {VEC_LOOP:acc#10.cse#28.sva:mx0w27(0)} {VEC_LOOP:acc#10.cse#28.sva:mx0w27(1)} {VEC_LOOP:acc#10.cse#28.sva:mx0w27(2)} {VEC_LOOP:acc#10.cse#28.sva:mx0w27(3)} {VEC_LOOP:acc#10.cse#28.sva:mx0w27(4)} {VEC_LOOP:acc#10.cse#28.sva:mx0w27(5)} {VEC_LOOP:acc#10.cse#28.sva:mx0w27(6)} {VEC_LOOP:acc#10.cse#28.sva:mx0w27(7)} {VEC_LOOP:acc#10.cse#28.sva:mx0w27(8)} {VEC_LOOP:acc#10.cse#28.sva:mx0w27(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-852 -attr oid 849 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#29.sva:mx0w28} 10 {VEC_LOOP:acc#10.cse#29.sva:mx0w28(0)} {VEC_LOOP:acc#10.cse#29.sva:mx0w28(1)} {VEC_LOOP:acc#10.cse#29.sva:mx0w28(2)} {VEC_LOOP:acc#10.cse#29.sva:mx0w28(3)} {VEC_LOOP:acc#10.cse#29.sva:mx0w28(4)} {VEC_LOOP:acc#10.cse#29.sva:mx0w28(5)} {VEC_LOOP:acc#10.cse#29.sva:mx0w28(6)} {VEC_LOOP:acc#10.cse#29.sva:mx0w28(7)} {VEC_LOOP:acc#10.cse#29.sva:mx0w28(8)} {VEC_LOOP:acc#10.cse#29.sva:mx0w28(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-853 -attr oid 850 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#30.sva:mx0w29} 10 {VEC_LOOP:acc#10.cse#30.sva:mx0w29(0)} {VEC_LOOP:acc#10.cse#30.sva:mx0w29(1)} {VEC_LOOP:acc#10.cse#30.sva:mx0w29(2)} {VEC_LOOP:acc#10.cse#30.sva:mx0w29(3)} {VEC_LOOP:acc#10.cse#30.sva:mx0w29(4)} {VEC_LOOP:acc#10.cse#30.sva:mx0w29(5)} {VEC_LOOP:acc#10.cse#30.sva:mx0w29(6)} {VEC_LOOP:acc#10.cse#30.sva:mx0w29(7)} {VEC_LOOP:acc#10.cse#30.sva:mx0w29(8)} {VEC_LOOP:acc#10.cse#30.sva:mx0w29(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-854 -attr oid 851 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse#31.sva:mx0w30} 10 {VEC_LOOP:acc#10.cse#31.sva:mx0w30(0)} {VEC_LOOP:acc#10.cse#31.sva:mx0w30(1)} {VEC_LOOP:acc#10.cse#31.sva:mx0w30(2)} {VEC_LOOP:acc#10.cse#31.sva:mx0w30(3)} {VEC_LOOP:acc#10.cse#31.sva:mx0w30(4)} {VEC_LOOP:acc#10.cse#31.sva:mx0w30(5)} {VEC_LOOP:acc#10.cse#31.sva:mx0w30(6)} {VEC_LOOP:acc#10.cse#31.sva:mx0w30(7)} {VEC_LOOP:acc#10.cse#31.sva:mx0w30(8)} {VEC_LOOP:acc#10.cse#31.sva:mx0w30(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-855 -attr oid 852 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(0)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(1)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(2)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(3)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(4)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(5)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(6)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(7)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(8)} -attr vt d
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(9)} -attr vt d
load netBundle {VEC_LOOP:acc#10.cse.sva:mx0w31} 10 {VEC_LOOP:acc#10.cse.sva:mx0w31(0)} {VEC_LOOP:acc#10.cse.sva:mx0w31(1)} {VEC_LOOP:acc#10.cse.sva:mx0w31(2)} {VEC_LOOP:acc#10.cse.sva:mx0w31(3)} {VEC_LOOP:acc#10.cse.sva:mx0w31(4)} {VEC_LOOP:acc#10.cse.sva:mx0w31(5)} {VEC_LOOP:acc#10.cse.sva:mx0w31(6)} {VEC_LOOP:acc#10.cse.sva:mx0w31(7)} {VEC_LOOP:acc#10.cse.sva:mx0w31(8)} {VEC_LOOP:acc#10.cse.sva:mx0w31(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-856 -attr oid 853 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {p.sva(0)} -attr vt d
load net {p.sva(1)} -attr vt d
load net {p.sva(2)} -attr vt d
load net {p.sva(3)} -attr vt d
load net {p.sva(4)} -attr vt d
load net {p.sva(5)} -attr vt d
load net {p.sva(6)} -attr vt d
load net {p.sva(7)} -attr vt d
load net {p.sva(8)} -attr vt d
load net {p.sva(9)} -attr vt d
load net {p.sva(10)} -attr vt d
load net {p.sva(11)} -attr vt d
load net {p.sva(12)} -attr vt d
load net {p.sva(13)} -attr vt d
load net {p.sva(14)} -attr vt d
load net {p.sva(15)} -attr vt d
load net {p.sva(16)} -attr vt d
load net {p.sva(17)} -attr vt d
load net {p.sva(18)} -attr vt d
load net {p.sva(19)} -attr vt d
load net {p.sva(20)} -attr vt d
load net {p.sva(21)} -attr vt d
load net {p.sva(22)} -attr vt d
load net {p.sva(23)} -attr vt d
load net {p.sva(24)} -attr vt d
load net {p.sva(25)} -attr vt d
load net {p.sva(26)} -attr vt d
load net {p.sva(27)} -attr vt d
load net {p.sva(28)} -attr vt d
load net {p.sva(29)} -attr vt d
load net {p.sva(30)} -attr vt d
load net {p.sva(31)} -attr vt d
load netBundle {p.sva} 32 {p.sva(0)} {p.sva(1)} {p.sva(2)} {p.sva(3)} {p.sva(4)} {p.sva(5)} {p.sva(6)} {p.sva(7)} {p.sva(8)} {p.sva(9)} {p.sva(10)} {p.sva(11)} {p.sva(12)} {p.sva(13)} {p.sva(14)} {p.sva(15)} {p.sva(16)} {p.sva(17)} {p.sva(18)} {p.sva(19)} {p.sva(20)} {p.sva(21)} {p.sva(22)} {p.sva(23)} {p.sva(24)} {p.sva(25)} {p.sva(26)} {p.sva(27)} {p.sva(28)} {p.sva(29)} {p.sva(30)} {p.sva(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-857 -attr oid 854 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(0)} -attr vt d
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(1)} -attr vt d
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(2)} -attr vt d
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(3)} -attr vt d
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(4)} -attr vt d
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(5)} -attr vt d
load netBundle {COMP_LOOP-17:twiddle_f:lshift.itm#1} 6 {COMP_LOOP-17:twiddle_f:lshift.itm#1(0)} {COMP_LOOP-17:twiddle_f:lshift.itm#1(1)} {COMP_LOOP-17:twiddle_f:lshift.itm#1(2)} {COMP_LOOP-17:twiddle_f:lshift.itm#1(3)} {COMP_LOOP-17:twiddle_f:lshift.itm#1(4)} {COMP_LOOP-17:twiddle_f:lshift.itm#1(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-858 -attr oid 855 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(0)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:lshift.itm(1)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:lshift.itm(2)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:lshift.itm(3)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:lshift.itm(4)} -attr vt d
load netBundle {COMP_LOOP-1:twiddle_f:lshift.itm} 5 {COMP_LOOP-1:twiddle_f:lshift.itm(0)} {COMP_LOOP-1:twiddle_f:lshift.itm(1)} {COMP_LOOP-1:twiddle_f:lshift.itm(2)} {COMP_LOOP-1:twiddle_f:lshift.itm(3)} {COMP_LOOP-1:twiddle_f:lshift.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-859 -attr oid 856 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(0)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.itm(1)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.itm(2)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.itm(3)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.itm(4)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.itm(5)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.itm(6)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.itm(7)} -attr vt d
load netBundle {COMP_LOOP-5:twiddle_f:lshift.itm} 8 {COMP_LOOP-5:twiddle_f:lshift.itm(0)} {COMP_LOOP-5:twiddle_f:lshift.itm(1)} {COMP_LOOP-5:twiddle_f:lshift.itm(2)} {COMP_LOOP-5:twiddle_f:lshift.itm(3)} {COMP_LOOP-5:twiddle_f:lshift.itm(4)} {COMP_LOOP-5:twiddle_f:lshift.itm(5)} {COMP_LOOP-5:twiddle_f:lshift.itm(6)} {COMP_LOOP-5:twiddle_f:lshift.itm(7)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-860 -attr oid 857 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load netBundle {z.out} 11 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-861 -attr oid 858 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load netBundle {z.out#1} 10 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-862 -attr oid 859 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load net {z.out#2(8)} -attr vt d
load net {z.out#2(9)} -attr vt d
load netBundle {z.out#2} 10 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} {z.out#2(8)} {z.out#2(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-863 -attr oid 860 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load net {z.out#3(4)} -attr vt d
load net {z.out#3(5)} -attr vt d
load net {z.out#3(6)} -attr vt d
load net {z.out#3(7)} -attr vt d
load net {z.out#3(8)} -attr vt d
load net {z.out#3(9)} -attr vt d
load netBundle {z.out#3} 10 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} {z.out#3(4)} {z.out#3(5)} {z.out#3(6)} {z.out#3(7)} {z.out#3(8)} {z.out#3(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-864 -attr oid 861 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#4(0)} -attr vt d
load net {z.out#4(1)} -attr vt d
load net {z.out#4(2)} -attr vt d
load net {z.out#4(3)} -attr vt d
load net {z.out#4(4)} -attr vt d
load net {z.out#4(5)} -attr vt d
load net {z.out#4(6)} -attr vt d
load net {z.out#4(7)} -attr vt d
load net {z.out#4(8)} -attr vt d
load net {z.out#4(9)} -attr vt d
load net {z.out#4(10)} -attr vt d
load netBundle {z.out#4} 11 {z.out#4(0)} {z.out#4(1)} {z.out#4(2)} {z.out#4(3)} {z.out#4(4)} {z.out#4(5)} {z.out#4(6)} {z.out#4(7)} {z.out#4(8)} {z.out#4(9)} {z.out#4(10)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-865 -attr oid 862 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#6(0)} -attr vt d
load net {z.out#6(1)} -attr vt d
load net {z.out#6(2)} -attr vt d
load net {z.out#6(3)} -attr vt d
load net {z.out#6(4)} -attr vt d
load net {z.out#6(5)} -attr vt d
load net {z.out#6(6)} -attr vt d
load net {z.out#6(7)} -attr vt d
load net {z.out#6(8)} -attr vt d
load netBundle {z.out#6} 9 {z.out#6(0)} {z.out#6(1)} {z.out#6(2)} {z.out#6(3)} {z.out#6(4)} {z.out#6(5)} {z.out#6(6)} {z.out#6(7)} {z.out#6(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-866 -attr oid 863 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#7(0)} -attr vt d
load net {z.out#7(1)} -attr vt d
load net {z.out#7(2)} -attr vt d
load net {z.out#7(3)} -attr vt d
load net {z.out#7(4)} -attr vt d
load net {z.out#7(5)} -attr vt d
load net {z.out#7(6)} -attr vt d
load netBundle {z.out#7} 7 {z.out#7(0)} {z.out#7(1)} {z.out#7(2)} {z.out#7(3)} {z.out#7(4)} {z.out#7(5)} {z.out#7(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-867 -attr oid 864 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#8(0)} -attr vt d
load net {z.out#8(1)} -attr vt d
load net {z.out#8(2)} -attr vt d
load net {z.out#8(3)} -attr vt d
load net {z.out#8(4)} -attr vt d
load net {z.out#8(5)} -attr vt d
load net {z.out#8(6)} -attr vt d
load net {z.out#8(7)} -attr vt d
load net {z.out#8(8)} -attr vt d
load net {z.out#8(9)} -attr vt d
load netBundle {z.out#8} 10 {z.out#8(0)} {z.out#8(1)} {z.out#8(2)} {z.out#8(3)} {z.out#8(4)} {z.out#8(5)} {z.out#8(6)} {z.out#8(7)} {z.out#8(8)} {z.out#8(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-868 -attr oid 865 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#9(0)} -attr vt d
load net {z.out#9(1)} -attr vt d
load net {z.out#9(2)} -attr vt d
load net {z.out#9(3)} -attr vt d
load net {z.out#9(4)} -attr vt d
load net {z.out#9(5)} -attr vt d
load net {z.out#9(6)} -attr vt d
load net {z.out#9(7)} -attr vt d
load net {z.out#9(8)} -attr vt d
load net {z.out#9(9)} -attr vt d
load netBundle {z.out#9} 10 {z.out#9(0)} {z.out#9(1)} {z.out#9(2)} {z.out#9(3)} {z.out#9(4)} {z.out#9(5)} {z.out#9(6)} {z.out#9(7)} {z.out#9(8)} {z.out#9(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-869 -attr oid 866 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#10(0)} -attr vt d
load net {z.out#10(1)} -attr vt d
load net {z.out#10(2)} -attr vt d
load net {z.out#10(3)} -attr vt d
load net {z.out#10(4)} -attr vt d
load net {z.out#10(5)} -attr vt d
load net {z.out#10(6)} -attr vt d
load net {z.out#10(7)} -attr vt d
load net {z.out#10(8)} -attr vt d
load net {z.out#10(9)} -attr vt d
load netBundle {z.out#10} 10 {z.out#10(0)} {z.out#10(1)} {z.out#10(2)} {z.out#10(3)} {z.out#10(4)} {z.out#10(5)} {z.out#10(6)} {z.out#10(7)} {z.out#10(8)} {z.out#10(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-870 -attr oid 867 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#11(0)} -attr vt d
load net {z.out#11(1)} -attr vt d
load net {z.out#11(2)} -attr vt d
load net {z.out#11(3)} -attr vt d
load net {z.out#11(4)} -attr vt d
load net {z.out#11(5)} -attr vt d
load net {z.out#11(6)} -attr vt d
load net {z.out#11(7)} -attr vt d
load net {z.out#11(8)} -attr vt d
load net {z.out#11(9)} -attr vt d
load net {z.out#11(10)} -attr vt d
load net {z.out#11(11)} -attr vt d
load net {z.out#11(12)} -attr vt d
load net {z.out#11(13)} -attr vt d
load net {z.out#11(14)} -attr vt d
load net {z.out#11(15)} -attr vt d
load net {z.out#11(16)} -attr vt d
load net {z.out#11(17)} -attr vt d
load net {z.out#11(18)} -attr vt d
load net {z.out#11(19)} -attr vt d
load net {z.out#11(20)} -attr vt d
load net {z.out#11(21)} -attr vt d
load net {z.out#11(22)} -attr vt d
load net {z.out#11(23)} -attr vt d
load net {z.out#11(24)} -attr vt d
load net {z.out#11(25)} -attr vt d
load net {z.out#11(26)} -attr vt d
load net {z.out#11(27)} -attr vt d
load net {z.out#11(28)} -attr vt d
load net {z.out#11(29)} -attr vt d
load net {z.out#11(30)} -attr vt d
load net {z.out#11(31)} -attr vt d
load netBundle {z.out#11} 32 {z.out#11(0)} {z.out#11(1)} {z.out#11(2)} {z.out#11(3)} {z.out#11(4)} {z.out#11(5)} {z.out#11(6)} {z.out#11(7)} {z.out#11(8)} {z.out#11(9)} {z.out#11(10)} {z.out#11(11)} {z.out#11(12)} {z.out#11(13)} {z.out#11(14)} {z.out#11(15)} {z.out#11(16)} {z.out#11(17)} {z.out#11(18)} {z.out#11(19)} {z.out#11(20)} {z.out#11(21)} {z.out#11(22)} {z.out#11(23)} {z.out#11(24)} {z.out#11(25)} {z.out#11(26)} {z.out#11(27)} {z.out#11(28)} {z.out#11(29)} {z.out#11(30)} {z.out#11(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-871 -attr oid 868 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#12(0)} -attr vt d
load net {z.out#12(1)} -attr vt d
load net {z.out#12(2)} -attr vt d
load net {z.out#12(3)} -attr vt d
load net {z.out#12(4)} -attr vt d
load net {z.out#12(5)} -attr vt d
load net {z.out#12(6)} -attr vt d
load net {z.out#12(7)} -attr vt d
load net {z.out#12(8)} -attr vt d
load net {z.out#12(9)} -attr vt d
load net {z.out#12(10)} -attr vt d
load net {z.out#12(11)} -attr vt d
load net {z.out#12(12)} -attr vt d
load net {z.out#12(13)} -attr vt d
load net {z.out#12(14)} -attr vt d
load net {z.out#12(15)} -attr vt d
load net {z.out#12(16)} -attr vt d
load net {z.out#12(17)} -attr vt d
load net {z.out#12(18)} -attr vt d
load net {z.out#12(19)} -attr vt d
load net {z.out#12(20)} -attr vt d
load net {z.out#12(21)} -attr vt d
load net {z.out#12(22)} -attr vt d
load net {z.out#12(23)} -attr vt d
load net {z.out#12(24)} -attr vt d
load net {z.out#12(25)} -attr vt d
load net {z.out#12(26)} -attr vt d
load net {z.out#12(27)} -attr vt d
load net {z.out#12(28)} -attr vt d
load net {z.out#12(29)} -attr vt d
load net {z.out#12(30)} -attr vt d
load net {z.out#12(31)} -attr vt d
load netBundle {z.out#12} 32 {z.out#12(0)} {z.out#12(1)} {z.out#12(2)} {z.out#12(3)} {z.out#12(4)} {z.out#12(5)} {z.out#12(6)} {z.out#12(7)} {z.out#12(8)} {z.out#12(9)} {z.out#12(10)} {z.out#12(11)} {z.out#12(12)} {z.out#12(13)} {z.out#12(14)} {z.out#12(15)} {z.out#12(16)} {z.out#12(17)} {z.out#12(18)} {z.out#12(19)} {z.out#12(20)} {z.out#12(21)} {z.out#12(22)} {z.out#12(23)} {z.out#12(24)} {z.out#12(25)} {z.out#12(26)} {z.out#12(27)} {z.out#12(28)} {z.out#12(29)} {z.out#12(30)} {z.out#12(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-872 -attr oid 869 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {STAGE_LOOP:i(3:0).sva(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva} 4 {STAGE_LOOP:i(3:0).sva(0)} {STAGE_LOOP:i(3:0).sva(1)} {STAGE_LOOP:i(3:0).sva(2)} {STAGE_LOOP:i(3:0).sva(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-873 -attr oid 870 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -attr vt d
load netBundle {COMP_LOOP-1:twiddle_f:acc.cse.sva} 4 {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-874 -attr oid 871 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -attr vt d
load netBundle {COMP_LOOP-2:twiddle_f:lshift.ncse.sva} 10 {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-875 -attr oid 872 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -attr vt d
load netBundle {COMP_LOOP-3:twiddle_f:lshift.ncse.sva} 9 {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-876 -attr oid 873 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} -attr vt d
load netBundle {COMP_LOOP-5:twiddle_f:lshift.ncse.sva} 8 {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-877 -attr oid 874 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(0)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(1)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(2)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(3)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(4)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(5)} -attr vt d
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(6)} -attr vt d
load netBundle {COMP_LOOP-9:twiddle_f:lshift.ncse.sva} 7 {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(0)} {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(1)} {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(2)} {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(3)} {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(4)} {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(5)} {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-878 -attr oid 875 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mul.cse#10.sva} 10 {COMP_LOOP:twiddle_f:mul.cse#10.sva(0)} {COMP_LOOP:twiddle_f:mul.cse#10.sva(1)} {COMP_LOOP:twiddle_f:mul.cse#10.sva(2)} {COMP_LOOP:twiddle_f:mul.cse#10.sva(3)} {COMP_LOOP:twiddle_f:mul.cse#10.sva(4)} {COMP_LOOP:twiddle_f:mul.cse#10.sva(5)} {COMP_LOOP:twiddle_f:mul.cse#10.sva(6)} {COMP_LOOP:twiddle_f:mul.cse#10.sva(7)} {COMP_LOOP:twiddle_f:mul.cse#10.sva(8)} {COMP_LOOP:twiddle_f:mul.cse#10.sva(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-879 -attr oid 876 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -attr vt d
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -attr vt d
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -attr vt d
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -attr vt d
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -attr vt d
load netBundle {COMP_LOOP:k(10:5).sva(4:0)} 5 {COMP_LOOP:k(10:5).sva(4:0)(0)} {COMP_LOOP:k(10:5).sva(4:0)(1)} {COMP_LOOP:k(10:5).sva(4:0)(2)} {COMP_LOOP:k(10:5).sva(4:0)(3)} {COMP_LOOP:k(10:5).sva(4:0)(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-880 -attr oid 877 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {STAGE_LOOP:i(3:0).sva#2(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva#2(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva#2(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva#2(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva#2} 4 {STAGE_LOOP:i(3:0).sva#2(0)} {STAGE_LOOP:i(3:0).sva#2(1)} {STAGE_LOOP:i(3:0).sva#2(2)} {STAGE_LOOP:i(3:0).sva#2(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-881 -attr oid 878 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -attr vt d
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -attr vt d
load netBundle {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1} 10 {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-882 -attr oid 879 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(0)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(1)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(2)} -attr vt d
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(3)} -attr vt d
load netBundle {COMP_LOOP-1:twiddle_f:acc.cse.sva#1} 4 {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(0)} {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(1)} {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(2)} {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-883 -attr oid 880 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -attr vt d
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -attr vt d
load netBundle {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1} 9 {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-884 -attr oid 881 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#40.rgt} 8 {COMP_LOOP:twiddle_f:mux1h#40.rgt(0)} {COMP_LOOP:twiddle_f:mux1h#40.rgt(1)} {COMP_LOOP:twiddle_f:mux1h#40.rgt(2)} {COMP_LOOP:twiddle_f:mux1h#40.rgt(3)} {COMP_LOOP:twiddle_f:mux1h#40.rgt(4)} {COMP_LOOP:twiddle_f:mux1h#40.rgt(5)} {COMP_LOOP:twiddle_f:mux1h#40.rgt(6)} {COMP_LOOP:twiddle_f:mux1h#40.rgt(7)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-885 -attr oid 882 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(0)} -attr vt d
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(1)} -attr vt d
load netBundle {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg} 2 {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(0)} {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-886 -attr oid 883 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(0)} -attr vt d
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(1)} -attr vt d
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(2)} -attr vt d
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(3)} -attr vt d
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(4)} -attr vt d
load netBundle {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg} 5 {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(0)} {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(1)} {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(2)} {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(3)} {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-887 -attr oid 884 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm} 5 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-888 -attr oid 885 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm} 5 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-889 -attr oid 886 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm}
load net {COMP_LOOP:twiddle_f:conc#313.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#313.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#313.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#313.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#313.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#313.itm} 5 {COMP_LOOP:twiddle_f:conc#313.itm(0)} {COMP_LOOP:twiddle_f:conc#313.itm(1)} {COMP_LOOP:twiddle_f:conc#313.itm(2)} {COMP_LOOP:twiddle_f:conc#313.itm(3)} {COMP_LOOP:twiddle_f:conc#313.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-890 -attr oid 887 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#313.itm}
load net {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3)#1.itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3)#1.itm} 2 {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3)#1.itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-891 -attr oid 888 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3)#1.itm}
load net {COMP_LOOP:twiddle_f:conc#324.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#324.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#324.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#324.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#324.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#324.itm} 5 {COMP_LOOP:twiddle_f:conc#324.itm(0)} {COMP_LOOP:twiddle_f:conc#324.itm(1)} {COMP_LOOP:twiddle_f:conc#324.itm(2)} {COMP_LOOP:twiddle_f:conc#324.itm(3)} {COMP_LOOP:twiddle_f:conc#324.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-892 -attr oid 889 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#324.itm}
load net {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2)#1.itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2)#1.itm} 3 {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2)#1.itm(2)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-893 -attr oid 890 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2)#1.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm} 5 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-894 -attr oid 891 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm} 4 {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-895 -attr oid 892 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {COMP_LOOP:COMP_LOOP:and.itm(0)} -attr vt d
load net {COMP_LOOP:COMP_LOOP:and.itm(1)} -attr vt d
load net {COMP_LOOP:COMP_LOOP:and.itm(2)} -attr vt d
load net {COMP_LOOP:COMP_LOOP:and.itm(3)} -attr vt d
load net {COMP_LOOP:COMP_LOOP:and.itm(4)} -attr vt d
load netBundle {COMP_LOOP:COMP_LOOP:and.itm} 5 {COMP_LOOP:COMP_LOOP:and.itm(0)} {COMP_LOOP:COMP_LOOP:and.itm(1)} {COMP_LOOP:COMP_LOOP:and.itm(2)} {COMP_LOOP:COMP_LOOP:and.itm(3)} {COMP_LOOP:COMP_LOOP:and.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-896 -attr oid 893 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load net {VEC_LOOP:slc(z.out#6)(5-0)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#3.itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#6)(5-0)#3.itm} 5 {VEC_LOOP:slc(z.out#6)(5-0)#3.itm(0)} {VEC_LOOP:slc(z.out#6)(5-0)#3.itm(1)} {VEC_LOOP:slc(z.out#6)(5-0)#3.itm(2)} {VEC_LOOP:slc(z.out#6)(5-0)#3.itm(3)} {VEC_LOOP:slc(z.out#6)(5-0)#3.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-897 -attr oid 894 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#3.itm}
load net {COMP_LOOP:exs.itm(0)} -attr vt d
load net {COMP_LOOP:exs.itm(1)} -attr vt d
load net {COMP_LOOP:exs.itm(2)} -attr vt d
load net {COMP_LOOP:exs.itm(3)} -attr vt d
load net {COMP_LOOP:exs.itm(4)} -attr vt d
load netBundle {COMP_LOOP:exs.itm} 5 {COMP_LOOP:exs.itm(0)} {COMP_LOOP:exs.itm(1)} {COMP_LOOP:exs.itm(2)} {COMP_LOOP:exs.itm(3)} {COMP_LOOP:exs.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-898 -attr oid 895 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:exs.itm}
load net {STAGE_LOOP:slc(z.out)(6-0).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(6-0).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(6-0).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(6-0).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(6-0).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(6-0).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(z.out)(6-0).itm(6)} -attr vt d
load netBundle {STAGE_LOOP:slc(z.out)(6-0).itm} 7 {STAGE_LOOP:slc(z.out)(6-0).itm(0)} {STAGE_LOOP:slc(z.out)(6-0).itm(1)} {STAGE_LOOP:slc(z.out)(6-0).itm(2)} {STAGE_LOOP:slc(z.out)(6-0).itm(3)} {STAGE_LOOP:slc(z.out)(6-0).itm(4)} {STAGE_LOOP:slc(z.out)(6-0).itm(5)} {STAGE_LOOP:slc(z.out)(6-0).itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-899 -attr oid 896 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(6-0).itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(5)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#31.itm} 6 {COMP_LOOP:twiddle_f:mux1h#31.itm(0)} {COMP_LOOP:twiddle_f:mux1h#31.itm(1)} {COMP_LOOP:twiddle_f:mux1h#31.itm(2)} {COMP_LOOP:twiddle_f:mux1h#31.itm(3)} {COMP_LOOP:twiddle_f:mux1h#31.itm(4)} {COMP_LOOP:twiddle_f:mux1h#31.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-900 -attr oid 897 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(5)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm} 6 {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-901 -attr oid 898 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm}
load net {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#6)(5-0)#6.itm} 6 {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(0)} {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(1)} {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(2)} {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(3)} {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(4)} {VEC_LOOP:slc(z.out#6)(5-0)#6.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-902 -attr oid 899 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#6.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm} 10 {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(0)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(1)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(2)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(3)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(4)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(5)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(6)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(7)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(8)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-903 -attr oid 900 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:conc#238.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#238.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#238.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#238.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#238.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#238.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#238.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#238.itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#238.itm} 8 {COMP_LOOP:twiddle_f:conc#238.itm(0)} {COMP_LOOP:twiddle_f:conc#238.itm(1)} {COMP_LOOP:twiddle_f:conc#238.itm(2)} {COMP_LOOP:twiddle_f:conc#238.itm(3)} {COMP_LOOP:twiddle_f:conc#238.itm(4)} {COMP_LOOP:twiddle_f:conc#238.itm(5)} {COMP_LOOP:twiddle_f:conc#238.itm(6)} {COMP_LOOP:twiddle_f:conc#238.itm(7)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-904 -attr oid 901 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#238.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm} 5 {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-905 -attr oid 902 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm} 5 {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-906 -attr oid 903 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm} 8 {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm(7)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-907 -attr oid 904 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm}
load net {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(6)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(7)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#6)(7-0)#12.itm} 8 {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(0)} {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(1)} {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(2)} {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(3)} {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(4)} {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(5)} {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(6)} {VEC_LOOP:slc(z.out#6)(7-0)#12.itm(7)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-908 -attr oid 905 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#12.itm}
load net {COMP_LOOP:twiddle_f:conc#240.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#240.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#240.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#240.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#240.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#240.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#240.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#240.itm(7)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#240.itm} 8 {COMP_LOOP:twiddle_f:conc#240.itm(0)} {COMP_LOOP:twiddle_f:conc#240.itm(1)} {COMP_LOOP:twiddle_f:conc#240.itm(2)} {COMP_LOOP:twiddle_f:conc#240.itm(3)} {COMP_LOOP:twiddle_f:conc#240.itm(4)} {COMP_LOOP:twiddle_f:conc#240.itm(5)} {COMP_LOOP:twiddle_f:conc#240.itm(6)} {COMP_LOOP:twiddle_f:conc#240.itm(7)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-909 -attr oid 906 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#240.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(6)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm} 7 {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(0)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(1)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(2)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(3)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(4)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(5)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-910 -attr oid 907 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(6)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm} 7 {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-911 -attr oid 908 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm}
load net {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(5)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(6)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#6)(6-0)#5.itm} 7 {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(0)} {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(1)} {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(2)} {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(3)} {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(4)} {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(5)} {VEC_LOOP:slc(z.out#6)(6-0)#5.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-912 -attr oid 909 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#5.itm}
load net {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(6-5).itm(0)} -attr vt d
load net {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(6-5).itm(1)} -attr vt d
load netBundle {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(6-5).itm} 2 {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(6-5).itm(0)} {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(6-5).itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-913 -attr oid 910 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(6-5).itm}
load net {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm(0)} -attr vt d
load net {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm(1)} -attr vt d
load net {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm(2)} -attr vt d
load net {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm(3)} -attr vt d
load net {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm(4)} -attr vt d
load netBundle {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm} 5 {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm(0)} {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm(1)} {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm(2)} {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm(3)} {slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-914 -attr oid 911 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#50.itm} 9 {COMP_LOOP:twiddle_f:mux1h#50.itm(0)} {COMP_LOOP:twiddle_f:mux1h#50.itm(1)} {COMP_LOOP:twiddle_f:mux1h#50.itm(2)} {COMP_LOOP:twiddle_f:mux1h#50.itm(3)} {COMP_LOOP:twiddle_f:mux1h#50.itm(4)} {COMP_LOOP:twiddle_f:mux1h#50.itm(5)} {COMP_LOOP:twiddle_f:mux1h#50.itm(6)} {COMP_LOOP:twiddle_f:mux1h#50.itm(7)} {COMP_LOOP:twiddle_f:mux1h#50.itm(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-915 -attr oid 912 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm} 9 {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-916 -attr oid 913 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm}
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm} 9 {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(0)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(1)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(2)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(3)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(4)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(5)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(6)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(7)} {COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-917 -attr oid 914 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {VEC_LOOP:and.itm(0)} -attr vt d
load net {VEC_LOOP:and.itm(1)} -attr vt d
load net {VEC_LOOP:and.itm(2)} -attr vt d
load net {VEC_LOOP:and.itm(3)} -attr vt d
load net {VEC_LOOP:and.itm(4)} -attr vt d
load net {VEC_LOOP:and.itm(5)} -attr vt d
load net {VEC_LOOP:and.itm(6)} -attr vt d
load net {VEC_LOOP:and.itm(7)} -attr vt d
load net {VEC_LOOP:and.itm(8)} -attr vt d
load net {VEC_LOOP:and.itm(9)} -attr vt d
load netBundle {VEC_LOOP:and.itm} 10 {VEC_LOOP:and.itm(0)} {VEC_LOOP:and.itm(1)} {VEC_LOOP:and.itm(2)} {VEC_LOOP:and.itm(3)} {VEC_LOOP:and.itm(4)} {VEC_LOOP:and.itm(5)} {VEC_LOOP:and.itm(6)} {VEC_LOOP:and.itm(7)} {VEC_LOOP:and.itm(8)} {VEC_LOOP:and.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-918 -attr oid 915 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux.itm(9)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux.itm} 10 {VEC_LOOP:VEC_LOOP:mux.itm(0)} {VEC_LOOP:VEC_LOOP:mux.itm(1)} {VEC_LOOP:VEC_LOOP:mux.itm(2)} {VEC_LOOP:VEC_LOOP:mux.itm(3)} {VEC_LOOP:VEC_LOOP:mux.itm(4)} {VEC_LOOP:VEC_LOOP:mux.itm(5)} {VEC_LOOP:VEC_LOOP:mux.itm(6)} {VEC_LOOP:VEC_LOOP:mux.itm(7)} {VEC_LOOP:VEC_LOOP:mux.itm(8)} {VEC_LOOP:VEC_LOOP:mux.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-919 -attr oid 916 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(0)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(1)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(2)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(3)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(4)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(5)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(6)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(7)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(8)} -attr vt d
load net {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(9)} -attr vt d
load netBundle {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm} 10 {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(0)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(1)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(2)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(3)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(4)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(5)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(6)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(7)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(8)} {VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-920 -attr oid 917 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {VEC_LOOP:exs.itm(0)} -attr vt d
load net {VEC_LOOP:exs.itm(1)} -attr vt d
load net {VEC_LOOP:exs.itm(2)} -attr vt d
load net {VEC_LOOP:exs.itm(3)} -attr vt d
load net {VEC_LOOP:exs.itm(4)} -attr vt d
load net {VEC_LOOP:exs.itm(5)} -attr vt d
load net {VEC_LOOP:exs.itm(6)} -attr vt d
load net {VEC_LOOP:exs.itm(7)} -attr vt d
load net {VEC_LOOP:exs.itm(8)} -attr vt d
load net {VEC_LOOP:exs.itm(9)} -attr vt d
load netBundle {VEC_LOOP:exs.itm} 10 {VEC_LOOP:exs.itm(0)} {VEC_LOOP:exs.itm(1)} {VEC_LOOP:exs.itm(2)} {VEC_LOOP:exs.itm(3)} {VEC_LOOP:exs.itm(4)} {VEC_LOOP:exs.itm(5)} {VEC_LOOP:exs.itm(6)} {VEC_LOOP:exs.itm(7)} {VEC_LOOP:exs.itm(8)} {VEC_LOOP:exs.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-921 -attr oid 918 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:mux1h#14.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#14.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#14.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#14.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#14.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#14.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#14.itm(6)} -attr vt d
load net {VEC_LOOP:mux1h#14.itm(7)} -attr vt d
load net {VEC_LOOP:mux1h#14.itm(8)} -attr vt d
load net {VEC_LOOP:mux1h#14.itm(9)} -attr vt d
load netBundle {VEC_LOOP:mux1h#14.itm} 10 {VEC_LOOP:mux1h#14.itm(0)} {VEC_LOOP:mux1h#14.itm(1)} {VEC_LOOP:mux1h#14.itm(2)} {VEC_LOOP:mux1h#14.itm(3)} {VEC_LOOP:mux1h#14.itm(4)} {VEC_LOOP:mux1h#14.itm(5)} {VEC_LOOP:mux1h#14.itm(6)} {VEC_LOOP:mux1h#14.itm(7)} {VEC_LOOP:mux1h#14.itm(8)} {VEC_LOOP:mux1h#14.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-922 -attr oid 919 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-923 -attr oid 920 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -attr vt d
load netBundle {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm} 4 {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-924 -attr oid 921 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {VEC_LOOP:mux1h#10.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#10.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#10.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#10.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#10.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#10.itm(5)} -attr vt d
load netBundle {VEC_LOOP:mux1h#10.itm} 6 {VEC_LOOP:mux1h#10.itm(0)} {VEC_LOOP:mux1h#10.itm(1)} {VEC_LOOP:mux1h#10.itm(2)} {VEC_LOOP:mux1h#10.itm(3)} {VEC_LOOP:mux1h#10.itm(4)} {VEC_LOOP:mux1h#10.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-925 -attr oid 922 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#10.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm} 6 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-926 -attr oid 923 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm} 6 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-927 -attr oid 924 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm} 6 {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-928 -attr oid 925 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm} 6 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-929 -attr oid 926 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm}
load net {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#6)(7-0)#11.itm} 6 {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(0)} {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(1)} {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(2)} {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(3)} {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(4)} {VEC_LOOP:slc(z.out#6)(7-0)#11.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-930 -attr oid 927 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#11.itm}
load net {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#6)(6-0)#6.itm} 6 {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(0)} {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(1)} {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(2)} {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(3)} {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(4)} {VEC_LOOP:slc(z.out#6)(6-0)#6.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-931 -attr oid 928 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#6.itm}
load net {VEC_LOOP:slc(z.out#6)(5-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0).itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#6)(5-0).itm} 6 {VEC_LOOP:slc(z.out#6)(5-0).itm(0)} {VEC_LOOP:slc(z.out#6)(5-0).itm(1)} {VEC_LOOP:slc(z.out#6)(5-0).itm(2)} {VEC_LOOP:slc(z.out#6)(5-0).itm(3)} {VEC_LOOP:slc(z.out#6)(5-0).itm(4)} {VEC_LOOP:slc(z.out#6)(5-0).itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-932 -attr oid 929 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0).itm}
load net {VEC_LOOP:mux1h.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h.itm(4)} -attr vt d
load netBundle {VEC_LOOP:mux1h.itm} 5 {VEC_LOOP:mux1h.itm(0)} {VEC_LOOP:mux1h.itm(1)} {VEC_LOOP:mux1h.itm(2)} {VEC_LOOP:mux1h.itm(3)} {VEC_LOOP:mux1h.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-933 -attr oid 930 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-934 -attr oid 931 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-935 -attr oid 932 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-936 -attr oid 933 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-937 -attr oid 934 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm} 5 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-938 -attr oid 935 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-939 -attr oid 936 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-940 -attr oid 937 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm}
load net {COMP_LOOP:twiddle_f:conc#314.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#314.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#314.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#314.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#314.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#314.itm} 5 {COMP_LOOP:twiddle_f:conc#314.itm(0)} {COMP_LOOP:twiddle_f:conc#314.itm(1)} {COMP_LOOP:twiddle_f:conc#314.itm(2)} {COMP_LOOP:twiddle_f:conc#314.itm(3)} {COMP_LOOP:twiddle_f:conc#314.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-941 -attr oid 938 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#314.itm}
load net {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3).itm(1)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3).itm} 2 {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3).itm(0)} {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3).itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-942 -attr oid 939 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-3).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-943 -attr oid 940 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-944 -attr oid 941 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-945 -attr oid 942 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-946 -attr oid 943 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm}
load net {COMP_LOOP:twiddle_f:conc#325.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#325.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#325.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#325.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#325.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#325.itm} 5 {COMP_LOOP:twiddle_f:conc#325.itm(0)} {COMP_LOOP:twiddle_f:conc#325.itm(1)} {COMP_LOOP:twiddle_f:conc#325.itm(2)} {COMP_LOOP:twiddle_f:conc#325.itm(3)} {COMP_LOOP:twiddle_f:conc#325.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-947 -attr oid 944 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#325.itm}
load net {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2).itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2).itm} 3 {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2).itm(0)} {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2).itm(1)} {COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2).itm(2)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-948 -attr oid 945 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg)(4-2).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-949 -attr oid 946 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-950 -attr oid 947 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-951 -attr oid 948 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-952 -attr oid 949 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-953 -attr oid 950 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-954 -attr oid 951 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-955 -attr oid 952 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm} 5 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-956 -attr oid 953 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-957 -attr oid 954 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-958 -attr oid 955 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-959 -attr oid 956 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-960 -attr oid 957 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-961 -attr oid 958 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-962 -attr oid 959 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-963 -attr oid 960 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-964 -attr oid 961 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-965 -attr oid 962 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-966 -attr oid 963 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-967 -attr oid 964 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-968 -attr oid 965 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-969 -attr oid 966 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-970 -attr oid 967 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm}
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(0)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(1)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(2)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(3)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(4)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(5)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(6)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(7)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(8)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(9)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(10)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(11)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(12)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(13)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(14)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(15)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(16)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(17)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(18)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(19)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(20)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(21)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(22)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(23)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(24)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(25)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(26)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(27)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(28)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(29)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(30)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm} 32 {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(0)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(1)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(2)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(3)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(4)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(5)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(6)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(7)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(8)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(9)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(10)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(11)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(12)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(13)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(14)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(15)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(16)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(17)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(18)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(19)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(20)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(21)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(22)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(23)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(24)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(25)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(26)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(27)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(28)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(29)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(30)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-971 -attr oid 968 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(0)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(1)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(2)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(3)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(4)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(5)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(6)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(7)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(8)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(9)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(10)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(11)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(12)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(13)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(14)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(15)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(16)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(17)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(18)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(19)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(20)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(21)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(22)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(23)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(24)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(25)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(26)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(27)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(28)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(29)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(30)} -attr vt d
load net {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm} 32 {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(0)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(1)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(2)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(3)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(4)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(5)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(6)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(7)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(8)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(9)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(10)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(11)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(12)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(13)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(14)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(15)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(16)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(17)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(18)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(19)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(20)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(21)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(22)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(23)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(24)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(25)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(26)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(27)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(28)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(29)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(30)} {VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-972 -attr oid 969 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-973 -attr oid 970 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {VEC_LOOP:asn.itm(0)} -attr vt d
load net {VEC_LOOP:asn.itm(1)} -attr vt d
load net {VEC_LOOP:asn.itm(2)} -attr vt d
load net {VEC_LOOP:asn.itm(3)} -attr vt d
load net {VEC_LOOP:asn.itm(4)} -attr vt d
load net {VEC_LOOP:asn.itm(5)} -attr vt d
load net {VEC_LOOP:asn.itm(6)} -attr vt d
load net {VEC_LOOP:asn.itm(7)} -attr vt d
load net {VEC_LOOP:asn.itm(8)} -attr vt d
load net {VEC_LOOP:asn.itm(9)} -attr vt d
load net {VEC_LOOP:asn.itm(10)} -attr vt d
load net {VEC_LOOP:asn.itm(11)} -attr vt d
load net {VEC_LOOP:asn.itm(12)} -attr vt d
load net {VEC_LOOP:asn.itm(13)} -attr vt d
load net {VEC_LOOP:asn.itm(14)} -attr vt d
load net {VEC_LOOP:asn.itm(15)} -attr vt d
load net {VEC_LOOP:asn.itm(16)} -attr vt d
load net {VEC_LOOP:asn.itm(17)} -attr vt d
load net {VEC_LOOP:asn.itm(18)} -attr vt d
load net {VEC_LOOP:asn.itm(19)} -attr vt d
load net {VEC_LOOP:asn.itm(20)} -attr vt d
load net {VEC_LOOP:asn.itm(21)} -attr vt d
load net {VEC_LOOP:asn.itm(22)} -attr vt d
load net {VEC_LOOP:asn.itm(23)} -attr vt d
load net {VEC_LOOP:asn.itm(24)} -attr vt d
load net {VEC_LOOP:asn.itm(25)} -attr vt d
load net {VEC_LOOP:asn.itm(26)} -attr vt d
load net {VEC_LOOP:asn.itm(27)} -attr vt d
load net {VEC_LOOP:asn.itm(28)} -attr vt d
load net {VEC_LOOP:asn.itm(29)} -attr vt d
load net {VEC_LOOP:asn.itm(30)} -attr vt d
load net {VEC_LOOP:asn.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn.itm} 32 {VEC_LOOP:asn.itm(0)} {VEC_LOOP:asn.itm(1)} {VEC_LOOP:asn.itm(2)} {VEC_LOOP:asn.itm(3)} {VEC_LOOP:asn.itm(4)} {VEC_LOOP:asn.itm(5)} {VEC_LOOP:asn.itm(6)} {VEC_LOOP:asn.itm(7)} {VEC_LOOP:asn.itm(8)} {VEC_LOOP:asn.itm(9)} {VEC_LOOP:asn.itm(10)} {VEC_LOOP:asn.itm(11)} {VEC_LOOP:asn.itm(12)} {VEC_LOOP:asn.itm(13)} {VEC_LOOP:asn.itm(14)} {VEC_LOOP:asn.itm(15)} {VEC_LOOP:asn.itm(16)} {VEC_LOOP:asn.itm(17)} {VEC_LOOP:asn.itm(18)} {VEC_LOOP:asn.itm(19)} {VEC_LOOP:asn.itm(20)} {VEC_LOOP:asn.itm(21)} {VEC_LOOP:asn.itm(22)} {VEC_LOOP:asn.itm(23)} {VEC_LOOP:asn.itm(24)} {VEC_LOOP:asn.itm(25)} {VEC_LOOP:asn.itm(26)} {VEC_LOOP:asn.itm(27)} {VEC_LOOP:asn.itm(28)} {VEC_LOOP:asn.itm(29)} {VEC_LOOP:asn.itm(30)} {VEC_LOOP:asn.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-974 -attr oid 971 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-975 -attr oid 972 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {VEC_LOOP:asn#8.itm(0)} -attr vt d
load net {VEC_LOOP:asn#8.itm(1)} -attr vt d
load net {VEC_LOOP:asn#8.itm(2)} -attr vt d
load net {VEC_LOOP:asn#8.itm(3)} -attr vt d
load net {VEC_LOOP:asn#8.itm(4)} -attr vt d
load net {VEC_LOOP:asn#8.itm(5)} -attr vt d
load net {VEC_LOOP:asn#8.itm(6)} -attr vt d
load net {VEC_LOOP:asn#8.itm(7)} -attr vt d
load net {VEC_LOOP:asn#8.itm(8)} -attr vt d
load net {VEC_LOOP:asn#8.itm(9)} -attr vt d
load net {VEC_LOOP:asn#8.itm(10)} -attr vt d
load net {VEC_LOOP:asn#8.itm(11)} -attr vt d
load net {VEC_LOOP:asn#8.itm(12)} -attr vt d
load net {VEC_LOOP:asn#8.itm(13)} -attr vt d
load net {VEC_LOOP:asn#8.itm(14)} -attr vt d
load net {VEC_LOOP:asn#8.itm(15)} -attr vt d
load net {VEC_LOOP:asn#8.itm(16)} -attr vt d
load net {VEC_LOOP:asn#8.itm(17)} -attr vt d
load net {VEC_LOOP:asn#8.itm(18)} -attr vt d
load net {VEC_LOOP:asn#8.itm(19)} -attr vt d
load net {VEC_LOOP:asn#8.itm(20)} -attr vt d
load net {VEC_LOOP:asn#8.itm(21)} -attr vt d
load net {VEC_LOOP:asn#8.itm(22)} -attr vt d
load net {VEC_LOOP:asn#8.itm(23)} -attr vt d
load net {VEC_LOOP:asn#8.itm(24)} -attr vt d
load net {VEC_LOOP:asn#8.itm(25)} -attr vt d
load net {VEC_LOOP:asn#8.itm(26)} -attr vt d
load net {VEC_LOOP:asn#8.itm(27)} -attr vt d
load net {VEC_LOOP:asn#8.itm(28)} -attr vt d
load net {VEC_LOOP:asn#8.itm(29)} -attr vt d
load net {VEC_LOOP:asn#8.itm(30)} -attr vt d
load net {VEC_LOOP:asn#8.itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn#8.itm} 32 {VEC_LOOP:asn#8.itm(0)} {VEC_LOOP:asn#8.itm(1)} {VEC_LOOP:asn#8.itm(2)} {VEC_LOOP:asn#8.itm(3)} {VEC_LOOP:asn#8.itm(4)} {VEC_LOOP:asn#8.itm(5)} {VEC_LOOP:asn#8.itm(6)} {VEC_LOOP:asn#8.itm(7)} {VEC_LOOP:asn#8.itm(8)} {VEC_LOOP:asn#8.itm(9)} {VEC_LOOP:asn#8.itm(10)} {VEC_LOOP:asn#8.itm(11)} {VEC_LOOP:asn#8.itm(12)} {VEC_LOOP:asn#8.itm(13)} {VEC_LOOP:asn#8.itm(14)} {VEC_LOOP:asn#8.itm(15)} {VEC_LOOP:asn#8.itm(16)} {VEC_LOOP:asn#8.itm(17)} {VEC_LOOP:asn#8.itm(18)} {VEC_LOOP:asn#8.itm(19)} {VEC_LOOP:asn#8.itm(20)} {VEC_LOOP:asn#8.itm(21)} {VEC_LOOP:asn#8.itm(22)} {VEC_LOOP:asn#8.itm(23)} {VEC_LOOP:asn#8.itm(24)} {VEC_LOOP:asn#8.itm(25)} {VEC_LOOP:asn#8.itm(26)} {VEC_LOOP:asn#8.itm(27)} {VEC_LOOP:asn#8.itm(28)} {VEC_LOOP:asn#8.itm(29)} {VEC_LOOP:asn#8.itm(30)} {VEC_LOOP:asn#8.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-976 -attr oid 973 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(0)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(1)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(2)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(3)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(4)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(5)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(6)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(7)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(8)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(9)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(10)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(11)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(12)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(13)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(14)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(15)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(16)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(17)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(18)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(19)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(20)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(21)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(22)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(23)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(24)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(25)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(26)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(27)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(28)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(29)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(30)} -attr vt d
load net {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr vt d
load netBundle {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm} 32 {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(0)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(1)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(2)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(3)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(4)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(5)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(6)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(7)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(8)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(9)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(10)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(11)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(12)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(13)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(14)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(15)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(16)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(17)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(18)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(19)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(20)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(21)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(22)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(23)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(24)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(25)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(26)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(27)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(28)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(29)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(30)} {VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-977 -attr oid 974 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {STAGE_LOOP:mux#1.itm(0)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(1)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(2)} -attr vt d
load net {STAGE_LOOP:mux#1.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:mux#1.itm} 4 {STAGE_LOOP:mux#1.itm(0)} {STAGE_LOOP:mux#1.itm(1)} {STAGE_LOOP:mux#1.itm(2)} {STAGE_LOOP:mux#1.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-978 -attr oid 975 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {COMP_LOOP:twiddle_f:conc.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc.itm} 10 {COMP_LOOP:twiddle_f:conc.itm(0)} {COMP_LOOP:twiddle_f:conc.itm(1)} {COMP_LOOP:twiddle_f:conc.itm(2)} {COMP_LOOP:twiddle_f:conc.itm(3)} {COMP_LOOP:twiddle_f:conc.itm(4)} {COMP_LOOP:twiddle_f:conc.itm(5)} {COMP_LOOP:twiddle_f:conc.itm(6)} {COMP_LOOP:twiddle_f:conc.itm(7)} {COMP_LOOP:twiddle_f:conc.itm(8)} {COMP_LOOP:twiddle_f:conc.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-979 -attr oid 976 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#100.itm} 9 {COMP_LOOP:twiddle_f:mux1h#100.itm(0)} {COMP_LOOP:twiddle_f:mux1h#100.itm(1)} {COMP_LOOP:twiddle_f:mux1h#100.itm(2)} {COMP_LOOP:twiddle_f:mux1h#100.itm(3)} {COMP_LOOP:twiddle_f:mux1h#100.itm(4)} {COMP_LOOP:twiddle_f:mux1h#100.itm(5)} {COMP_LOOP:twiddle_f:mux1h#100.itm(6)} {COMP_LOOP:twiddle_f:mux1h#100.itm(7)} {COMP_LOOP:twiddle_f:mux1h#100.itm(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-980 -attr oid 977 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100.itm}
load net {conc#35.itm(0)} -attr vt d
load net {conc#35.itm(1)} -attr vt d
load net {conc#35.itm(2)} -attr vt d
load net {conc#35.itm(3)} -attr vt d
load net {conc#35.itm(4)} -attr vt d
load net {conc#35.itm(5)} -attr vt d
load net {conc#35.itm(6)} -attr vt d
load net {conc#35.itm(7)} -attr vt d
load net {conc#35.itm(8)} -attr vt d
load netBundle {conc#35.itm} 9 {conc#35.itm(0)} {conc#35.itm(1)} {conc#35.itm(2)} {conc#35.itm(3)} {conc#35.itm(4)} {conc#35.itm(5)} {conc#35.itm(6)} {conc#35.itm(7)} {conc#35.itm(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#35.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm} 9 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-981 -attr oid 978 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm} 9 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(6)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(7)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-982 -attr oid 979 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm}
load net {COMP_LOOP:twiddle_f:conc#307.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#307.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#307.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#307.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#307.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#307.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#307.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#307.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#307.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#307.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#307.itm} 10 {COMP_LOOP:twiddle_f:conc#307.itm(0)} {COMP_LOOP:twiddle_f:conc#307.itm(1)} {COMP_LOOP:twiddle_f:conc#307.itm(2)} {COMP_LOOP:twiddle_f:conc#307.itm(3)} {COMP_LOOP:twiddle_f:conc#307.itm(4)} {COMP_LOOP:twiddle_f:conc#307.itm(5)} {COMP_LOOP:twiddle_f:conc#307.itm(6)} {COMP_LOOP:twiddle_f:conc#307.itm(7)} {COMP_LOOP:twiddle_f:conc#307.itm(8)} {COMP_LOOP:twiddle_f:conc#307.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-983 -attr oid 980 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(3)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#101.itm} 4 {COMP_LOOP:twiddle_f:mux1h#101.itm(0)} {COMP_LOOP:twiddle_f:mux1h#101.itm(1)} {COMP_LOOP:twiddle_f:mux1h#101.itm(2)} {COMP_LOOP:twiddle_f:mux1h#101.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-984 -attr oid 981 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#101.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load netBundle {conc.itm} 4 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm(3)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm} 4 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-985 -attr oid 982 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm}
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm(3)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm} 4 {COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm(0)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm(1)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm(2)} {COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-986 -attr oid 983 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm}
load net {COMP_LOOP:twiddle_f:exu.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:exu.itm} 10 {COMP_LOOP:twiddle_f:exu.itm(0)} {COMP_LOOP:twiddle_f:exu.itm(1)} {COMP_LOOP:twiddle_f:exu.itm(2)} {COMP_LOOP:twiddle_f:exu.itm(3)} {COMP_LOOP:twiddle_f:exu.itm(4)} {COMP_LOOP:twiddle_f:exu.itm(5)} {COMP_LOOP:twiddle_f:exu.itm(6)} {COMP_LOOP:twiddle_f:exu.itm(7)} {COMP_LOOP:twiddle_f:exu.itm(8)} {COMP_LOOP:twiddle_f:exu.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-987 -attr oid 984 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:conc#308.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#308.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#308.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#308.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#308.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#308.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#308.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#308.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#308.itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#308.itm} 9 {COMP_LOOP:twiddle_f:conc#308.itm(0)} {COMP_LOOP:twiddle_f:conc#308.itm(1)} {COMP_LOOP:twiddle_f:conc#308.itm(2)} {COMP_LOOP:twiddle_f:conc#308.itm(3)} {COMP_LOOP:twiddle_f:conc#308.itm(4)} {COMP_LOOP:twiddle_f:conc#308.itm(5)} {COMP_LOOP:twiddle_f:conc#308.itm(6)} {COMP_LOOP:twiddle_f:conc#308.itm(7)} {COMP_LOOP:twiddle_f:conc#308.itm(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-988 -attr oid 985 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#308.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(6)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#98.itm} 7 {COMP_LOOP:twiddle_f:mux1h#98.itm(0)} {COMP_LOOP:twiddle_f:mux1h#98.itm(1)} {COMP_LOOP:twiddle_f:mux1h#98.itm(2)} {COMP_LOOP:twiddle_f:mux1h#98.itm(3)} {COMP_LOOP:twiddle_f:mux1h#98.itm(4)} {COMP_LOOP:twiddle_f:mux1h#98.itm(5)} {COMP_LOOP:twiddle_f:mux1h#98.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-989 -attr oid 986 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#98.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(6)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm} 7 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-990 -attr oid 987 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(6)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm} 7 {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(2)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(3)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(4)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(5)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-991 -attr oid 988 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP:twiddle_f:exu#1.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:exu#1.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:exu#1.itm} 10 {COMP_LOOP:twiddle_f:exu#1.itm(0)} {COMP_LOOP:twiddle_f:exu#1.itm(1)} {COMP_LOOP:twiddle_f:exu#1.itm(2)} {COMP_LOOP:twiddle_f:exu#1.itm(3)} {COMP_LOOP:twiddle_f:exu#1.itm(4)} {COMP_LOOP:twiddle_f:exu#1.itm(5)} {COMP_LOOP:twiddle_f:exu#1.itm(6)} {COMP_LOOP:twiddle_f:exu#1.itm(7)} {COMP_LOOP:twiddle_f:exu#1.itm(8)} {COMP_LOOP:twiddle_f:exu#1.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-992 -attr oid 989 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:conc#309.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#309.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#309.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#309.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#309.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#309.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#309.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#309.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#309.itm(8)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#309.itm} 9 {COMP_LOOP:twiddle_f:conc#309.itm(0)} {COMP_LOOP:twiddle_f:conc#309.itm(1)} {COMP_LOOP:twiddle_f:conc#309.itm(2)} {COMP_LOOP:twiddle_f:conc#309.itm(3)} {COMP_LOOP:twiddle_f:conc#309.itm(4)} {COMP_LOOP:twiddle_f:conc#309.itm(5)} {COMP_LOOP:twiddle_f:conc#309.itm(6)} {COMP_LOOP:twiddle_f:conc#309.itm(7)} {COMP_LOOP:twiddle_f:conc#309.itm(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-993 -attr oid 990 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#309.itm}
load net {COMP_LOOP:twiddle_f:mux1h#99.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#99.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux1h#99.itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux1h#99.itm} 3 {COMP_LOOP:twiddle_f:mux1h#99.itm(0)} {COMP_LOOP:twiddle_f:mux1h#99.itm(1)} {COMP_LOOP:twiddle_f:mux1h#99.itm(2)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-994 -attr oid 991 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#99.itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm} 3 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm(2)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-995 -attr oid 992 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm} 3 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm(2)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-996 -attr oid 993 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm}
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm(2)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm} 3 {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm(0)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm(1)} {COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm(2)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-997 -attr oid 994 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#8.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#8.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#8.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#8.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#8.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#8.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#8.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#8.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#8.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux#8.itm} 10 {COMP_LOOP:twiddle_f:mux#8.itm(0)} {COMP_LOOP:twiddle_f:mux#8.itm(1)} {COMP_LOOP:twiddle_f:mux#8.itm(2)} {COMP_LOOP:twiddle_f:mux#8.itm(3)} {COMP_LOOP:twiddle_f:mux#8.itm(4)} {COMP_LOOP:twiddle_f:mux#8.itm(5)} {COMP_LOOP:twiddle_f:mux#8.itm(6)} {COMP_LOOP:twiddle_f:mux#8.itm(7)} {COMP_LOOP:twiddle_f:mux#8.itm(8)} {COMP_LOOP:twiddle_f:mux#8.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-998 -attr oid 995 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {conc#50.itm(0)} -attr vt d
load net {conc#50.itm(1)} -attr vt d
load net {conc#50.itm(2)} -attr vt d
load net {conc#50.itm(3)} -attr vt d
load net {conc#50.itm(4)} -attr vt d
load net {conc#50.itm(5)} -attr vt d
load net {conc#50.itm(6)} -attr vt d
load net {conc#50.itm(7)} -attr vt d
load net {conc#50.itm(8)} -attr vt d
load net {conc#50.itm(9)} -attr vt d
load netBundle {conc#50.itm} 10 {conc#50.itm(0)} {conc#50.itm(1)} {conc#50.itm(2)} {conc#50.itm(3)} {conc#50.itm(4)} {conc#50.itm(5)} {conc#50.itm(6)} {conc#50.itm(7)} {conc#50.itm(8)} {conc#50.itm(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {COMP_LOOP:twiddle_f:conc#310.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#310.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#310.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#310.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#310.itm(4)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#310.itm(5)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#310.itm(6)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#310.itm(7)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#310.itm(8)} -attr vt d
load net {COMP_LOOP:twiddle_f:conc#310.itm(9)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:conc#310.itm} 10 {COMP_LOOP:twiddle_f:conc#310.itm(0)} {COMP_LOOP:twiddle_f:conc#310.itm(1)} {COMP_LOOP:twiddle_f:conc#310.itm(2)} {COMP_LOOP:twiddle_f:conc#310.itm(3)} {COMP_LOOP:twiddle_f:conc#310.itm(4)} {COMP_LOOP:twiddle_f:conc#310.itm(5)} {COMP_LOOP:twiddle_f:conc#310.itm(6)} {COMP_LOOP:twiddle_f:conc#310.itm(7)} {COMP_LOOP:twiddle_f:conc#310.itm(8)} {COMP_LOOP:twiddle_f:conc#310.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-999 -attr oid 996 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm} 5 {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(0)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(1)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(2)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(3)} {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1000 -attr oid 997 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm}
load net {COMP_LOOP:twiddle_f:exs.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:exs.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:exs.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:exs.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:exs.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:exs.itm} 5 {COMP_LOOP:twiddle_f:exs.itm(0)} {COMP_LOOP:twiddle_f:exs.itm(1)} {COMP_LOOP:twiddle_f:exs.itm(2)} {COMP_LOOP:twiddle_f:exs.itm(3)} {COMP_LOOP:twiddle_f:exs.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1001 -attr oid 998 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {COMP_LOOP:twiddle_f:mux#7.itm(0)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#7.itm(1)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#7.itm(2)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#7.itm(3)} -attr vt d
load net {COMP_LOOP:twiddle_f:mux#7.itm(4)} -attr vt d
load netBundle {COMP_LOOP:twiddle_f:mux#7.itm} 5 {COMP_LOOP:twiddle_f:mux#7.itm(0)} {COMP_LOOP:twiddle_f:mux#7.itm(1)} {COMP_LOOP:twiddle_f:mux#7.itm(2)} {COMP_LOOP:twiddle_f:mux#7.itm(3)} {COMP_LOOP:twiddle_f:mux#7.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1002 -attr oid 999 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#7.itm}
load net {VEC_LOOP:conc#430.itm(0)} -attr vt d
load net {VEC_LOOP:conc#430.itm(1)} -attr vt d
load net {VEC_LOOP:conc#430.itm(2)} -attr vt d
load net {VEC_LOOP:conc#430.itm(3)} -attr vt d
load net {VEC_LOOP:conc#430.itm(4)} -attr vt d
load net {VEC_LOOP:conc#430.itm(5)} -attr vt d
load net {VEC_LOOP:conc#430.itm(6)} -attr vt d
load net {VEC_LOOP:conc#430.itm(7)} -attr vt d
load net {VEC_LOOP:conc#430.itm(8)} -attr vt d
load net {VEC_LOOP:conc#430.itm(9)} -attr vt d
load net {VEC_LOOP:conc#430.itm(10)} -attr vt d
load netBundle {VEC_LOOP:conc#430.itm} 11 {VEC_LOOP:conc#430.itm(0)} {VEC_LOOP:conc#430.itm(1)} {VEC_LOOP:conc#430.itm(2)} {VEC_LOOP:conc#430.itm(3)} {VEC_LOOP:conc#430.itm(4)} {VEC_LOOP:conc#430.itm(5)} {VEC_LOOP:conc#430.itm(6)} {VEC_LOOP:conc#430.itm(7)} {VEC_LOOP:conc#430.itm(8)} {VEC_LOOP:conc#430.itm(9)} {VEC_LOOP:conc#430.itm(10)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1003 -attr oid 1000 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#2.itm} 10 {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1004 -attr oid 1001 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(5)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(6)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(7)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(8)} -attr vt d
load net {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(9)} -attr vt d
load netBundle {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm} 10 {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(0)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(1)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(2)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(3)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(4)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(5)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(6)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(7)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(8)} {VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1005 -attr oid 1002 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {COMP_LOOP-2:not#27.itm(0)} -attr vt d
load net {COMP_LOOP-2:not#27.itm(1)} -attr vt d
load net {COMP_LOOP-2:not#27.itm(2)} -attr vt d
load net {COMP_LOOP-2:not#27.itm(3)} -attr vt d
load net {COMP_LOOP-2:not#27.itm(4)} -attr vt d
load net {COMP_LOOP-2:not#27.itm(5)} -attr vt d
load net {COMP_LOOP-2:not#27.itm(6)} -attr vt d
load net {COMP_LOOP-2:not#27.itm(7)} -attr vt d
load net {COMP_LOOP-2:not#27.itm(8)} -attr vt d
load net {COMP_LOOP-2:not#27.itm(9)} -attr vt d
load netBundle {COMP_LOOP-2:not#27.itm} 10 {COMP_LOOP-2:not#27.itm(0)} {COMP_LOOP-2:not#27.itm(1)} {COMP_LOOP-2:not#27.itm(2)} {COMP_LOOP-2:not#27.itm(3)} {COMP_LOOP-2:not#27.itm(4)} {COMP_LOOP-2:not#27.itm(5)} {COMP_LOOP-2:not#27.itm(6)} {COMP_LOOP-2:not#27.itm(7)} {COMP_LOOP-2:not#27.itm(8)} {COMP_LOOP-2:not#27.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1006 -attr oid 1003 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1007 -attr oid 1004 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {VEC_LOOP:conc#431.itm(0)} -attr vt d
load net {VEC_LOOP:conc#431.itm(1)} -attr vt d
load net {VEC_LOOP:conc#431.itm(2)} -attr vt d
load net {VEC_LOOP:conc#431.itm(3)} -attr vt d
load net {VEC_LOOP:conc#431.itm(4)} -attr vt d
load net {VEC_LOOP:conc#431.itm(5)} -attr vt d
load net {VEC_LOOP:conc#431.itm(6)} -attr vt d
load net {VEC_LOOP:conc#431.itm(7)} -attr vt d
load net {VEC_LOOP:conc#431.itm(8)} -attr vt d
load net {VEC_LOOP:conc#431.itm(9)} -attr vt d
load netBundle {VEC_LOOP:conc#431.itm} 10 {VEC_LOOP:conc#431.itm(0)} {VEC_LOOP:conc#431.itm(1)} {VEC_LOOP:conc#431.itm(2)} {VEC_LOOP:conc#431.itm(3)} {VEC_LOOP:conc#431.itm(4)} {VEC_LOOP:conc#431.itm(5)} {VEC_LOOP:conc#431.itm(6)} {VEC_LOOP:conc#431.itm(7)} {VEC_LOOP:conc#431.itm(8)} {VEC_LOOP:conc#431.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1008 -attr oid 1005 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(4)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#3.itm} 5 {VEC_LOOP:VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:VEC_LOOP:mux#3.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1009 -attr oid 1006 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm(4)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm} 5 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1010 -attr oid 1007 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm}
load net {COMP_LOOP:conc#235.itm(0)} -attr vt d
load net {COMP_LOOP:conc#235.itm(1)} -attr vt d
load net {COMP_LOOP:conc#235.itm(2)} -attr vt d
load net {COMP_LOOP:conc#235.itm(3)} -attr vt d
load net {COMP_LOOP:conc#235.itm(4)} -attr vt d
load net {COMP_LOOP:conc#235.itm(5)} -attr vt d
load net {COMP_LOOP:conc#235.itm(6)} -attr vt d
load net {COMP_LOOP:conc#235.itm(7)} -attr vt d
load net {COMP_LOOP:conc#235.itm(8)} -attr vt d
load net {COMP_LOOP:conc#235.itm(9)} -attr vt d
load net {COMP_LOOP:conc#235.itm(10)} -attr vt d
load netBundle {COMP_LOOP:conc#235.itm} 11 {COMP_LOOP:conc#235.itm(0)} {COMP_LOOP:conc#235.itm(1)} {COMP_LOOP:conc#235.itm(2)} {COMP_LOOP:conc#235.itm(3)} {COMP_LOOP:conc#235.itm(4)} {COMP_LOOP:conc#235.itm(5)} {COMP_LOOP:conc#235.itm(6)} {COMP_LOOP:conc#235.itm(7)} {COMP_LOOP:conc#235.itm(8)} {COMP_LOOP:conc#235.itm(9)} {COMP_LOOP:conc#235.itm(10)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1011 -attr oid 1008 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP-2:not#8.itm(0)} -attr vt d
load net {COMP_LOOP-2:not#8.itm(1)} -attr vt d
load net {COMP_LOOP-2:not#8.itm(2)} -attr vt d
load net {COMP_LOOP-2:not#8.itm(3)} -attr vt d
load net {COMP_LOOP-2:not#8.itm(4)} -attr vt d
load net {COMP_LOOP-2:not#8.itm(5)} -attr vt d
load net {COMP_LOOP-2:not#8.itm(6)} -attr vt d
load net {COMP_LOOP-2:not#8.itm(7)} -attr vt d
load net {COMP_LOOP-2:not#8.itm(8)} -attr vt d
load net {COMP_LOOP-2:not#8.itm(9)} -attr vt d
load netBundle {COMP_LOOP-2:not#8.itm} 10 {COMP_LOOP-2:not#8.itm(0)} {COMP_LOOP-2:not#8.itm(1)} {COMP_LOOP-2:not#8.itm(2)} {COMP_LOOP-2:not#8.itm(3)} {COMP_LOOP-2:not#8.itm(4)} {COMP_LOOP-2:not#8.itm(5)} {COMP_LOOP-2:not#8.itm(6)} {COMP_LOOP-2:not#8.itm(7)} {COMP_LOOP-2:not#8.itm(8)} {COMP_LOOP-2:not#8.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1012 -attr oid 1009 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1013 -attr oid 1010 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {COMP_LOOP:conc#236.itm(0)} -attr vt d
load net {COMP_LOOP:conc#236.itm(1)} -attr vt d
load net {COMP_LOOP:conc#236.itm(2)} -attr vt d
load net {COMP_LOOP:conc#236.itm(3)} -attr vt d
load net {COMP_LOOP:conc#236.itm(4)} -attr vt d
load net {COMP_LOOP:conc#236.itm(5)} -attr vt d
load net {COMP_LOOP:conc#236.itm(6)} -attr vt d
load net {COMP_LOOP:conc#236.itm(7)} -attr vt d
load net {COMP_LOOP:conc#236.itm(8)} -attr vt d
load net {COMP_LOOP:conc#236.itm(9)} -attr vt d
load netBundle {COMP_LOOP:conc#236.itm} 10 {COMP_LOOP:conc#236.itm(0)} {COMP_LOOP:conc#236.itm(1)} {COMP_LOOP:conc#236.itm(2)} {COMP_LOOP:conc#236.itm(3)} {COMP_LOOP:conc#236.itm(4)} {COMP_LOOP:conc#236.itm(5)} {COMP_LOOP:conc#236.itm(6)} {COMP_LOOP:conc#236.itm(7)} {COMP_LOOP:conc#236.itm(8)} {COMP_LOOP:conc#236.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1014 -attr oid 1011 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {COMP_LOOP:mux1h#3.itm(0)} -attr vt d
load net {COMP_LOOP:mux1h#3.itm(1)} -attr vt d
load net {COMP_LOOP:mux1h#3.itm(2)} -attr vt d
load net {COMP_LOOP:mux1h#3.itm(3)} -attr vt d
load netBundle {COMP_LOOP:mux1h#3.itm} 4 {COMP_LOOP:mux1h#3.itm(0)} {COMP_LOOP:mux1h#3.itm(1)} {COMP_LOOP:mux1h#3.itm(2)} {COMP_LOOP:mux1h#3.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1015 -attr oid 1012 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:mux1h#3.itm}
load net {VEC_LOOP:conc#432.itm(0)} -attr vt d
load net {VEC_LOOP:conc#432.itm(1)} -attr vt d
load net {VEC_LOOP:conc#432.itm(2)} -attr vt d
load net {VEC_LOOP:conc#432.itm(3)} -attr vt d
load net {VEC_LOOP:conc#432.itm(4)} -attr vt d
load net {VEC_LOOP:conc#432.itm(5)} -attr vt d
load net {VEC_LOOP:conc#432.itm(6)} -attr vt d
load net {VEC_LOOP:conc#432.itm(7)} -attr vt d
load net {VEC_LOOP:conc#432.itm(8)} -attr vt d
load netBundle {VEC_LOOP:conc#432.itm} 9 {VEC_LOOP:conc#432.itm(0)} {VEC_LOOP:conc#432.itm(1)} {VEC_LOOP:conc#432.itm(2)} {VEC_LOOP:conc#432.itm(3)} {VEC_LOOP:conc#432.itm(4)} {VEC_LOOP:conc#432.itm(5)} {VEC_LOOP:conc#432.itm(6)} {VEC_LOOP:conc#432.itm(7)} {VEC_LOOP:conc#432.itm(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1016 -attr oid 1013 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#432.itm}
load net {VEC_LOOP:mux1h#29.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#29.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#29.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#29.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#29.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#29.itm(5)} -attr vt d
load net {VEC_LOOP:mux1h#29.itm(6)} -attr vt d
load netBundle {VEC_LOOP:mux1h#29.itm} 7 {VEC_LOOP:mux1h#29.itm(0)} {VEC_LOOP:mux1h#29.itm(1)} {VEC_LOOP:mux1h#29.itm(2)} {VEC_LOOP:mux1h#29.itm(3)} {VEC_LOOP:mux1h#29.itm(4)} {VEC_LOOP:mux1h#29.itm(5)} {VEC_LOOP:mux1h#29.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1017 -attr oid 1014 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {conc#52.itm(0)} -attr vt d
load net {conc#52.itm(1)} -attr vt d
load net {conc#52.itm(2)} -attr vt d
load net {conc#52.itm(3)} -attr vt d
load net {conc#52.itm(4)} -attr vt d
load net {conc#52.itm(5)} -attr vt d
load net {conc#52.itm(6)} -attr vt d
load netBundle {conc#52.itm} 7 {conc#52.itm(0)} {conc#52.itm(1)} {conc#52.itm(2)} {conc#52.itm(3)} {conc#52.itm(4)} {conc#52.itm(5)} {conc#52.itm(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#52.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm} 6 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1018 -attr oid 1015 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-4)#1.itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(6)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm} 7 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1019 -attr oid 1016 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(6)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm} 7 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1020 -attr oid 1017 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm}
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(6)} -attr vt d
load netBundle {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm} 7 {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(0)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(1)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(2)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(3)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(4)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(5)} {VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1021 -attr oid 1018 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm}
load net {conc#59.itm(0)} -attr vt d
load net {conc#59.itm(1)} -attr vt d
load net {conc#59.itm(2)} -attr vt d
load net {conc#59.itm(3)} -attr vt d
load net {conc#59.itm(4)} -attr vt d
load net {conc#59.itm(5)} -attr vt d
load net {conc#59.itm(6)} -attr vt d
load netBundle {conc#59.itm} 7 {conc#59.itm(0)} {conc#59.itm(1)} {conc#59.itm(2)} {conc#59.itm(3)} {conc#59.itm(4)} {conc#59.itm(5)} {conc#59.itm(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#59.itm}
load net {conc#22.itm(0)} -attr vt d
load net {conc#22.itm(1)} -attr vt d
load net {conc#22.itm(2)} -attr vt d
load net {conc#22.itm(3)} -attr vt d
load net {conc#22.itm(4)} -attr vt d
load net {conc#22.itm(5)} -attr vt d
load net {conc#22.itm(6)} -attr vt d
load netBundle {conc#22.itm} 7 {conc#22.itm(0)} {conc#22.itm(1)} {conc#22.itm(2)} {conc#22.itm(3)} {conc#22.itm(4)} {conc#22.itm(5)} {conc#22.itm(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-32:not#3.itm(0)} -attr vt d
load net {COMP_LOOP-32:not#3.itm(1)} -attr vt d
load net {COMP_LOOP-32:not#3.itm(2)} -attr vt d
load net {COMP_LOOP-32:not#3.itm(3)} -attr vt d
load net {COMP_LOOP-32:not#3.itm(4)} -attr vt d
load netBundle {COMP_LOOP-32:not#3.itm} 5 {COMP_LOOP-32:not#3.itm(0)} {COMP_LOOP-32:not#3.itm(1)} {COMP_LOOP-32:not#3.itm(2)} {COMP_LOOP-32:not#3.itm(3)} {COMP_LOOP-32:not#3.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1022 -attr oid 1019 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm(4)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm} 5 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1023 -attr oid 1020 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm}
load net {COMP_LOOP-4:not#4.itm(0)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(1)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(2)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(3)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(4)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(5)} -attr vt d
load net {COMP_LOOP-4:not#4.itm(6)} -attr vt d
load netBundle {COMP_LOOP-4:not#4.itm} 7 {COMP_LOOP-4:not#4.itm(0)} {COMP_LOOP-4:not#4.itm(1)} {COMP_LOOP-4:not#4.itm(2)} {COMP_LOOP-4:not#4.itm(3)} {COMP_LOOP-4:not#4.itm(4)} {COMP_LOOP-4:not#4.itm(5)} {COMP_LOOP-4:not#4.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1024 -attr oid 1021 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(6)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm} 7 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1025 -attr oid 1022 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm}
load net {COMP_LOOP-8:not#4.itm(0)} -attr vt d
load net {COMP_LOOP-8:not#4.itm(1)} -attr vt d
load net {COMP_LOOP-8:not#4.itm(2)} -attr vt d
load net {COMP_LOOP-8:not#4.itm(3)} -attr vt d
load net {COMP_LOOP-8:not#4.itm(4)} -attr vt d
load net {COMP_LOOP-8:not#4.itm(5)} -attr vt d
load net {COMP_LOOP-8:not#4.itm(6)} -attr vt d
load netBundle {COMP_LOOP-8:not#4.itm} 7 {COMP_LOOP-8:not#4.itm(0)} {COMP_LOOP-8:not#4.itm(1)} {COMP_LOOP-8:not#4.itm(2)} {COMP_LOOP-8:not#4.itm(3)} {COMP_LOOP-8:not#4.itm(4)} {COMP_LOOP-8:not#4.itm(5)} {COMP_LOOP-8:not#4.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1026 -attr oid 1023 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(6)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm} 7 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1027 -attr oid 1024 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm}
load net {conc#27.itm(0)} -attr vt d
load net {conc#27.itm(1)} -attr vt d
load net {conc#27.itm(2)} -attr vt d
load net {conc#27.itm(3)} -attr vt d
load net {conc#27.itm(4)} -attr vt d
load net {conc#27.itm(5)} -attr vt d
load net {conc#27.itm(6)} -attr vt d
load netBundle {conc#27.itm} 7 {conc#27.itm(0)} {conc#27.itm(1)} {conc#27.itm(2)} {conc#27.itm(3)} {conc#27.itm(4)} {conc#27.itm(5)} {conc#27.itm(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#27.itm}
load net {COMP_LOOP-16:not#3.itm(0)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(1)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(2)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(3)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(4)} -attr vt d
load net {COMP_LOOP-16:not#3.itm(5)} -attr vt d
load netBundle {COMP_LOOP-16:not#3.itm} 6 {COMP_LOOP-16:not#3.itm(0)} {COMP_LOOP-16:not#3.itm(1)} {COMP_LOOP-16:not#3.itm(2)} {COMP_LOOP-16:not#3.itm(3)} {COMP_LOOP-16:not#3.itm(4)} {COMP_LOOP-16:not#3.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1028 -attr oid 1025 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(5)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm} 6 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1029 -attr oid 1026 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm}
load net {conc#33.itm(0)} -attr vt d
load net {conc#33.itm(1)} -attr vt d
load net {conc#33.itm(2)} -attr vt d
load net {conc#33.itm(3)} -attr vt d
load net {conc#33.itm(4)} -attr vt d
load net {conc#33.itm(5)} -attr vt d
load net {conc#33.itm(6)} -attr vt d
load netBundle {conc#33.itm} 7 {conc#33.itm(0)} {conc#33.itm(1)} {conc#33.itm(2)} {conc#33.itm(3)} {conc#33.itm(4)} {conc#33.itm(5)} {conc#33.itm(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#33.itm}
load net {STAGE_LOOP:i:not.itm(0)} -attr vt d
load net {STAGE_LOOP:i:not.itm(1)} -attr vt d
load net {STAGE_LOOP:i:not.itm(2)} -attr vt d
load net {STAGE_LOOP:i:not.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:not.itm} 4 {STAGE_LOOP:i:not.itm(0)} {STAGE_LOOP:i:not.itm(1)} {STAGE_LOOP:i:not.itm(2)} {STAGE_LOOP:i:not.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1030 -attr oid 1027 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {VEC_LOOP:conc#433.itm(0)} -attr vt d
load net {VEC_LOOP:conc#433.itm(1)} -attr vt d
load net {VEC_LOOP:conc#433.itm(2)} -attr vt d
load net {VEC_LOOP:conc#433.itm(3)} -attr vt d
load net {VEC_LOOP:conc#433.itm(4)} -attr vt d
load net {VEC_LOOP:conc#433.itm(5)} -attr vt d
load net {VEC_LOOP:conc#433.itm(6)} -attr vt d
load net {VEC_LOOP:conc#433.itm(7)} -attr vt d
load net {VEC_LOOP:conc#433.itm(8)} -attr vt d
load netBundle {VEC_LOOP:conc#433.itm} 9 {VEC_LOOP:conc#433.itm(0)} {VEC_LOOP:conc#433.itm(1)} {VEC_LOOP:conc#433.itm(2)} {VEC_LOOP:conc#433.itm(3)} {VEC_LOOP:conc#433.itm(4)} {VEC_LOOP:conc#433.itm(5)} {VEC_LOOP:conc#433.itm(6)} {VEC_LOOP:conc#433.itm(7)} {VEC_LOOP:conc#433.itm(8)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1031 -attr oid 1028 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#433.itm}
load net {VEC_LOOP:and#13.itm(0)} -attr vt d
load net {VEC_LOOP:and#13.itm(1)} -attr vt d
load net {VEC_LOOP:and#13.itm(2)} -attr vt d
load netBundle {VEC_LOOP:and#13.itm} 3 {VEC_LOOP:and#13.itm(0)} {VEC_LOOP:and#13.itm(1)} {VEC_LOOP:and#13.itm(2)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1032 -attr oid 1029 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13.itm}
load net {VEC_LOOP:conc#435.itm(0)} -attr vt d
load net {VEC_LOOP:conc#435.itm(1)} -attr vt d
load net {VEC_LOOP:conc#435.itm(2)} -attr vt d
load netBundle {VEC_LOOP:conc#435.itm} 3 {VEC_LOOP:conc#435.itm(0)} {VEC_LOOP:conc#435.itm(1)} {VEC_LOOP:conc#435.itm(2)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1033 -attr oid 1030 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#435.itm}
load net {VEC_LOOP:mux1h#32.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#32.itm(1)} -attr vt d
load netBundle {VEC_LOOP:mux1h#32.itm} 2 {VEC_LOOP:mux1h#32.itm(0)} {VEC_LOOP:mux1h#32.itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1034 -attr oid 1031 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#32.itm}
load net {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(4-3).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(4-3).itm(1)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(4-3).itm} 2 {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(4-3).itm(0)} {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(4-3).itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1035 -attr oid 1032 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(4-3).itm}
load net {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(2-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(2-1).itm(1)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(2-1).itm} 2 {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(2-1).itm(0)} {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(2-1).itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1036 -attr oid 1033 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(2-1).itm}
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(1-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(1-0).itm(1)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(1-0).itm} 2 {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(1-0).itm(0)} {VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(1-0).itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1037 -attr oid 1034 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(1-0).itm}
load net {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(3-2).itm(0)} -attr vt d
load net {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(3-2).itm(1)} -attr vt d
load netBundle {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(3-2).itm} 2 {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(3-2).itm(0)} {VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(3-2).itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1038 -attr oid 1035 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(3-2).itm}
load net {conc#60.itm(0)} -attr vt d
load net {conc#60.itm(1)} -attr vt d
load netBundle {conc#60.itm} 2 {conc#60.itm(0)} {conc#60.itm(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#60.itm}
load net {VEC_LOOP:exs#4.itm(0)} -attr vt d
load net {VEC_LOOP:exs#4.itm(1)} -attr vt d
load net {VEC_LOOP:exs#4.itm(2)} -attr vt d
load netBundle {VEC_LOOP:exs#4.itm} 3 {VEC_LOOP:exs#4.itm(0)} {VEC_LOOP:exs#4.itm(1)} {VEC_LOOP:exs#4.itm(2)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1039 -attr oid 1036 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#4.itm}
load net {VEC_LOOP:conc#434.itm(0)} -attr vt d
load net {VEC_LOOP:conc#434.itm(1)} -attr vt d
load net {VEC_LOOP:conc#434.itm(2)} -attr vt d
load net {VEC_LOOP:conc#434.itm(3)} -attr vt d
load net {VEC_LOOP:conc#434.itm(4)} -attr vt d
load net {VEC_LOOP:conc#434.itm(5)} -attr vt d
load net {VEC_LOOP:conc#434.itm(6)} -attr vt d
load netBundle {VEC_LOOP:conc#434.itm} 7 {VEC_LOOP:conc#434.itm(0)} {VEC_LOOP:conc#434.itm(1)} {VEC_LOOP:conc#434.itm(2)} {VEC_LOOP:conc#434.itm(3)} {VEC_LOOP:conc#434.itm(4)} {VEC_LOOP:conc#434.itm(5)} {VEC_LOOP:conc#434.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1040 -attr oid 1037 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#434.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(4)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#6.itm} 5 {VEC_LOOP:VEC_LOOP:mux#6.itm(0)} {VEC_LOOP:VEC_LOOP:mux#6.itm(1)} {VEC_LOOP:VEC_LOOP:mux#6.itm(2)} {VEC_LOOP:VEC_LOOP:mux#6.itm(3)} {VEC_LOOP:VEC_LOOP:mux#6.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1041 -attr oid 1038 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {conc#34.itm(0)} -attr vt d
load net {conc#34.itm(1)} -attr vt d
load net {conc#34.itm(2)} -attr vt d
load net {conc#34.itm(3)} -attr vt d
load net {conc#34.itm(4)} -attr vt d
load netBundle {conc#34.itm} 5 {conc#34.itm(0)} {conc#34.itm(1)} {conc#34.itm(2)} {conc#34.itm(3)} {conc#34.itm(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#34.itm}
load net {VEC_LOOP:slc(exu.tmp#62(5:1))(4-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(exu.tmp#62(5:1))(4-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(exu.tmp#62(5:1))(4-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(exu.tmp#62(5:1))(4-1).itm(3)} -attr vt d
load netBundle {VEC_LOOP:slc(exu.tmp#62(5:1))(4-1).itm} 4 {VEC_LOOP:slc(exu.tmp#62(5:1))(4-1).itm(0)} {VEC_LOOP:slc(exu.tmp#62(5:1))(4-1).itm(1)} {VEC_LOOP:slc(exu.tmp#62(5:1))(4-1).itm(2)} {VEC_LOOP:slc(exu.tmp#62(5:1))(4-1).itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1042 -attr oid 1039 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#62(5:1))(4-1).itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(2)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(3)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(4)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(5)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(6)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:mux#1.itm} 7 {VEC_LOOP:VEC_LOOP:mux#1.itm(0)} {VEC_LOOP:VEC_LOOP:mux#1.itm(1)} {VEC_LOOP:VEC_LOOP:mux#1.itm(2)} {VEC_LOOP:VEC_LOOP:mux#1.itm(3)} {VEC_LOOP:VEC_LOOP:mux#1.itm(4)} {VEC_LOOP:VEC_LOOP:mux#1.itm(5)} {VEC_LOOP:VEC_LOOP:mux#1.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1043 -attr oid 1040 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(6)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm} 7 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm(6)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1044 -attr oid 1041 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm}
load net {conc#61.itm(0)} -attr vt d
load net {conc#61.itm(1)} -attr vt d
load net {conc#61.itm(2)} -attr vt d
load net {conc#61.itm(3)} -attr vt d
load net {conc#61.itm(4)} -attr vt d
load net {conc#61.itm(5)} -attr vt d
load net {conc#61.itm(6)} -attr vt d
load netBundle {conc#61.itm} 7 {conc#61.itm(0)} {conc#61.itm(1)} {conc#61.itm(2)} {conc#61.itm(3)} {conc#61.itm(4)} {conc#61.itm(5)} {conc#61.itm(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#61.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(5)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm} 6 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1045 -attr oid 1042 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5).itm}
load net {VEC_LOOP:conc#427.itm(0)} -attr vt d
load net {VEC_LOOP:conc#427.itm(1)} -attr vt d
load net {VEC_LOOP:conc#427.itm(2)} -attr vt d
load net {VEC_LOOP:conc#427.itm(3)} -attr vt d
load net {VEC_LOOP:conc#427.itm(4)} -attr vt d
load net {VEC_LOOP:conc#427.itm(5)} -attr vt d
load net {VEC_LOOP:conc#427.itm(6)} -attr vt d
load net {VEC_LOOP:conc#427.itm(7)} -attr vt d
load net {VEC_LOOP:conc#427.itm(8)} -attr vt d
load net {VEC_LOOP:conc#427.itm(9)} -attr vt d
load netBundle {VEC_LOOP:conc#427.itm} 10 {VEC_LOOP:conc#427.itm(0)} {VEC_LOOP:conc#427.itm(1)} {VEC_LOOP:conc#427.itm(2)} {VEC_LOOP:conc#427.itm(3)} {VEC_LOOP:conc#427.itm(4)} {VEC_LOOP:conc#427.itm(5)} {VEC_LOOP:conc#427.itm(6)} {VEC_LOOP:conc#427.itm(7)} {VEC_LOOP:conc#427.itm(8)} {VEC_LOOP:conc#427.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1046 -attr oid 1043 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {VEC_LOOP:or#26.itm(0)} -attr vt d
load net {VEC_LOOP:or#26.itm(1)} -attr vt d
load net {VEC_LOOP:or#26.itm(2)} -attr vt d
load net {VEC_LOOP:or#26.itm(3)} -attr vt d
load netBundle {VEC_LOOP:or#26.itm} 4 {VEC_LOOP:or#26.itm(0)} {VEC_LOOP:or#26.itm(1)} {VEC_LOOP:or#26.itm(2)} {VEC_LOOP:or#26.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1047 -attr oid 1044 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#26.itm}
load net {VEC_LOOP:nor#1.itm(0)} -attr vt d
load net {VEC_LOOP:nor#1.itm(1)} -attr vt d
load net {VEC_LOOP:nor#1.itm(2)} -attr vt d
load net {VEC_LOOP:nor#1.itm(3)} -attr vt d
load netBundle {VEC_LOOP:nor#1.itm} 4 {VEC_LOOP:nor#1.itm(0)} {VEC_LOOP:nor#1.itm(1)} {VEC_LOOP:nor#1.itm(2)} {VEC_LOOP:nor#1.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1048 -attr oid 1045 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:mux1h#27.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#27.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#27.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#27.itm(3)} -attr vt d
load netBundle {VEC_LOOP:mux1h#27.itm} 4 {VEC_LOOP:mux1h#27.itm(0)} {VEC_LOOP:mux1h#27.itm(1)} {VEC_LOOP:mux1h#27.itm(2)} {VEC_LOOP:mux1h#27.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1049 -attr oid 1046 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:exs#3.itm(0)} -attr vt d
load net {VEC_LOOP:exs#3.itm(1)} -attr vt d
load net {VEC_LOOP:exs#3.itm(2)} -attr vt d
load net {VEC_LOOP:exs#3.itm(3)} -attr vt d
load netBundle {VEC_LOOP:exs#3.itm} 4 {VEC_LOOP:exs#3.itm(0)} {VEC_LOOP:exs#3.itm(1)} {VEC_LOOP:exs#3.itm(2)} {VEC_LOOP:exs#3.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1050 -attr oid 1047 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {VEC_LOOP:exs#1.itm(0)} -attr vt d
load net {VEC_LOOP:exs#1.itm(1)} -attr vt d
load net {VEC_LOOP:exs#1.itm(2)} -attr vt d
load net {VEC_LOOP:exs#1.itm(3)} -attr vt d
load netBundle {VEC_LOOP:exs#1.itm} 4 {VEC_LOOP:exs#1.itm(0)} {VEC_LOOP:exs#1.itm(1)} {VEC_LOOP:exs#1.itm(2)} {VEC_LOOP:exs#1.itm(3)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1051 -attr oid 1048 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {VEC_LOOP:conc#428.itm(0)} -attr vt d
load net {VEC_LOOP:conc#428.itm(1)} -attr vt d
load net {VEC_LOOP:conc#428.itm(2)} -attr vt d
load net {VEC_LOOP:conc#428.itm(3)} -attr vt d
load net {VEC_LOOP:conc#428.itm(4)} -attr vt d
load net {VEC_LOOP:conc#428.itm(5)} -attr vt d
load net {VEC_LOOP:conc#428.itm(6)} -attr vt d
load net {VEC_LOOP:conc#428.itm(7)} -attr vt d
load net {VEC_LOOP:conc#428.itm(8)} -attr vt d
load net {VEC_LOOP:conc#428.itm(9)} -attr vt d
load netBundle {VEC_LOOP:conc#428.itm} 10 {VEC_LOOP:conc#428.itm(0)} {VEC_LOOP:conc#428.itm(1)} {VEC_LOOP:conc#428.itm(2)} {VEC_LOOP:conc#428.itm(3)} {VEC_LOOP:conc#428.itm(4)} {VEC_LOOP:conc#428.itm(5)} {VEC_LOOP:conc#428.itm(6)} {VEC_LOOP:conc#428.itm(7)} {VEC_LOOP:conc#428.itm(8)} {VEC_LOOP:conc#428.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1052 -attr oid 1049 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {VEC_LOOP:or#27.itm(0)} -attr vt d
load net {VEC_LOOP:or#27.itm(1)} -attr vt d
load net {VEC_LOOP:or#27.itm(2)} -attr vt d
load net {VEC_LOOP:or#27.itm(3)} -attr vt d
load net {VEC_LOOP:or#27.itm(4)} -attr vt d
load netBundle {VEC_LOOP:or#27.itm} 5 {VEC_LOOP:or#27.itm(0)} {VEC_LOOP:or#27.itm(1)} {VEC_LOOP:or#27.itm(2)} {VEC_LOOP:or#27.itm(3)} {VEC_LOOP:or#27.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1053 -attr oid 1050 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#27.itm}
load net {VEC_LOOP:mux1h#28.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#28.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#28.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#28.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#28.itm(4)} -attr vt d
load netBundle {VEC_LOOP:mux1h#28.itm} 5 {VEC_LOOP:mux1h#28.itm(0)} {VEC_LOOP:mux1h#28.itm(1)} {VEC_LOOP:mux1h#28.itm(2)} {VEC_LOOP:mux1h#28.itm(3)} {VEC_LOOP:mux1h#28.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1054 -attr oid 1051 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load net {VEC_LOOP:exs#2.itm(0)} -attr vt d
load net {VEC_LOOP:exs#2.itm(1)} -attr vt d
load net {VEC_LOOP:exs#2.itm(2)} -attr vt d
load net {VEC_LOOP:exs#2.itm(3)} -attr vt d
load net {VEC_LOOP:exs#2.itm(4)} -attr vt d
load netBundle {VEC_LOOP:exs#2.itm} 5 {VEC_LOOP:exs#2.itm(0)} {VEC_LOOP:exs#2.itm(1)} {VEC_LOOP:exs#2.itm(2)} {VEC_LOOP:exs#2.itm(3)} {VEC_LOOP:exs#2.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1055 -attr oid 1052 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1056 -attr oid 1053 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {VEC_LOOP:conc#436.itm(0)} -attr vt d
load net {VEC_LOOP:conc#436.itm(1)} -attr vt d
load net {VEC_LOOP:conc#436.itm(2)} -attr vt d
load net {VEC_LOOP:conc#436.itm(3)} -attr vt d
load net {VEC_LOOP:conc#436.itm(4)} -attr vt d
load net {VEC_LOOP:conc#436.itm(5)} -attr vt d
load net {VEC_LOOP:conc#436.itm(6)} -attr vt d
load net {VEC_LOOP:conc#436.itm(7)} -attr vt d
load net {VEC_LOOP:conc#436.itm(8)} -attr vt d
load net {VEC_LOOP:conc#436.itm(9)} -attr vt d
load netBundle {VEC_LOOP:conc#436.itm} 10 {VEC_LOOP:conc#436.itm(0)} {VEC_LOOP:conc#436.itm(1)} {VEC_LOOP:conc#436.itm(2)} {VEC_LOOP:conc#436.itm(3)} {VEC_LOOP:conc#436.itm(4)} {VEC_LOOP:conc#436.itm(5)} {VEC_LOOP:conc#436.itm(6)} {VEC_LOOP:conc#436.itm(7)} {VEC_LOOP:conc#436.itm(8)} {VEC_LOOP:conc#436.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1057 -attr oid 1054 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {VEC_LOOP:mux1h#25.itm(0)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(1)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(2)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(3)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(4)} -attr vt d
load net {VEC_LOOP:mux1h#25.itm(5)} -attr vt d
load netBundle {VEC_LOOP:mux1h#25.itm} 6 {VEC_LOOP:mux1h#25.itm(0)} {VEC_LOOP:mux1h#25.itm(1)} {VEC_LOOP:mux1h#25.itm(2)} {VEC_LOOP:mux1h#25.itm(3)} {VEC_LOOP:mux1h#25.itm(4)} {VEC_LOOP:mux1h#25.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1058 -attr oid 1055 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:conc#418.itm(0)} -attr vt d
load net {VEC_LOOP:conc#418.itm(1)} -attr vt d
load net {VEC_LOOP:conc#418.itm(2)} -attr vt d
load net {VEC_LOOP:conc#418.itm(3)} -attr vt d
load net {VEC_LOOP:conc#418.itm(4)} -attr vt d
load net {VEC_LOOP:conc#418.itm(5)} -attr vt d
load netBundle {VEC_LOOP:conc#418.itm} 6 {VEC_LOOP:conc#418.itm(0)} {VEC_LOOP:conc#418.itm(1)} {VEC_LOOP:conc#418.itm(2)} {VEC_LOOP:conc#418.itm(3)} {VEC_LOOP:conc#418.itm(4)} {VEC_LOOP:conc#418.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1059 -attr oid 1056 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#418.itm}
load net {VEC_LOOP:acc#58.itm(0)} -attr vt d
load net {VEC_LOOP:acc#58.itm(1)} -attr vt d
load net {VEC_LOOP:acc#58.itm(2)} -attr vt d
load net {VEC_LOOP:acc#58.itm(3)} -attr vt d
load net {VEC_LOOP:acc#58.itm(4)} -attr vt d
load netBundle {VEC_LOOP:acc#58.itm} 5 {VEC_LOOP:acc#58.itm(0)} {VEC_LOOP:acc#58.itm(1)} {VEC_LOOP:acc#58.itm(2)} {VEC_LOOP:acc#58.itm(3)} {VEC_LOOP:acc#58.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1060 -attr oid 1057 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#58.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm(4)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm} 5 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm(4)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1061 -attr oid 1058 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm}
load net {VEC_LOOP:slc(z.out#7)(6-1).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#7)(6-1).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#7)(6-1).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#7)(6-1).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#7)(6-1).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#7)(6-1).itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#7)(6-1).itm} 6 {VEC_LOOP:slc(z.out#7)(6-1).itm(0)} {VEC_LOOP:slc(z.out#7)(6-1).itm(1)} {VEC_LOOP:slc(z.out#7)(6-1).itm(2)} {VEC_LOOP:slc(z.out#7)(6-1).itm(3)} {VEC_LOOP:slc(z.out#7)(6-1).itm(4)} {VEC_LOOP:slc(z.out#7)(6-1).itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1062 -attr oid 1059 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(6-1).itm}
load net {VEC_LOOP:slc(z.out#7)(5-0).itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#7)(5-0).itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#7)(5-0).itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#7)(5-0).itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#7)(5-0).itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#7)(5-0).itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#7)(5-0).itm} 6 {VEC_LOOP:slc(z.out#7)(5-0).itm(0)} {VEC_LOOP:slc(z.out#7)(5-0).itm(1)} {VEC_LOOP:slc(z.out#7)(5-0).itm(2)} {VEC_LOOP:slc(z.out#7)(5-0).itm(3)} {VEC_LOOP:slc(z.out#7)(5-0).itm(4)} {VEC_LOOP:slc(z.out#7)(5-0).itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1063 -attr oid 1060 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(5-0).itm}
load net {VEC_LOOP:VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(0)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(1)} -attr vt d
load net {VEC_LOOP:VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(2)} -attr vt d
load netBundle {VEC_LOOP:VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm} 3 {VEC_LOOP:VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(0)} {VEC_LOOP:VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(1)} {VEC_LOOP:VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm(2)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1064 -attr oid 1061 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(3-1).itm}
load net {VEC_LOOP:mux.itm(0)} -attr vt d
load net {VEC_LOOP:mux.itm(1)} -attr vt d
load net {VEC_LOOP:mux.itm(2)} -attr vt d
load net {VEC_LOOP:mux.itm(3)} -attr vt d
load net {VEC_LOOP:mux.itm(4)} -attr vt d
load net {VEC_LOOP:mux.itm(5)} -attr vt d
load net {VEC_LOOP:mux.itm(6)} -attr vt d
load net {VEC_LOOP:mux.itm(7)} -attr vt d
load net {VEC_LOOP:mux.itm(8)} -attr vt d
load net {VEC_LOOP:mux.itm(9)} -attr vt d
load net {VEC_LOOP:mux.itm(10)} -attr vt d
load net {VEC_LOOP:mux.itm(11)} -attr vt d
load net {VEC_LOOP:mux.itm(12)} -attr vt d
load net {VEC_LOOP:mux.itm(13)} -attr vt d
load net {VEC_LOOP:mux.itm(14)} -attr vt d
load net {VEC_LOOP:mux.itm(15)} -attr vt d
load net {VEC_LOOP:mux.itm(16)} -attr vt d
load net {VEC_LOOP:mux.itm(17)} -attr vt d
load net {VEC_LOOP:mux.itm(18)} -attr vt d
load net {VEC_LOOP:mux.itm(19)} -attr vt d
load net {VEC_LOOP:mux.itm(20)} -attr vt d
load net {VEC_LOOP:mux.itm(21)} -attr vt d
load net {VEC_LOOP:mux.itm(22)} -attr vt d
load net {VEC_LOOP:mux.itm(23)} -attr vt d
load net {VEC_LOOP:mux.itm(24)} -attr vt d
load net {VEC_LOOP:mux.itm(25)} -attr vt d
load net {VEC_LOOP:mux.itm(26)} -attr vt d
load net {VEC_LOOP:mux.itm(27)} -attr vt d
load net {VEC_LOOP:mux.itm(28)} -attr vt d
load net {VEC_LOOP:mux.itm(29)} -attr vt d
load net {VEC_LOOP:mux.itm(30)} -attr vt d
load net {VEC_LOOP:mux.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux.itm} 32 {VEC_LOOP:mux.itm(0)} {VEC_LOOP:mux.itm(1)} {VEC_LOOP:mux.itm(2)} {VEC_LOOP:mux.itm(3)} {VEC_LOOP:mux.itm(4)} {VEC_LOOP:mux.itm(5)} {VEC_LOOP:mux.itm(6)} {VEC_LOOP:mux.itm(7)} {VEC_LOOP:mux.itm(8)} {VEC_LOOP:mux.itm(9)} {VEC_LOOP:mux.itm(10)} {VEC_LOOP:mux.itm(11)} {VEC_LOOP:mux.itm(12)} {VEC_LOOP:mux.itm(13)} {VEC_LOOP:mux.itm(14)} {VEC_LOOP:mux.itm(15)} {VEC_LOOP:mux.itm(16)} {VEC_LOOP:mux.itm(17)} {VEC_LOOP:mux.itm(18)} {VEC_LOOP:mux.itm(19)} {VEC_LOOP:mux.itm(20)} {VEC_LOOP:mux.itm(21)} {VEC_LOOP:mux.itm(22)} {VEC_LOOP:mux.itm(23)} {VEC_LOOP:mux.itm(24)} {VEC_LOOP:mux.itm(25)} {VEC_LOOP:mux.itm(26)} {VEC_LOOP:mux.itm(27)} {VEC_LOOP:mux.itm(28)} {VEC_LOOP:mux.itm(29)} {VEC_LOOP:mux.itm(30)} {VEC_LOOP:mux.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1065 -attr oid 1062 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1066 -attr oid 1063 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1067 -attr oid 1064 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {VEC_LOOP:mux#16.itm(0)} -attr vt d
load net {VEC_LOOP:mux#16.itm(1)} -attr vt d
load net {VEC_LOOP:mux#16.itm(2)} -attr vt d
load net {VEC_LOOP:mux#16.itm(3)} -attr vt d
load net {VEC_LOOP:mux#16.itm(4)} -attr vt d
load net {VEC_LOOP:mux#16.itm(5)} -attr vt d
load net {VEC_LOOP:mux#16.itm(6)} -attr vt d
load net {VEC_LOOP:mux#16.itm(7)} -attr vt d
load net {VEC_LOOP:mux#16.itm(8)} -attr vt d
load net {VEC_LOOP:mux#16.itm(9)} -attr vt d
load net {VEC_LOOP:mux#16.itm(10)} -attr vt d
load net {VEC_LOOP:mux#16.itm(11)} -attr vt d
load net {VEC_LOOP:mux#16.itm(12)} -attr vt d
load net {VEC_LOOP:mux#16.itm(13)} -attr vt d
load net {VEC_LOOP:mux#16.itm(14)} -attr vt d
load net {VEC_LOOP:mux#16.itm(15)} -attr vt d
load net {VEC_LOOP:mux#16.itm(16)} -attr vt d
load net {VEC_LOOP:mux#16.itm(17)} -attr vt d
load net {VEC_LOOP:mux#16.itm(18)} -attr vt d
load net {VEC_LOOP:mux#16.itm(19)} -attr vt d
load net {VEC_LOOP:mux#16.itm(20)} -attr vt d
load net {VEC_LOOP:mux#16.itm(21)} -attr vt d
load net {VEC_LOOP:mux#16.itm(22)} -attr vt d
load net {VEC_LOOP:mux#16.itm(23)} -attr vt d
load net {VEC_LOOP:mux#16.itm(24)} -attr vt d
load net {VEC_LOOP:mux#16.itm(25)} -attr vt d
load net {VEC_LOOP:mux#16.itm(26)} -attr vt d
load net {VEC_LOOP:mux#16.itm(27)} -attr vt d
load net {VEC_LOOP:mux#16.itm(28)} -attr vt d
load net {VEC_LOOP:mux#16.itm(29)} -attr vt d
load net {VEC_LOOP:mux#16.itm(30)} -attr vt d
load net {VEC_LOOP:mux#16.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#16.itm} 32 {VEC_LOOP:mux#16.itm(0)} {VEC_LOOP:mux#16.itm(1)} {VEC_LOOP:mux#16.itm(2)} {VEC_LOOP:mux#16.itm(3)} {VEC_LOOP:mux#16.itm(4)} {VEC_LOOP:mux#16.itm(5)} {VEC_LOOP:mux#16.itm(6)} {VEC_LOOP:mux#16.itm(7)} {VEC_LOOP:mux#16.itm(8)} {VEC_LOOP:mux#16.itm(9)} {VEC_LOOP:mux#16.itm(10)} {VEC_LOOP:mux#16.itm(11)} {VEC_LOOP:mux#16.itm(12)} {VEC_LOOP:mux#16.itm(13)} {VEC_LOOP:mux#16.itm(14)} {VEC_LOOP:mux#16.itm(15)} {VEC_LOOP:mux#16.itm(16)} {VEC_LOOP:mux#16.itm(17)} {VEC_LOOP:mux#16.itm(18)} {VEC_LOOP:mux#16.itm(19)} {VEC_LOOP:mux#16.itm(20)} {VEC_LOOP:mux#16.itm(21)} {VEC_LOOP:mux#16.itm(22)} {VEC_LOOP:mux#16.itm(23)} {VEC_LOOP:mux#16.itm(24)} {VEC_LOOP:mux#16.itm(25)} {VEC_LOOP:mux#16.itm(26)} {VEC_LOOP:mux#16.itm(27)} {VEC_LOOP:mux#16.itm(28)} {VEC_LOOP:mux#16.itm(29)} {VEC_LOOP:mux#16.itm(30)} {VEC_LOOP:mux#16.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1068 -attr oid 1065 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -attr vt d
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP-1:factor2:not#1.itm} 32 {COMP_LOOP-1:factor2:not#1.itm(0)} {COMP_LOOP-1:factor2:not#1.itm(1)} {COMP_LOOP-1:factor2:not#1.itm(2)} {COMP_LOOP-1:factor2:not#1.itm(3)} {COMP_LOOP-1:factor2:not#1.itm(4)} {COMP_LOOP-1:factor2:not#1.itm(5)} {COMP_LOOP-1:factor2:not#1.itm(6)} {COMP_LOOP-1:factor2:not#1.itm(7)} {COMP_LOOP-1:factor2:not#1.itm(8)} {COMP_LOOP-1:factor2:not#1.itm(9)} {COMP_LOOP-1:factor2:not#1.itm(10)} {COMP_LOOP-1:factor2:not#1.itm(11)} {COMP_LOOP-1:factor2:not#1.itm(12)} {COMP_LOOP-1:factor2:not#1.itm(13)} {COMP_LOOP-1:factor2:not#1.itm(14)} {COMP_LOOP-1:factor2:not#1.itm(15)} {COMP_LOOP-1:factor2:not#1.itm(16)} {COMP_LOOP-1:factor2:not#1.itm(17)} {COMP_LOOP-1:factor2:not#1.itm(18)} {COMP_LOOP-1:factor2:not#1.itm(19)} {COMP_LOOP-1:factor2:not#1.itm(20)} {COMP_LOOP-1:factor2:not#1.itm(21)} {COMP_LOOP-1:factor2:not#1.itm(22)} {COMP_LOOP-1:factor2:not#1.itm(23)} {COMP_LOOP-1:factor2:not#1.itm(24)} {COMP_LOOP-1:factor2:not#1.itm(25)} {COMP_LOOP-1:factor2:not#1.itm(26)} {COMP_LOOP-1:factor2:not#1.itm(27)} {COMP_LOOP-1:factor2:not#1.itm(28)} {COMP_LOOP-1:factor2:not#1.itm(29)} {COMP_LOOP-1:factor2:not#1.itm(30)} {COMP_LOOP-1:factor2:not#1.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1069 -attr oid 1066 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1070 -attr oid 1067 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -attr vt d
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -attr vt d
load netBundle {COMP_LOOP-3:factor2:not#1.itm} 32 {COMP_LOOP-3:factor2:not#1.itm(0)} {COMP_LOOP-3:factor2:not#1.itm(1)} {COMP_LOOP-3:factor2:not#1.itm(2)} {COMP_LOOP-3:factor2:not#1.itm(3)} {COMP_LOOP-3:factor2:not#1.itm(4)} {COMP_LOOP-3:factor2:not#1.itm(5)} {COMP_LOOP-3:factor2:not#1.itm(6)} {COMP_LOOP-3:factor2:not#1.itm(7)} {COMP_LOOP-3:factor2:not#1.itm(8)} {COMP_LOOP-3:factor2:not#1.itm(9)} {COMP_LOOP-3:factor2:not#1.itm(10)} {COMP_LOOP-3:factor2:not#1.itm(11)} {COMP_LOOP-3:factor2:not#1.itm(12)} {COMP_LOOP-3:factor2:not#1.itm(13)} {COMP_LOOP-3:factor2:not#1.itm(14)} {COMP_LOOP-3:factor2:not#1.itm(15)} {COMP_LOOP-3:factor2:not#1.itm(16)} {COMP_LOOP-3:factor2:not#1.itm(17)} {COMP_LOOP-3:factor2:not#1.itm(18)} {COMP_LOOP-3:factor2:not#1.itm(19)} {COMP_LOOP-3:factor2:not#1.itm(20)} {COMP_LOOP-3:factor2:not#1.itm(21)} {COMP_LOOP-3:factor2:not#1.itm(22)} {COMP_LOOP-3:factor2:not#1.itm(23)} {COMP_LOOP-3:factor2:not#1.itm(24)} {COMP_LOOP-3:factor2:not#1.itm(25)} {COMP_LOOP-3:factor2:not#1.itm(26)} {COMP_LOOP-3:factor2:not#1.itm(27)} {COMP_LOOP-3:factor2:not#1.itm(28)} {COMP_LOOP-3:factor2:not#1.itm(29)} {COMP_LOOP-3:factor2:not#1.itm(30)} {COMP_LOOP-3:factor2:not#1.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1071 -attr oid 1068 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1072 -attr oid 1069 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {VEC_LOOP:mux#17.itm(0)} -attr vt d
load net {VEC_LOOP:mux#17.itm(1)} -attr vt d
load net {VEC_LOOP:mux#17.itm(2)} -attr vt d
load net {VEC_LOOP:mux#17.itm(3)} -attr vt d
load net {VEC_LOOP:mux#17.itm(4)} -attr vt d
load net {VEC_LOOP:mux#17.itm(5)} -attr vt d
load net {VEC_LOOP:mux#17.itm(6)} -attr vt d
load net {VEC_LOOP:mux#17.itm(7)} -attr vt d
load net {VEC_LOOP:mux#17.itm(8)} -attr vt d
load net {VEC_LOOP:mux#17.itm(9)} -attr vt d
load net {VEC_LOOP:mux#17.itm(10)} -attr vt d
load net {VEC_LOOP:mux#17.itm(11)} -attr vt d
load net {VEC_LOOP:mux#17.itm(12)} -attr vt d
load net {VEC_LOOP:mux#17.itm(13)} -attr vt d
load net {VEC_LOOP:mux#17.itm(14)} -attr vt d
load net {VEC_LOOP:mux#17.itm(15)} -attr vt d
load net {VEC_LOOP:mux#17.itm(16)} -attr vt d
load net {VEC_LOOP:mux#17.itm(17)} -attr vt d
load net {VEC_LOOP:mux#17.itm(18)} -attr vt d
load net {VEC_LOOP:mux#17.itm(19)} -attr vt d
load net {VEC_LOOP:mux#17.itm(20)} -attr vt d
load net {VEC_LOOP:mux#17.itm(21)} -attr vt d
load net {VEC_LOOP:mux#17.itm(22)} -attr vt d
load net {VEC_LOOP:mux#17.itm(23)} -attr vt d
load net {VEC_LOOP:mux#17.itm(24)} -attr vt d
load net {VEC_LOOP:mux#17.itm(25)} -attr vt d
load net {VEC_LOOP:mux#17.itm(26)} -attr vt d
load net {VEC_LOOP:mux#17.itm(27)} -attr vt d
load net {VEC_LOOP:mux#17.itm(28)} -attr vt d
load net {VEC_LOOP:mux#17.itm(29)} -attr vt d
load net {VEC_LOOP:mux#17.itm(30)} -attr vt d
load net {VEC_LOOP:mux#17.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#17.itm} 32 {VEC_LOOP:mux#17.itm(0)} {VEC_LOOP:mux#17.itm(1)} {VEC_LOOP:mux#17.itm(2)} {VEC_LOOP:mux#17.itm(3)} {VEC_LOOP:mux#17.itm(4)} {VEC_LOOP:mux#17.itm(5)} {VEC_LOOP:mux#17.itm(6)} {VEC_LOOP:mux#17.itm(7)} {VEC_LOOP:mux#17.itm(8)} {VEC_LOOP:mux#17.itm(9)} {VEC_LOOP:mux#17.itm(10)} {VEC_LOOP:mux#17.itm(11)} {VEC_LOOP:mux#17.itm(12)} {VEC_LOOP:mux#17.itm(13)} {VEC_LOOP:mux#17.itm(14)} {VEC_LOOP:mux#17.itm(15)} {VEC_LOOP:mux#17.itm(16)} {VEC_LOOP:mux#17.itm(17)} {VEC_LOOP:mux#17.itm(18)} {VEC_LOOP:mux#17.itm(19)} {VEC_LOOP:mux#17.itm(20)} {VEC_LOOP:mux#17.itm(21)} {VEC_LOOP:mux#17.itm(22)} {VEC_LOOP:mux#17.itm(23)} {VEC_LOOP:mux#17.itm(24)} {VEC_LOOP:mux#17.itm(25)} {VEC_LOOP:mux#17.itm(26)} {VEC_LOOP:mux#17.itm(27)} {VEC_LOOP:mux#17.itm(28)} {VEC_LOOP:mux#17.itm(29)} {VEC_LOOP:mux#17.itm(30)} {VEC_LOOP:mux#17.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1073 -attr oid 1070 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1074 -attr oid 1071 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1075 -attr oid 1072 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {VEC_LOOP:mux#18.itm(0)} -attr vt d
load net {VEC_LOOP:mux#18.itm(1)} -attr vt d
load net {VEC_LOOP:mux#18.itm(2)} -attr vt d
load net {VEC_LOOP:mux#18.itm(3)} -attr vt d
load net {VEC_LOOP:mux#18.itm(4)} -attr vt d
load net {VEC_LOOP:mux#18.itm(5)} -attr vt d
load net {VEC_LOOP:mux#18.itm(6)} -attr vt d
load net {VEC_LOOP:mux#18.itm(7)} -attr vt d
load net {VEC_LOOP:mux#18.itm(8)} -attr vt d
load net {VEC_LOOP:mux#18.itm(9)} -attr vt d
load net {VEC_LOOP:mux#18.itm(10)} -attr vt d
load net {VEC_LOOP:mux#18.itm(11)} -attr vt d
load net {VEC_LOOP:mux#18.itm(12)} -attr vt d
load net {VEC_LOOP:mux#18.itm(13)} -attr vt d
load net {VEC_LOOP:mux#18.itm(14)} -attr vt d
load net {VEC_LOOP:mux#18.itm(15)} -attr vt d
load net {VEC_LOOP:mux#18.itm(16)} -attr vt d
load net {VEC_LOOP:mux#18.itm(17)} -attr vt d
load net {VEC_LOOP:mux#18.itm(18)} -attr vt d
load net {VEC_LOOP:mux#18.itm(19)} -attr vt d
load net {VEC_LOOP:mux#18.itm(20)} -attr vt d
load net {VEC_LOOP:mux#18.itm(21)} -attr vt d
load net {VEC_LOOP:mux#18.itm(22)} -attr vt d
load net {VEC_LOOP:mux#18.itm(23)} -attr vt d
load net {VEC_LOOP:mux#18.itm(24)} -attr vt d
load net {VEC_LOOP:mux#18.itm(25)} -attr vt d
load net {VEC_LOOP:mux#18.itm(26)} -attr vt d
load net {VEC_LOOP:mux#18.itm(27)} -attr vt d
load net {VEC_LOOP:mux#18.itm(28)} -attr vt d
load net {VEC_LOOP:mux#18.itm(29)} -attr vt d
load net {VEC_LOOP:mux#18.itm(30)} -attr vt d
load net {VEC_LOOP:mux#18.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#18.itm} 32 {VEC_LOOP:mux#18.itm(0)} {VEC_LOOP:mux#18.itm(1)} {VEC_LOOP:mux#18.itm(2)} {VEC_LOOP:mux#18.itm(3)} {VEC_LOOP:mux#18.itm(4)} {VEC_LOOP:mux#18.itm(5)} {VEC_LOOP:mux#18.itm(6)} {VEC_LOOP:mux#18.itm(7)} {VEC_LOOP:mux#18.itm(8)} {VEC_LOOP:mux#18.itm(9)} {VEC_LOOP:mux#18.itm(10)} {VEC_LOOP:mux#18.itm(11)} {VEC_LOOP:mux#18.itm(12)} {VEC_LOOP:mux#18.itm(13)} {VEC_LOOP:mux#18.itm(14)} {VEC_LOOP:mux#18.itm(15)} {VEC_LOOP:mux#18.itm(16)} {VEC_LOOP:mux#18.itm(17)} {VEC_LOOP:mux#18.itm(18)} {VEC_LOOP:mux#18.itm(19)} {VEC_LOOP:mux#18.itm(20)} {VEC_LOOP:mux#18.itm(21)} {VEC_LOOP:mux#18.itm(22)} {VEC_LOOP:mux#18.itm(23)} {VEC_LOOP:mux#18.itm(24)} {VEC_LOOP:mux#18.itm(25)} {VEC_LOOP:mux#18.itm(26)} {VEC_LOOP:mux#18.itm(27)} {VEC_LOOP:mux#18.itm(28)} {VEC_LOOP:mux#18.itm(29)} {VEC_LOOP:mux#18.itm(30)} {VEC_LOOP:mux#18.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1076 -attr oid 1073 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1077 -attr oid 1074 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(0)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(1)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(2)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(3)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(4)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(5)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(6)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(7)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(8)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(9)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(10)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(11)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(12)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(13)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(14)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(15)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(16)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(17)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(18)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(19)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(20)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(21)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(22)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(23)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(24)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(25)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(26)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(27)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(28)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(29)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(30)} -attr vt d
load net {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(31)} -attr vt d
load netBundle {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm} 32 {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(0)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(1)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(2)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(3)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(4)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(5)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(6)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(7)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(8)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(9)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(10)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(11)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(12)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(13)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(14)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(15)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(16)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(17)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(18)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(19)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(20)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(21)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(22)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(23)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(24)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(25)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(26)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(27)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(28)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(29)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(30)} {VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1078 -attr oid 1075 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {VEC_LOOP:conc#423.itm(0)} -attr vt d
load net {VEC_LOOP:conc#423.itm(1)} -attr vt d
load net {VEC_LOOP:conc#423.itm(2)} -attr vt d
load net {VEC_LOOP:conc#423.itm(3)} -attr vt d
load net {VEC_LOOP:conc#423.itm(4)} -attr vt d
load net {VEC_LOOP:conc#423.itm(5)} -attr vt d
load net {VEC_LOOP:conc#423.itm(6)} -attr vt d
load net {VEC_LOOP:conc#423.itm(7)} -attr vt d
load net {VEC_LOOP:conc#423.itm(8)} -attr vt d
load net {VEC_LOOP:conc#423.itm(9)} -attr vt d
load net {VEC_LOOP:conc#423.itm(10)} -attr vt d
load net {VEC_LOOP:conc#423.itm(11)} -attr vt d
load net {VEC_LOOP:conc#423.itm(12)} -attr vt d
load net {VEC_LOOP:conc#423.itm(13)} -attr vt d
load net {VEC_LOOP:conc#423.itm(14)} -attr vt d
load net {VEC_LOOP:conc#423.itm(15)} -attr vt d
load net {VEC_LOOP:conc#423.itm(16)} -attr vt d
load net {VEC_LOOP:conc#423.itm(17)} -attr vt d
load net {VEC_LOOP:conc#423.itm(18)} -attr vt d
load net {VEC_LOOP:conc#423.itm(19)} -attr vt d
load net {VEC_LOOP:conc#423.itm(20)} -attr vt d
load net {VEC_LOOP:conc#423.itm(21)} -attr vt d
load net {VEC_LOOP:conc#423.itm(22)} -attr vt d
load net {VEC_LOOP:conc#423.itm(23)} -attr vt d
load net {VEC_LOOP:conc#423.itm(24)} -attr vt d
load net {VEC_LOOP:conc#423.itm(25)} -attr vt d
load net {VEC_LOOP:conc#423.itm(26)} -attr vt d
load net {VEC_LOOP:conc#423.itm(27)} -attr vt d
load net {VEC_LOOP:conc#423.itm(28)} -attr vt d
load net {VEC_LOOP:conc#423.itm(29)} -attr vt d
load net {VEC_LOOP:conc#423.itm(30)} -attr vt d
load net {VEC_LOOP:conc#423.itm(31)} -attr vt d
load net {VEC_LOOP:conc#423.itm(32)} -attr vt d
load net {VEC_LOOP:conc#423.itm(33)} -attr vt d
load net {VEC_LOOP:conc#423.itm(34)} -attr vt d
load net {VEC_LOOP:conc#423.itm(35)} -attr vt d
load net {VEC_LOOP:conc#423.itm(36)} -attr vt d
load net {VEC_LOOP:conc#423.itm(37)} -attr vt d
load net {VEC_LOOP:conc#423.itm(38)} -attr vt d
load net {VEC_LOOP:conc#423.itm(39)} -attr vt d
load net {VEC_LOOP:conc#423.itm(40)} -attr vt d
load net {VEC_LOOP:conc#423.itm(41)} -attr vt d
load net {VEC_LOOP:conc#423.itm(42)} -attr vt d
load net {VEC_LOOP:conc#423.itm(43)} -attr vt d
load net {VEC_LOOP:conc#423.itm(44)} -attr vt d
load net {VEC_LOOP:conc#423.itm(45)} -attr vt d
load net {VEC_LOOP:conc#423.itm(46)} -attr vt d
load net {VEC_LOOP:conc#423.itm(47)} -attr vt d
load net {VEC_LOOP:conc#423.itm(48)} -attr vt d
load net {VEC_LOOP:conc#423.itm(49)} -attr vt d
load net {VEC_LOOP:conc#423.itm(50)} -attr vt d
load net {VEC_LOOP:conc#423.itm(51)} -attr vt d
load net {VEC_LOOP:conc#423.itm(52)} -attr vt d
load net {VEC_LOOP:conc#423.itm(53)} -attr vt d
load net {VEC_LOOP:conc#423.itm(54)} -attr vt d
load net {VEC_LOOP:conc#423.itm(55)} -attr vt d
load net {VEC_LOOP:conc#423.itm(56)} -attr vt d
load net {VEC_LOOP:conc#423.itm(57)} -attr vt d
load net {VEC_LOOP:conc#423.itm(58)} -attr vt d
load net {VEC_LOOP:conc#423.itm(59)} -attr vt d
load net {VEC_LOOP:conc#423.itm(60)} -attr vt d
load net {VEC_LOOP:conc#423.itm(61)} -attr vt d
load net {VEC_LOOP:conc#423.itm(62)} -attr vt d
load net {VEC_LOOP:conc#423.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#423.itm} 64 {VEC_LOOP:conc#423.itm(0)} {VEC_LOOP:conc#423.itm(1)} {VEC_LOOP:conc#423.itm(2)} {VEC_LOOP:conc#423.itm(3)} {VEC_LOOP:conc#423.itm(4)} {VEC_LOOP:conc#423.itm(5)} {VEC_LOOP:conc#423.itm(6)} {VEC_LOOP:conc#423.itm(7)} {VEC_LOOP:conc#423.itm(8)} {VEC_LOOP:conc#423.itm(9)} {VEC_LOOP:conc#423.itm(10)} {VEC_LOOP:conc#423.itm(11)} {VEC_LOOP:conc#423.itm(12)} {VEC_LOOP:conc#423.itm(13)} {VEC_LOOP:conc#423.itm(14)} {VEC_LOOP:conc#423.itm(15)} {VEC_LOOP:conc#423.itm(16)} {VEC_LOOP:conc#423.itm(17)} {VEC_LOOP:conc#423.itm(18)} {VEC_LOOP:conc#423.itm(19)} {VEC_LOOP:conc#423.itm(20)} {VEC_LOOP:conc#423.itm(21)} {VEC_LOOP:conc#423.itm(22)} {VEC_LOOP:conc#423.itm(23)} {VEC_LOOP:conc#423.itm(24)} {VEC_LOOP:conc#423.itm(25)} {VEC_LOOP:conc#423.itm(26)} {VEC_LOOP:conc#423.itm(27)} {VEC_LOOP:conc#423.itm(28)} {VEC_LOOP:conc#423.itm(29)} {VEC_LOOP:conc#423.itm(30)} {VEC_LOOP:conc#423.itm(31)} {VEC_LOOP:conc#423.itm(32)} {VEC_LOOP:conc#423.itm(33)} {VEC_LOOP:conc#423.itm(34)} {VEC_LOOP:conc#423.itm(35)} {VEC_LOOP:conc#423.itm(36)} {VEC_LOOP:conc#423.itm(37)} {VEC_LOOP:conc#423.itm(38)} {VEC_LOOP:conc#423.itm(39)} {VEC_LOOP:conc#423.itm(40)} {VEC_LOOP:conc#423.itm(41)} {VEC_LOOP:conc#423.itm(42)} {VEC_LOOP:conc#423.itm(43)} {VEC_LOOP:conc#423.itm(44)} {VEC_LOOP:conc#423.itm(45)} {VEC_LOOP:conc#423.itm(46)} {VEC_LOOP:conc#423.itm(47)} {VEC_LOOP:conc#423.itm(48)} {VEC_LOOP:conc#423.itm(49)} {VEC_LOOP:conc#423.itm(50)} {VEC_LOOP:conc#423.itm(51)} {VEC_LOOP:conc#423.itm(52)} {VEC_LOOP:conc#423.itm(53)} {VEC_LOOP:conc#423.itm(54)} {VEC_LOOP:conc#423.itm(55)} {VEC_LOOP:conc#423.itm(56)} {VEC_LOOP:conc#423.itm(57)} {VEC_LOOP:conc#423.itm(58)} {VEC_LOOP:conc#423.itm(59)} {VEC_LOOP:conc#423.itm(60)} {VEC_LOOP:conc#423.itm(61)} {VEC_LOOP:conc#423.itm(62)} {VEC_LOOP:conc#423.itm(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1079 -attr oid 1076 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(0)} -attr vt d
load net {VEC_LOOP:mux#3.itm(1)} -attr vt d
load net {VEC_LOOP:mux#3.itm(2)} -attr vt d
load net {VEC_LOOP:mux#3.itm(3)} -attr vt d
load net {VEC_LOOP:mux#3.itm(4)} -attr vt d
load net {VEC_LOOP:mux#3.itm(5)} -attr vt d
load net {VEC_LOOP:mux#3.itm(6)} -attr vt d
load net {VEC_LOOP:mux#3.itm(7)} -attr vt d
load net {VEC_LOOP:mux#3.itm(8)} -attr vt d
load net {VEC_LOOP:mux#3.itm(9)} -attr vt d
load net {VEC_LOOP:mux#3.itm(10)} -attr vt d
load net {VEC_LOOP:mux#3.itm(11)} -attr vt d
load net {VEC_LOOP:mux#3.itm(12)} -attr vt d
load net {VEC_LOOP:mux#3.itm(13)} -attr vt d
load net {VEC_LOOP:mux#3.itm(14)} -attr vt d
load net {VEC_LOOP:mux#3.itm(15)} -attr vt d
load net {VEC_LOOP:mux#3.itm(16)} -attr vt d
load net {VEC_LOOP:mux#3.itm(17)} -attr vt d
load net {VEC_LOOP:mux#3.itm(18)} -attr vt d
load net {VEC_LOOP:mux#3.itm(19)} -attr vt d
load net {VEC_LOOP:mux#3.itm(20)} -attr vt d
load net {VEC_LOOP:mux#3.itm(21)} -attr vt d
load net {VEC_LOOP:mux#3.itm(22)} -attr vt d
load net {VEC_LOOP:mux#3.itm(23)} -attr vt d
load net {VEC_LOOP:mux#3.itm(24)} -attr vt d
load net {VEC_LOOP:mux#3.itm(25)} -attr vt d
load net {VEC_LOOP:mux#3.itm(26)} -attr vt d
load net {VEC_LOOP:mux#3.itm(27)} -attr vt d
load net {VEC_LOOP:mux#3.itm(28)} -attr vt d
load net {VEC_LOOP:mux#3.itm(29)} -attr vt d
load net {VEC_LOOP:mux#3.itm(30)} -attr vt d
load net {VEC_LOOP:mux#3.itm(31)} -attr vt d
load netBundle {VEC_LOOP:mux#3.itm} 32 {VEC_LOOP:mux#3.itm(0)} {VEC_LOOP:mux#3.itm(1)} {VEC_LOOP:mux#3.itm(2)} {VEC_LOOP:mux#3.itm(3)} {VEC_LOOP:mux#3.itm(4)} {VEC_LOOP:mux#3.itm(5)} {VEC_LOOP:mux#3.itm(6)} {VEC_LOOP:mux#3.itm(7)} {VEC_LOOP:mux#3.itm(8)} {VEC_LOOP:mux#3.itm(9)} {VEC_LOOP:mux#3.itm(10)} {VEC_LOOP:mux#3.itm(11)} {VEC_LOOP:mux#3.itm(12)} {VEC_LOOP:mux#3.itm(13)} {VEC_LOOP:mux#3.itm(14)} {VEC_LOOP:mux#3.itm(15)} {VEC_LOOP:mux#3.itm(16)} {VEC_LOOP:mux#3.itm(17)} {VEC_LOOP:mux#3.itm(18)} {VEC_LOOP:mux#3.itm(19)} {VEC_LOOP:mux#3.itm(20)} {VEC_LOOP:mux#3.itm(21)} {VEC_LOOP:mux#3.itm(22)} {VEC_LOOP:mux#3.itm(23)} {VEC_LOOP:mux#3.itm(24)} {VEC_LOOP:mux#3.itm(25)} {VEC_LOOP:mux#3.itm(26)} {VEC_LOOP:mux#3.itm(27)} {VEC_LOOP:mux#3.itm(28)} {VEC_LOOP:mux#3.itm(29)} {VEC_LOOP:mux#3.itm(30)} {VEC_LOOP:mux#3.itm(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1080 -attr oid 1077 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:conc#424.itm(0)} -attr vt d
load net {VEC_LOOP:conc#424.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#424.itm} 2 {VEC_LOOP:conc#424.itm(0)} {VEC_LOOP:conc#424.itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1081 -attr oid 1078 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#424.itm}
load net {VEC_LOOP:conc#425.itm(0)} -attr vt d
load net {VEC_LOOP:conc#425.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#425.itm} 2 {VEC_LOOP:conc#425.itm(0)} {VEC_LOOP:conc#425.itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1082 -attr oid 1079 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#425.itm}
load net {VEC_LOOP:conc#426.itm(0)} -attr vt d
load net {VEC_LOOP:conc#426.itm(1)} -attr vt d
load netBundle {VEC_LOOP:conc#426.itm} 2 {VEC_LOOP:conc#426.itm(0)} {VEC_LOOP:conc#426.itm(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1083 -attr oid 1080 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#426.itm}
load net {COMP_LOOP:conc#181.itm(0)} -attr vt d
load net {COMP_LOOP:conc#181.itm(1)} -attr vt d
load net {COMP_LOOP:conc#181.itm(2)} -attr vt d
load net {COMP_LOOP:conc#181.itm(3)} -attr vt d
load net {COMP_LOOP:conc#181.itm(4)} -attr vt d
load net {COMP_LOOP:conc#181.itm(5)} -attr vt d
load net {COMP_LOOP:conc#181.itm(6)} -attr vt d
load net {COMP_LOOP:conc#181.itm(7)} -attr vt d
load net {COMP_LOOP:conc#181.itm(8)} -attr vt d
load net {COMP_LOOP:conc#181.itm(9)} -attr vt d
load net {COMP_LOOP:conc#181.itm(10)} -attr vt d
load netBundle {COMP_LOOP:conc#181.itm} 11 {COMP_LOOP:conc#181.itm(0)} {COMP_LOOP:conc#181.itm(1)} {COMP_LOOP:conc#181.itm(2)} {COMP_LOOP:conc#181.itm(3)} {COMP_LOOP:conc#181.itm(4)} {COMP_LOOP:conc#181.itm(5)} {COMP_LOOP:conc#181.itm(6)} {COMP_LOOP:conc#181.itm(7)} {COMP_LOOP:conc#181.itm(8)} {COMP_LOOP:conc#181.itm(9)} {COMP_LOOP:conc#181.itm(10)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1084 -attr oid 1081 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(0)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(1)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(2)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(3)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(4)} -attr vt d
load net {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(5)} -attr vt d
load netBundle {VEC_LOOP:slc(z.out#6)(5-0)#1.itm} 6 {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(0)} {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(1)} {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(2)} {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(3)} {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(4)} {VEC_LOOP:slc(z.out#6)(5-0)#1.itm(5)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1085 -attr oid 1082 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#1.itm}
load net {COMP_LOOP:conc.itm(0)} -attr vt d
load net {COMP_LOOP:conc.itm(1)} -attr vt d
load net {COMP_LOOP:conc.itm(2)} -attr vt d
load net {COMP_LOOP:conc.itm(3)} -attr vt d
load net {COMP_LOOP:conc.itm(4)} -attr vt d
load net {COMP_LOOP:conc.itm(5)} -attr vt d
load net {COMP_LOOP:conc.itm(6)} -attr vt d
load net {COMP_LOOP:conc.itm(7)} -attr vt d
load net {COMP_LOOP:conc.itm(8)} -attr vt d
load net {COMP_LOOP:conc.itm(9)} -attr vt d
load net {COMP_LOOP:conc.itm(10)} -attr vt d
load netBundle {COMP_LOOP:conc.itm} 11 {COMP_LOOP:conc.itm(0)} {COMP_LOOP:conc.itm(1)} {COMP_LOOP:conc.itm(2)} {COMP_LOOP:conc.itm(3)} {COMP_LOOP:conc.itm(4)} {COMP_LOOP:conc.itm(5)} {COMP_LOOP:conc.itm(6)} {COMP_LOOP:conc.itm(7)} {COMP_LOOP:conc.itm(8)} {COMP_LOOP:conc.itm(9)} {COMP_LOOP:conc.itm(10)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1086 -attr oid 1083 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(1)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(2)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(3)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(4)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(5)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(6)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(7)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(8)} -attr vt d
load net {COMP_LOOP-2:not#4.itm(9)} -attr vt d
load netBundle {COMP_LOOP-2:not#4.itm} 10 {COMP_LOOP-2:not#4.itm(0)} {COMP_LOOP-2:not#4.itm(1)} {COMP_LOOP-2:not#4.itm(2)} {COMP_LOOP-2:not#4.itm(3)} {COMP_LOOP-2:not#4.itm(4)} {COMP_LOOP-2:not#4.itm(5)} {COMP_LOOP-2:not#4.itm(6)} {COMP_LOOP-2:not#4.itm(7)} {COMP_LOOP-2:not#4.itm(8)} {COMP_LOOP-2:not#4.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1087 -attr oid 1084 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(0)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(1)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(2)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(3)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(4)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(5)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(6)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(7)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(8)} -attr vt d
load net {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(9)} -attr vt d
load netBundle {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm} 10 {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(0)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(1)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(2)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(3)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(4)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(5)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(6)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(7)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(8)} {STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1088 -attr oid 1085 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1089 -attr oid 1086 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1090 -attr oid 1087 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1091 -attr oid 1088 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1092 -attr oid 1089 -attr vt d
load net {run:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1093 -attr oid 1090 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1094 -attr oid 1091 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1095 -attr oid 1092 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1096 -attr oid 1093 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1097 -attr oid 1094 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1098 -attr oid 1095 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1099 -attr oid 1096 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1100 -attr oid 1097 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1101 -attr oid 1098 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1102 -attr oid 1099 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1103 -attr oid 1100 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1104 -attr oid 1101 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1105 -attr oid 1102 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1106 -attr oid 1103 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1107 -attr oid 1104 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1108 -attr oid 1105 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1109 -attr oid 1106 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1110 -attr oid 1107 -attr vt d
load net {complete:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1111 -attr oid 1108 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1112 -attr oid 1109 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {vec:rsci.adra_d(0)} -attr vt d
load net {vec:rsci.adra_d(1)} -attr vt d
load net {vec:rsci.adra_d(2)} -attr vt d
load net {vec:rsci.adra_d(3)} -attr vt d
load net {vec:rsci.adra_d(4)} -attr vt d
load net {vec:rsci.adra_d(5)} -attr vt d
load net {vec:rsci.adra_d(6)} -attr vt d
load net {vec:rsci.adra_d(7)} -attr vt d
load net {vec:rsci.adra_d(8)} -attr vt d
load net {vec:rsci.adra_d(9)} -attr vt d
load net {vec:rsci.adra_d(10)} -attr vt d
load net {vec:rsci.adra_d(11)} -attr vt d
load net {vec:rsci.adra_d(12)} -attr vt d
load net {vec:rsci.adra_d(13)} -attr vt d
load net {vec:rsci.adra_d(14)} -attr vt d
load net {vec:rsci.adra_d(15)} -attr vt d
load net {vec:rsci.adra_d(16)} -attr vt d
load net {vec:rsci.adra_d(17)} -attr vt d
load net {vec:rsci.adra_d(18)} -attr vt d
load net {vec:rsci.adra_d(19)} -attr vt d
load netBundle {vec:rsci.adra_d} 20 {vec:rsci.adra_d(0)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(19)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1113 -attr oid 1110 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#9.itm} -port {vec:rsci.adra_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#7.itm} -port {vec:rsci.adra_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#5.itm} -port {vec:rsci.adra_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#3.itm} -port {vec:rsci.adra_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#1.itm} -port {vec:rsci.adra_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(0)} -port {vec:rsci.adra_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(1)} -port {vec:rsci.adra_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(2)} -port {vec:rsci.adra_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(3)} -port {vec:rsci.adra_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h.itm(4)} -port {vec:rsci.adra_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#2.itm} -port {vec:rsci.adra_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#4.itm} -port {vec:rsci.adra_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#6.itm} -port {vec:rsci.adra_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#8.itm} -port {vec:rsci.adra_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#10.itm(0)} -port {vec:rsci.adra_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#10.itm(1)} -port {vec:rsci.adra_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#10.itm(2)} -port {vec:rsci.adra_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#10.itm(3)} -port {vec:rsci.adra_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#10.itm(4)} -port {vec:rsci.adra_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {VEC_LOOP:mux1h#10.itm(5)} -port {vec:rsci.adra_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1114 -attr oid 1111 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(0)} -port {vec:rsci.da_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(1)} -port {vec:rsci.da_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(2)} -port {vec:rsci.da_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(3)} -port {vec:rsci.da_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(4)} -port {vec:rsci.da_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(5)} -port {vec:rsci.da_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(6)} -port {vec:rsci.da_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(7)} -port {vec:rsci.da_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(8)} -port {vec:rsci.da_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(9)} -port {vec:rsci.da_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(10)} -port {vec:rsci.da_d(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(11)} -port {vec:rsci.da_d(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(12)} -port {vec:rsci.da_d(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(13)} -port {vec:rsci.da_d(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(14)} -port {vec:rsci.da_d(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(15)} -port {vec:rsci.da_d(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(16)} -port {vec:rsci.da_d(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(17)} -port {vec:rsci.da_d(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(18)} -port {vec:rsci.da_d(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(19)} -port {vec:rsci.da_d(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(20)} -port {vec:rsci.da_d(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(21)} -port {vec:rsci.da_d(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(22)} -port {vec:rsci.da_d(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(23)} -port {vec:rsci.da_d(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(24)} -port {vec:rsci.da_d(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(25)} -port {vec:rsci.da_d(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(26)} -port {vec:rsci.da_d(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(27)} -port {vec:rsci.da_d(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(28)} -port {vec:rsci.da_d(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(29)} -port {vec:rsci.da_d(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(30)} -port {vec:rsci.da_d(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.da_d.reg(31)} -port {vec:rsci.da_d(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1115 -attr oid 1112 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(0)} -port {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -port {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -port {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -port {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -port {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -port {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -port {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -port {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -port {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -port {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -port {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -port {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -port {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -port {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -port {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -port {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -port {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -port {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -port {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -port {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -port {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -port {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -port {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -port {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -port {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -port {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -port {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -port {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -port {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -port {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -port {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -port {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -port {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -port {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -port {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -port {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -port {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -port {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -port {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -port {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -port {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -port {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -port {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -port {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -port {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -port {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -port {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -port {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -port {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -port {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -port {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -port {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -port {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -port {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -port {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -port {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -port {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -port {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -port {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -port {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -port {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -port {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -port {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -port {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1116 -attr oid 1113 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1117 -attr oid 1114 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.wea_d.reg(0)} -port {vec:rsci.wea_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.wea_d.reg(1)} -port {vec:rsci.wea_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1118 -attr oid 1115 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1119 -attr oid 1116 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -port {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adrb_d(0)} -attr vt d
load net {twiddle:rsci.adrb_d(1)} -attr vt d
load net {twiddle:rsci.adrb_d(2)} -attr vt d
load net {twiddle:rsci.adrb_d(3)} -attr vt d
load net {twiddle:rsci.adrb_d(4)} -attr vt d
load net {twiddle:rsci.adrb_d(5)} -attr vt d
load net {twiddle:rsci.adrb_d(6)} -attr vt d
load net {twiddle:rsci.adrb_d(7)} -attr vt d
load net {twiddle:rsci.adrb_d(8)} -attr vt d
load net {twiddle:rsci.adrb_d(9)} -attr vt d
load netBundle {twiddle:rsci.adrb_d} 10 {twiddle:rsci.adrb_d(0)} {twiddle:rsci.adrb_d(1)} {twiddle:rsci.adrb_d(2)} {twiddle:rsci.adrb_d(3)} {twiddle:rsci.adrb_d(4)} {twiddle:rsci.adrb_d(5)} {twiddle:rsci.adrb_d(6)} {twiddle:rsci.adrb_d(7)} {twiddle:rsci.adrb_d(8)} {twiddle:rsci.adrb_d(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1120 -attr oid 1117 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux.rmff} -port {twiddle:rsci.adrb_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#12.rmff} -port {twiddle:rsci.adrb_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#4.rmff} -port {twiddle:rsci.adrb_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#9.rmff} -port {twiddle:rsci.adrb_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:and.rmff} -port {twiddle:rsci.adrb_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(0)} -port {twiddle:rsci.adrb_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(1)} -port {twiddle:rsci.adrb_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(2)} -port {twiddle:rsci.adrb_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(3)} -port {twiddle:rsci.adrb_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(4)} -port {twiddle:rsci.adrb_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d}
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1121 -attr oid 1118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(0)} -port {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -port {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -port {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -port {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -port {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -port {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -port {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -port {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -port {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -port {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -port {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -port {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -port {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -port {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -port {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -port {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -port {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -port {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -port {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -port {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -port {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -port {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -port {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -port {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -port {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -port {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -port {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -port {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -port {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -port {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -port {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -port {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1122 -attr oid 1119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1123 -attr oid 1120 -attr vt d
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1124 -attr oid 1121 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adrb_d(0)} -attr vt d
load net {twiddle_h:rsci.adrb_d(1)} -attr vt d
load net {twiddle_h:rsci.adrb_d(2)} -attr vt d
load net {twiddle_h:rsci.adrb_d(3)} -attr vt d
load net {twiddle_h:rsci.adrb_d(4)} -attr vt d
load net {twiddle_h:rsci.adrb_d(5)} -attr vt d
load net {twiddle_h:rsci.adrb_d(6)} -attr vt d
load net {twiddle_h:rsci.adrb_d(7)} -attr vt d
load net {twiddle_h:rsci.adrb_d(8)} -attr vt d
load net {twiddle_h:rsci.adrb_d(9)} -attr vt d
load netBundle {twiddle_h:rsci.adrb_d} 10 {twiddle_h:rsci.adrb_d(0)} {twiddle_h:rsci.adrb_d(1)} {twiddle_h:rsci.adrb_d(2)} {twiddle_h:rsci.adrb_d(3)} {twiddle_h:rsci.adrb_d(4)} {twiddle_h:rsci.adrb_d(5)} {twiddle_h:rsci.adrb_d(6)} {twiddle_h:rsci.adrb_d(7)} {twiddle_h:rsci.adrb_d(8)} {twiddle_h:rsci.adrb_d(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1125 -attr oid 1122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux.rmff} -port {twiddle_h:rsci.adrb_d(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#12.rmff} -port {twiddle_h:rsci.adrb_d(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#4.rmff} -port {twiddle_h:rsci.adrb_d(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#9.rmff} -port {twiddle_h:rsci.adrb_d(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:and.rmff} -port {twiddle_h:rsci.adrb_d(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(0)} -port {twiddle_h:rsci.adrb_d(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(1)} -port {twiddle_h:rsci.adrb_d(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(2)} -port {twiddle_h:rsci.adrb_d(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(3)} -port {twiddle_h:rsci.adrb_d(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(4)} -port {twiddle_h:rsci.adrb_d(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1126 -attr oid 1123 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(0)} -port {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -port {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -port {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -port {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -port {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -port {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -port {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -port {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -port {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -port {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -port {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -port {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -port {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -port {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -port {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -port {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -port {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -port {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -port {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -port {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -port {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -port {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -port {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -port {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -port {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -port {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -port {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -port {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -port {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -port {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -port {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -port {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1127 -attr oid 1124 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1128 -attr oid 1125 -attr vt d
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1129 -attr oid 1126 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load inst "inPlaceNTT_DIF_precomp:core:run:rsci:inst" "inPlaceNTT_DIF_precomp:core:run:rsci" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1130 -attr oid 1127 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci:inst} -attr area 5.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:run:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1131 -attr oid 1128 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1132 -attr oid 1129 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1133 -attr oid 1130 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1134 -attr oid 1131 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1135 -attr oid 1132 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(run:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1136 -attr oid 1133 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1137 -attr oid 1134 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {run:rsci.ivld.mxwt} -pin  "inPlaceNTT_DIF_precomp:core:run:rsci:inst" {run:rsci.ivld.mxwt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1138 -attr oid 1135 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:vec:rsci#1" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1139 -attr oid 1136 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst} -attr area 78.006000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1140 -attr oid 1137 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1141 -attr oid 1138 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {vec:rsci.da_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.da_d.reg(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.da_d.reg}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d}
load net {vec:rsci.wea_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {vec:rsci.wea_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.wea_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1142 -attr oid 1139 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1143 -attr oid 1140 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1144 -attr oid 1141 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load net {reg(vec:rsci.oswt#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1145 -attr oid 1142 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(32)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(33)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(34)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(35)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(36)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(37)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(38)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(39)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(40)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(41)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(42)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(43)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(44)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(45)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(46)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(47)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(48)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(49)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(50)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(51)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(52)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(53)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(54)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(55)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(56)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(57)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(58)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(59)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(60)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(61)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(62)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {DC} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.da_d.core(63)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#423.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.qa_d.mxwt(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsci.qa_d.mxwt}
load net {and#135.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#424.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.wea_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#424.itm}
load net {and#31.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#425.itm}
load net {and#31.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d.core.psct(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#425.itm}
load net {and#135.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#426.itm}
load net {GND} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d.core.psct(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#426.itm}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1146 -attr oid 1143 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load net {not#139.itm} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#139.itm}
load net {and#31.rmff} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsci#1:inst" {vec:rsci.oswt#1.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#31.rmff}
load inst "inPlaceNTT_DIF_precomp:core:wait_dp:inst" "inPlaceNTT_DIF_precomp:core:wait_dp" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1147 -attr oid 1144 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp:inst} -attr area 4.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:wait_dp"
load net {not#156.itm} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#156.itm}
load net {and#167.rmff} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo_iro#1} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.rmff}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1148 -attr oid 1145 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(ensig.cgo).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1149 -attr oid 1146 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1150 -attr oid 1147 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load net {reg(ensig.cgo#1).cse} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {ensig.cgo#1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1151 -attr oid 1148 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "inPlaceNTT_DIF_precomp:core:wait_dp:inst" {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1152 -attr oid 1149 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1153 -attr oid 1150 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst} -attr area 37.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1154 -attr oid 1151 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1155 -attr oid 1152 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1156 -attr oid 1153 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1157 -attr oid 1154 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1158 -attr oid 1155 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1159 -attr oid 1156 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {and#138.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {twiddle:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#138.rmff}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:inst" {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1160 -attr oid 1157 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1161 -attr oid 1158 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst} -attr area 37.003000 -attr delay 1.100002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1162 -attr oid 1159 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1163 -attr oid 1160 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {twiddle_h:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1164 -attr oid 1161 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d.reg}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1165 -attr oid 1162 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1166 -attr oid 1163 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(twiddle:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1167 -attr oid 1164 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.qb_d.mxwt(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {and#138.rmff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {twiddle_h:rsci.oswt.pff} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#138.rmff}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:inst" {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1168 -attr oid 1165 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" "inPlaceNTT_DIF_precomp:core:complete:rsci" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1169 -attr oid 1166 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci:inst} -attr area 6.001000 -attr delay 1.970002 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:complete:rsci"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1170 -attr oid 1167 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1171 -attr oid 1168 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1172 -attr oid 1169 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1173 -attr oid 1170 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsc.vld}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {core.wen} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1174 -attr oid 1171 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(complete:rsci.oswt).cse} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.oswt} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1175 -attr oid 1172 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:complete:rsci:inst" {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1176 -attr oid 1173 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load inst "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1177 -attr oid 1174 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj"
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1178 -attr oid 1175 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/vec:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1179 -attr oid 1176 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1180 -attr oid 1177 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1181 -attr oid 1178 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj"
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1182 -attr oid 1179 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1183 -attr oid 1180 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:p:rsc.triosy:obj:inst" {p:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1184 -attr oid 1181 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1185 -attr oid 1182 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj"
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1186 -attr oid 1183 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/r:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1187 -attr oid 1184 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:r:rsc.triosy:obj:inst" {r:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1188 -attr oid 1185 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1189 -attr oid 1186 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj"
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1190 -attr oid 1187 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1191 -attr oid 1188 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1192 -attr oid 1189 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1193 -attr oid 1190 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.550001 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj"
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1194 -attr oid 1191 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsc.triosy.lz}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1195 -attr oid 1192 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "inPlaceNTT_DIF_precomp:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1196 -attr oid 1193 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "inPlaceNTT_DIF_precomp:core:staller:inst" "inPlaceNTT_DIF_precomp:core:staller" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1197 -attr oid 1194 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller:inst} -attr area 0.001000 -attr delay 0.320000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core:staller"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1198 -attr oid 1195 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1199 -attr oid 1196 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {core.wten} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1200 -attr oid 1197 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1201 -attr oid 1198 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {core.wten.iff} -pin  "inPlaceNTT_DIF_precomp:core:staller:inst" {core.wten.pff} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1202 -attr oid 1199 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/core.wten.iff}
load inst "inPlaceNTT_DIF_precomp:core_core:fsm:inst" "inPlaceNTT_DIF_precomp:core_core:fsm" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1203 -attr oid 1200 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst} -attr area 43.000000 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1204 -attr oid 1201 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1205 -attr oid 1202 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {complete:rsci.wen_comp} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {complete:rsci.wen_comp} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1206 -attr oid 1203 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {fsm_output(0)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(1)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(2)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(3)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(4)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(5)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(6)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(7)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {fsm_output(8)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {fsm_output(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/fsm_output}
load net {not#134.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {main.C#0_tr0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#134.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-1:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1207 -attr oid 1204 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#41.itm}
load net {COMP_LOOP-2:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#3_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1208 -attr oid 1205 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-2:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1209 -attr oid 1206 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#42.itm}
load net {COMP_LOOP-3:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#4_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1210 -attr oid 1207 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-3:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1211 -attr oid 1208 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#43.itm}
load net {COMP_LOOP-4:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#5_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1212 -attr oid 1209 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-4:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1213 -attr oid 1210 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#44.itm}
load net {COMP_LOOP-5:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1214 -attr oid 1211 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-5:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1215 -attr oid 1212 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#45.itm}
load net {COMP_LOOP-6:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#7_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1216 -attr oid 1213 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-6:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1217 -attr oid 1214 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#46.itm}
load net {COMP_LOOP-7:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#8_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1218 -attr oid 1215 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-7:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1219 -attr oid 1216 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#47.itm}
load net {COMP_LOOP-8:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#9_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1220 -attr oid 1217 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-8:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1221 -attr oid 1218 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#48.itm}
load net {COMP_LOOP-9:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#10_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1222 -attr oid 1219 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-9:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1223 -attr oid 1220 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#49.itm}
load net {COMP_LOOP-10:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#11_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1224 -attr oid 1221 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-10:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1225 -attr oid 1222 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#50.itm}
load net {COMP_LOOP-11:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#12_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1226 -attr oid 1223 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-11:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1227 -attr oid 1224 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#51.itm}
load net {COMP_LOOP-12:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#13_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1228 -attr oid 1225 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-12:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1229 -attr oid 1226 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#52.itm}
load net {COMP_LOOP-13:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#14_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1230 -attr oid 1227 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-13:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1231 -attr oid 1228 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#53.itm}
load net {COMP_LOOP-14:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#15_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1232 -attr oid 1229 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-14:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1233 -attr oid 1230 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#54.itm}
load net {COMP_LOOP-15:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#16_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1234 -attr oid 1231 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-15:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1235 -attr oid 1232 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#55.itm}
load net {COMP_LOOP-16:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#17_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1236 -attr oid 1233 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-16:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1237 -attr oid 1234 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#56.itm}
load net {COMP_LOOP-17:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#18_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1238 -attr oid 1235 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-17:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1239 -attr oid 1236 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#57.itm}
load net {COMP_LOOP-18:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#19_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1240 -attr oid 1237 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-18:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-18:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1241 -attr oid 1238 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#58.itm}
load net {COMP_LOOP-19:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#20_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1242 -attr oid 1239 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-19:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-19:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1243 -attr oid 1240 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#59.itm}
load net {COMP_LOOP-20:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#21_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1244 -attr oid 1241 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-20:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-20:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1245 -attr oid 1242 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#60.itm}
load net {COMP_LOOP-21:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#22_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1246 -attr oid 1243 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-21:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-21:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1247 -attr oid 1244 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#61.itm}
load net {COMP_LOOP-22:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#23_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1248 -attr oid 1245 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-22:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-22:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1249 -attr oid 1246 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#62.itm}
load net {COMP_LOOP-23:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#24_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1250 -attr oid 1247 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-23:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-23:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1251 -attr oid 1248 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#63.itm}
load net {COMP_LOOP-24:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#25_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1252 -attr oid 1249 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-24:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-24:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1253 -attr oid 1250 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#64.itm}
load net {COMP_LOOP-25:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#26_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1254 -attr oid 1251 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-25:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-25:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1255 -attr oid 1252 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#65.itm}
load net {COMP_LOOP-26:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#27_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1256 -attr oid 1253 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-26:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-26:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1257 -attr oid 1254 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#66.itm}
load net {COMP_LOOP-27:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#28_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1258 -attr oid 1255 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-27:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-27:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1259 -attr oid 1256 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#67.itm}
load net {COMP_LOOP-28:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#29_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1260 -attr oid 1257 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-28:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-28:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1261 -attr oid 1258 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#68.itm}
load net {COMP_LOOP-29:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#30_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1262 -attr oid 1259 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-29:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-29:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1263 -attr oid 1260 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#69.itm}
load net {COMP_LOOP-30:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#31_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1264 -attr oid 1261 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-30:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-30:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1265 -attr oid 1262 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#70.itm}
load net {COMP_LOOP-31:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#32_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1266 -attr oid 1263 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-31:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-31:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1267 -attr oid 1264 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#71.itm}
load net {COMP_LOOP-32:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#33_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1268 -attr oid 1265 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:not.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP-32:VEC_LOOP.C#6_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1269 -attr oid 1266 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#2.itm}
load net {COMP_LOOP-1:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {COMP_LOOP.C#34_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1270 -attr oid 1267 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not.itm}
load net {STAGE_LOOP:not.itm} -pin  "inPlaceNTT_DIF_precomp:core_core:fsm:inst" {STAGE_LOOP.C#1_tr0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1271 -attr oid 1268 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
load inst "p:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(14,32)" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1272 -attr oid 1269 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci} -attr qmod "ccs_ioport.ccs_in(14,32)"
load net {p:rsc.dat(0)} -pin  "p:rsci" {dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "p:rsci" {dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "p:rsci" {dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "p:rsci" {dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "p:rsci" {dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "p:rsci" {dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "p:rsci" {dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "p:rsci" {dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "p:rsci" {dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "p:rsci" {dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "p:rsci" {dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "p:rsci" {dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "p:rsci" {dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "p:rsci" {dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "p:rsci" {dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "p:rsci" {dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "p:rsci" {dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "p:rsci" {dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "p:rsci" {dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "p:rsci" {dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "p:rsci" {dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "p:rsci" {dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "p:rsci" {dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "p:rsci" {dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "p:rsci" {dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "p:rsci" {dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "p:rsci" {dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "p:rsci" {dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "p:rsci" {dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "p:rsci" {dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "p:rsci" {dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "p:rsci" {dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsc.dat}
load net {p:rsci.idat(0)} -pin  "p:rsci" {idat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "p:rsci" {idat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "p:rsci" {idat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "p:rsci" {idat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "p:rsci" {idat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "p:rsci" {idat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "p:rsci" {idat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "p:rsci" {idat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "p:rsci" {idat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "p:rsci" {idat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "p:rsci" {idat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "p:rsci" {idat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "p:rsci" {idat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "p:rsci" {idat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "p:rsci" {idat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "p:rsci" {idat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "p:rsci" {idat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "p:rsci" {idat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "p:rsci" {idat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "p:rsci" {idat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "p:rsci" {idat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "p:rsci" {idat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "p:rsci" {idat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "p:rsci" {idat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "p:rsci" {idat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "p:rsci" {idat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "p:rsci" {idat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "p:rsci" {idat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "p:rsci" {idat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "p:rsci" {idat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "p:rsci" {idat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "p:rsci" {idat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load inst "COMP_LOOP-1:mult():cmp" "cluster.mult_537fa58b3c62ba07ee98ed4139c27adf70e3()" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1273 -attr oid 1270 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp} -attr area 6293.000000 -attr delay 8.382500 -attr qmod "cluster.mult_537fa58b3c62ba07ee98ed4139c27adf70e3()" -attr @fillcolor {#B43EBE} 
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:mult():cmp" {x_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(1)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(2)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(3)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(4)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(5)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(6)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(7)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(8)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(9)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(10)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(11)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(12)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(13)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(14)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(15)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(16)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(17)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(18)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(19)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(20)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(21)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(22)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(23)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(24)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(25)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(26)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(27)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(28)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(29)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(30)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_f#1.sva(31)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat).itm}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(1)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(2)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(3)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(4)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(5)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(6)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(7)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(8)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(9)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(10)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(11)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(12)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(13)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(14)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(15)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(16)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(17)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(18)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(19)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(20)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(21)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(22)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(23)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(24)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(25)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(26)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(27)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(28)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(29)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(30)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {COMP_LOOP:twiddle_help#1.sva(31)} -pin  "COMP_LOOP-1:mult():cmp" {y_rsc_dat_1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(COMP_LOOP-1:mult():cmp.y_rsc_dat_1).itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:mult():cmp" {p_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#1.itm}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:mult():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {and#165.itm} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#165.itm}
load net {clk} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1274 -attr oid 1271 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_srst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1275 -attr oid 1272 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:mult():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:mult():cmp" {ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1276 -attr oid 1273 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en}
load inst "COMP_LOOP-1:modulo_sub():cmp" "cluster.modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374()" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1277 -attr oid 1274 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp} -attr area 64.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374()" -attr @fillcolor {#B43EBE} 
load net {z.out#11(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {z.out#11(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn.itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff)#2.itm}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_sub():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:modulo_sub():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.return_rsc_z}
load net {and.dcpl#165} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load net {clk} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1278 -attr oid 1275 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_srst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1279 -attr oid 1276 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:modulo_sub():cmp" {ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1280 -attr oid 1277 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "COMP_LOOP-1:modulo_add():cmp" "cluster.modulo_add_0a37945888dd1e74de5ead9499a92e0360eb()" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1281 -attr oid 1278 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp} -attr area 96.000000 -attr delay 1.445000 -attr qmod "cluster.modulo_add_0a37945888dd1e74de5ead9499a92e0360eb()" -attr @fillcolor {#B43EBE} 
load net {z.out#12(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {z.out#12(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {base_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn#8.itm}
load net {p.sva(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {p.sva(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {m_rsc_dat(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:asn(reg(COMP_LOOP-1:mult():cmp.p_rsc_dat).cse.pff).itm}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -pin  "COMP_LOOP-1:modulo_add():cmp" {return_rsc_z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {and.dcpl#165} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_start_rsc_dat} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load net {clk} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1282 -attr oid 1279 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {rst} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_srst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1283 -attr oid 1280 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en} -pin  "COMP_LOOP-1:modulo_add():cmp" {ccs_ccore_en} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1284 -attr oid 1281 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_sub():cmp.ccs_ccore_en}
load inst "COMP_LOOP-17:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,6)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1285 -attr oid 1282 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.rg} -attr area 5.197029 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,6)"
load net {PWR} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(0)} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(1)} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(2)} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(3)} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(0)} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(1)} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(2)} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(3)} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(4)} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(5)} -pin  "COMP_LOOP-17:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load inst "COMP_LOOP-1:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1286 -attr oid 1283 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift.rg} -attr area 4.280082 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,5)"
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(0)} -pin  "COMP_LOOP-1:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(1)} -pin  "COMP_LOOP-1:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(2)} -pin  "COMP_LOOP-1:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(3)} -pin  "COMP_LOOP-1:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift.itm}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift.itm}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift.itm}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift.itm}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(4)} -pin  "COMP_LOOP-1:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:lshift.itm}
load inst "COMP_LOOP-5:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,8)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1287 -attr oid 1284 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.rg} -attr area 6.991268 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,8)"
load net {PWR} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(0)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(1)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(2)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(3)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(4)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(5)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(6)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(7)} -pin  "COMP_LOOP-5:twiddle_f:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load inst "COMP_LOOP-2:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1288 -attr oid 1285 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.rg} -attr area 8.737954 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,10)"
load net {PWR} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(0)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(1)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(2)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(3)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP-2:twiddle_f:lshift.rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load inst "COMP_LOOP-3:twiddle_f:lshift.rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,9)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1289 -attr oid 1286 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.rg} -attr area 7.870200 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,9)"
load net {PWR} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP-3:twiddle_f:lshift.rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load inst "COMP_LOOP-9:twiddle_f:lshift:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1290 -attr oid 1287 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift:rg} -attr area 9.595150 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_shift_l(1,0,4,11)"
load net {PWR} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#3}
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {s(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {s(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {s(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {s(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {z.out(0)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "COMP_LOOP-9:twiddle_f:lshift:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load inst "COMP_LOOP-10:twiddle_f:mul:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(10,0,10,0,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1291 -attr oid 1288 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:twiddle_f:mul:rg} -attr area 608.000000 -attr delay 3.712525 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(10,0,10,0,10)"
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(0)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(1)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(2)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(3)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(4)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(5)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(6)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(7)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(8)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc.itm}
load net {PWR} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {COMP_LOOP:twiddle_f:or#14.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(0)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(1)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(2)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(3)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {COMP_LOOP:twiddle_f:and#13.itm} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#307.itm}
load net {z.out#1(0)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "COMP_LOOP-10:twiddle_f:mul:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load inst "COMP_LOOP-11:twiddle_f:mul:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(10,0,10,0,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1292 -attr oid 1289 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul:rg} -attr area 608.000000 -attr delay 3.712525 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(10,0,10,0,10)"
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(0)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(1)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(2)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(3)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(4)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(5)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(6)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {GND} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {a(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu.itm}
load net {PWR} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#8.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#99.itm(0)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#99.itm(1)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:mux1h#99.itm(2)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#7.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#5.itm} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {GND} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {b(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exu#1.itm}
load net {z.out#2(0)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(1)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(2)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(3)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(4)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(5)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(6)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(7)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(8)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load net {z.out#2(9)} -pin  "COMP_LOOP-11:twiddle_f:mul:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#2}
load inst "COMP_LOOP-1:twiddle_f:mul:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(10,0,10,0,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1293 -attr oid 1290 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:mul:rg} -attr area 608.000000 -attr delay 3.712525 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(10,0,10,0,10)"
load net {COMP_LOOP:twiddle_f:mux#8.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(4)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(5)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(6)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(7)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(8)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(9)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#7.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {COMP_LOOP:twiddle_f:mux#7.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {COMP_LOOP:twiddle_f:mux#7.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {COMP_LOOP:twiddle_f:mux#7.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {COMP_LOOP:twiddle_f:mux#7.itm(4)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(4)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#310.itm}
load net {z.out#3(0)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(4)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(5)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(6)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(7)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(8)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(9)} -pin  "COMP_LOOP-1:twiddle_f:mul:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load inst "COMP_LOOP-11:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,10,0,11)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1294 -attr oid 1291 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:acc:rg} -attr area 11.000000 -attr delay 1.050000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,10,0,11)"
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} -pin  "COMP_LOOP-11:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} -pin  "COMP_LOOP-11:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} -pin  "COMP_LOOP-11:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} -pin  "COMP_LOOP-11:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} -pin  "COMP_LOOP-11:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} -pin  "COMP_LOOP-11:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} -pin  "COMP_LOOP-11:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} -pin  "COMP_LOOP-11:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} -pin  "COMP_LOOP-11:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} -pin  "COMP_LOOP-11:acc:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:or.itm} -pin  "COMP_LOOP-11:acc:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#430.itm}
load net {VEC_LOOP:VEC_LOOP:or#5.itm} -pin  "COMP_LOOP-11:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:VEC_LOOP:or#4.itm} -pin  "COMP_LOOP-11:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:VEC_LOOP:or#3.itm} -pin  "COMP_LOOP-11:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:VEC_LOOP:or#2.itm} -pin  "COMP_LOOP-11:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:VEC_LOOP:or#1.itm} -pin  "COMP_LOOP-11:acc:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(0)} -pin  "COMP_LOOP-11:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(1)} -pin  "COMP_LOOP-11:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(2)} -pin  "COMP_LOOP-11:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(3)} -pin  "COMP_LOOP-11:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(4)} -pin  "COMP_LOOP-11:acc:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#431.itm}
load net {VEC_LOOP:or#3.itm} -pin  "COMP_LOOP-11:acc:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3.itm}
load net {z.out#4(0)} -pin  "COMP_LOOP-11:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(1)} -pin  "COMP_LOOP-11:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(2)} -pin  "COMP_LOOP-11:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(3)} -pin  "COMP_LOOP-11:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(4)} -pin  "COMP_LOOP-11:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(5)} -pin  "COMP_LOOP-11:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(6)} -pin  "COMP_LOOP-11:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(7)} -pin  "COMP_LOOP-11:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(8)} -pin  "COMP_LOOP-11:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(9)} -pin  "COMP_LOOP-11:acc:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(10)} -pin  "COMP_LOOP-11:acc:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load inst "COMP_LOOP-10:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,10,0,11)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1295 -attr oid 1292 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:acc:rg} -attr area 11.000000 -attr delay 1.050000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,10,0,11)"
load net {COMP_LOOP-2:not#8.itm(0)} -pin  "COMP_LOOP-10:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP-2:not#8.itm(1)} -pin  "COMP_LOOP-10:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP-2:not#8.itm(2)} -pin  "COMP_LOOP-10:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP-2:not#8.itm(3)} -pin  "COMP_LOOP-10:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP-2:not#8.itm(4)} -pin  "COMP_LOOP-10:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP-2:not#8.itm(5)} -pin  "COMP_LOOP-10:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP-2:not#8.itm(6)} -pin  "COMP_LOOP-10:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP-2:not#8.itm(7)} -pin  "COMP_LOOP-10:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP-2:not#8.itm(8)} -pin  "COMP_LOOP-10:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP-2:not#8.itm(9)} -pin  "COMP_LOOP-10:acc:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {PWR} -pin  "COMP_LOOP-10:acc:rg" {a(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#235.itm}
load net {COMP_LOOP:mux1h#3.itm(0)} -pin  "COMP_LOOP-10:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {COMP_LOOP:mux1h#3.itm(1)} -pin  "COMP_LOOP-10:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {COMP_LOOP:mux1h#3.itm(2)} -pin  "COMP_LOOP-10:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {COMP_LOOP:mux1h#3.itm(3)} -pin  "COMP_LOOP-10:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {GND} -pin  "COMP_LOOP-10:acc:rg" {b(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "COMP_LOOP-10:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "COMP_LOOP-10:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "COMP_LOOP-10:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "COMP_LOOP-10:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "COMP_LOOP-10:acc:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#236.itm}
load net {PWR} -pin  "COMP_LOOP-10:acc:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {z.out#5(0)} -pin  "COMP_LOOP-10:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(1)} -pin  "COMP_LOOP-10:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(2)} -pin  "COMP_LOOP-10:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(3)} -pin  "COMP_LOOP-10:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(4)} -pin  "COMP_LOOP-10:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(5)} -pin  "COMP_LOOP-10:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(6)} -pin  "COMP_LOOP-10:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(7)} -pin  "COMP_LOOP-10:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(8)} -pin  "COMP_LOOP-10:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(9)} -pin  "COMP_LOOP-10:acc:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load net {z.out#5(10)} -pin  "COMP_LOOP-10:acc:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#5}
load inst "COMP_LOOP:acc:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(9,0,9,0,9)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1296 -attr oid 1293 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:acc:rg} -attr area 9.000000 -attr delay 1.020000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(9,0,9,0,9)"
load net {VEC_LOOP:mux1h#29.itm(0)} -pin  "COMP_LOOP:acc:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#432.itm}
load net {VEC_LOOP:mux1h#29.itm(1)} -pin  "COMP_LOOP:acc:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#432.itm}
load net {VEC_LOOP:mux1h#29.itm(2)} -pin  "COMP_LOOP:acc:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#432.itm}
load net {VEC_LOOP:mux1h#29.itm(3)} -pin  "COMP_LOOP:acc:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#432.itm}
load net {VEC_LOOP:mux1h#29.itm(4)} -pin  "COMP_LOOP:acc:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#432.itm}
load net {VEC_LOOP:mux1h#29.itm(5)} -pin  "COMP_LOOP:acc:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#432.itm}
load net {VEC_LOOP:mux1h#29.itm(6)} -pin  "COMP_LOOP:acc:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#432.itm}
load net {VEC_LOOP:or#28.itm} -pin  "COMP_LOOP:acc:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#432.itm}
load net {VEC_LOOP:VEC_LOOP:or#6.itm} -pin  "COMP_LOOP:acc:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#432.itm}
load net {VEC_LOOP:VEC_LOOP:or#7.itm} -pin  "COMP_LOOP:acc:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#433.itm}
load net {VEC_LOOP:or#35.itm} -pin  "COMP_LOOP:acc:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#433.itm}
load net {VEC_LOOP:or#34.itm} -pin  "COMP_LOOP:acc:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#433.itm}
load net {VEC_LOOP:and#13.itm(0)} -pin  "COMP_LOOP:acc:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#433.itm}
load net {VEC_LOOP:and#13.itm(1)} -pin  "COMP_LOOP:acc:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#433.itm}
load net {VEC_LOOP:and#13.itm(2)} -pin  "COMP_LOOP:acc:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#433.itm}
load net {VEC_LOOP:and#12.itm} -pin  "COMP_LOOP:acc:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#433.itm}
load net {VEC_LOOP:and#11.itm} -pin  "COMP_LOOP:acc:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#433.itm}
load net {VEC_LOOP:and#10.itm} -pin  "COMP_LOOP:acc:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#433.itm}
load net {VEC_LOOP:or#2.itm} -pin  "COMP_LOOP:acc:rg" {c(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#2.itm}
load net {z.out#6(0)} -pin  "COMP_LOOP:acc:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(1)} -pin  "COMP_LOOP:acc:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(2)} -pin  "COMP_LOOP:acc:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(3)} -pin  "COMP_LOOP:acc:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(4)} -pin  "COMP_LOOP:acc:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(5)} -pin  "COMP_LOOP:acc:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(6)} -pin  "COMP_LOOP:acc:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(7)} -pin  "COMP_LOOP:acc:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(8)} -pin  "COMP_LOOP:acc:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load inst "VEC_LOOP:acc#59:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(7,0,7,0,7)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1297 -attr oid 1294 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#59:rg} -attr area 7.000000 -attr delay 0.990000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(7,0,7,0,7)"
load net {PWR} -pin  "VEC_LOOP:acc#59:rg" {a(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#434.itm}
load net {VEC_LOOP:VEC_LOOP:or#8.itm} -pin  "VEC_LOOP:acc#59:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#434.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(0)} -pin  "VEC_LOOP:acc#59:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#434.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(1)} -pin  "VEC_LOOP:acc#59:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#434.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(2)} -pin  "VEC_LOOP:acc#59:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#434.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(3)} -pin  "VEC_LOOP:acc#59:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#434.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(4)} -pin  "VEC_LOOP:acc#59:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#434.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(0)} -pin  "VEC_LOOP:acc#59:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(1)} -pin  "VEC_LOOP:acc#59:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(2)} -pin  "VEC_LOOP:acc#59:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(3)} -pin  "VEC_LOOP:acc#59:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(4)} -pin  "VEC_LOOP:acc#59:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(5)} -pin  "VEC_LOOP:acc#59:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(6)} -pin  "VEC_LOOP:acc#59:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {GND} -pin  "VEC_LOOP:acc#59:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {z.out#7(0)} -pin  "VEC_LOOP:acc#59:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(1)} -pin  "VEC_LOOP:acc#59:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(2)} -pin  "VEC_LOOP:acc#59:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(3)} -pin  "VEC_LOOP:acc#59:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(4)} -pin  "VEC_LOOP:acc#59:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(5)} -pin  "VEC_LOOP:acc#59:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load net {z.out#7(6)} -pin  "VEC_LOOP:acc#59:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#7}
load inst "COMP_LOOP-10:VEC_LOOP:acc#1:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1298 -attr oid 1295 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#1:rg} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {PWR} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {VEC_LOOP:or#26.itm(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {VEC_LOOP:or#26.itm(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {VEC_LOOP:or#26.itm(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {VEC_LOOP:or#26.itm(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#427.itm}
load net {GND} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {z.out#8(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#1:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load inst "VEC_LOOP:acc#27:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1299 -attr oid 1296 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#27:rg} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {VEC_LOOP:or#27.itm(0)} -pin  "VEC_LOOP:acc#27:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {VEC_LOOP:or#27.itm(1)} -pin  "VEC_LOOP:acc#27:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {VEC_LOOP:or#27.itm(2)} -pin  "VEC_LOOP:acc#27:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {VEC_LOOP:or#27.itm(3)} -pin  "VEC_LOOP:acc#27:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {VEC_LOOP:or#27.itm(4)} -pin  "VEC_LOOP:acc#27:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:acc#27:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:acc#27:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:acc#27:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:acc#27:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:acc#27:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#428.itm}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:acc#27:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:acc#27:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:acc#27:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:acc#27:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:acc#27:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:acc#27:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:acc#27:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:acc#27:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:acc#27:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:acc#27:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#22.itm}
load net {GND} -pin  "VEC_LOOP:acc#27:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {z.out#9(0)} -pin  "VEC_LOOP:acc#27:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "VEC_LOOP:acc#27:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "VEC_LOOP:acc#27:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "VEC_LOOP:acc#27:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "VEC_LOOP:acc#27:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "VEC_LOOP:acc#27:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "VEC_LOOP:acc#27:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "VEC_LOOP:acc#27:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "VEC_LOOP:acc#27:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "VEC_LOOP:acc#27:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load inst "COMP_LOOP-17:VEC_LOOP:acc#10:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1300 -attr oid 1297 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:VEC_LOOP:acc#10:rg} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {VEC_LOOP:mux1h#25.itm(0)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {VEC_LOOP:mux1h#25.itm(1)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {VEC_LOOP:mux1h#25.itm(2)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {VEC_LOOP:mux1h#25.itm(3)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {VEC_LOOP:mux1h#25.itm(4)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {VEC_LOOP:mux1h#25.itm(5)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#436.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {GND} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {z.out#10(0)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(1)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(2)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(3)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(4)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(5)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(6)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(7)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(8)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(9)} -pin  "COMP_LOOP-17:VEC_LOOP:acc#10:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load inst "COMP_LOOP-1:VEC_LOOP:acc#8:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1301 -attr oid 1298 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:VEC_LOOP:acc#8:rg} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {VEC_LOOP:mux.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {a(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux#16.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {b(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {PWR} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {z.out#11(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load net {z.out#11(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#8:rg" {z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#11}
load inst "COMP_LOOP-1:VEC_LOOP:acc#5:rg" "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1302 -attr oid 1299 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:VEC_LOOP:acc#5:rg} -attr area 32.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(32,0,32,0,32)"
load net {VEC_LOOP:mux#17.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {a(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#18.itm(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {b(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {GND} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {c(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {z.out#12(0)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(1)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(2)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(3)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(4)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(5)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(6)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(7)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(8)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(9)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(10)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(11)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(12)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(13)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(14)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(15)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(16)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(17)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(18)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(19)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(20)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(21)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(22)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(23)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(24)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(25)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(26)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(27)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(28)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(29)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(30)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load net {z.out#12(31)} -pin  "COMP_LOOP-1:VEC_LOOP:acc#5:rg" {z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#12}
load inst "VEC_LOOP:if:nor" "nor(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1303 -attr oid 1300 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,8)"
load net {fsm_output(8)} -pin  "VEC_LOOP:if:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#8.itm}
load net {fsm_output(6)} -pin  "VEC_LOOP:if:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#47.itm}
load net {fsm_output(5)} -pin  "VEC_LOOP:if:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#50.itm}
load net {or.dcpl#152} -pin  "VEC_LOOP:if:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#152}
load net {fsm_output(0)} -pin  "VEC_LOOP:if:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#32.itm}
load net {fsm_output(1)} -pin  "VEC_LOOP:if:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#59.itm}
load net {fsm_output(2)} -pin  "VEC_LOOP:if:nor" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#64.itm}
load net {fsm_output(3)} -pin  "VEC_LOOP:if:nor" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#42.itm}
load net {VEC_LOOP:if:nor.itm} -pin  "VEC_LOOP:if:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor.itm}
load inst "reg(run:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1304 -attr oid 1301 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {VEC_LOOP:if:nor.itm} -pin  "reg(run:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:if:nor.itm}
load net {GND} -pin  "reg(run:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {clk} -pin  "reg(run:rsci.oswt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1305 -attr oid 1302 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(run:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(run:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(run:rsci.oswt).cse} -pin  "reg(run:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt).cse}
load inst "not#137" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1306 -attr oid 1303 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#137} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#137" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#33.itm}
load net {not#137.itm} -pin  "not#137" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#137.itm}
load inst "or#207" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1307 -attr oid 1304 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#207} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#137.itm} -pin  "or#207" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#137.itm}
load net {fsm_output(0)} -pin  "or#207" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#35.itm}
load net {mux#52.cse} -pin  "or#207" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52.cse}
load net {or#207.itm} -pin  "or#207" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#207.itm}
load inst "mux#61" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1308 -attr oid 1305 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#207.itm} -pin  "mux#61" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#207.itm}
load net {or.tmp#46} -pin  "mux#61" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#46}
load net {fsm_output(2)} -pin  "mux#61" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#23.itm}
load net {mux#61.itm} -pin  "mux#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61.itm}
load inst "not#136" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1309 -attr oid 1306 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#136} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#136" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#32.itm}
load net {not#136.itm} -pin  "not#136" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#136.itm}
load inst "or#204" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1310 -attr oid 1307 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#204} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#136.itm} -pin  "or#204" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#136.itm}
load net {fsm_output(0)} -pin  "or#204" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#34.itm}
load net {fsm_output(8)} -pin  "or#204" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#10.itm}
load net {or#204.itm} -pin  "or#204" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#204.itm}
load inst "mux#59" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1311 -attr oid 1308 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#59} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#204.itm} -pin  "mux#59" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#204.itm}
load net {or.tmp#46} -pin  "mux#59" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#46}
load net {fsm_output(2)} -pin  "mux#59" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#22.itm}
load net {mux#59.itm} -pin  "mux#59" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#59.itm}
load inst "mux#62" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1312 -attr oid 1309 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#62} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#61.itm} -pin  "mux#62" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#61.itm}
load net {mux#59.itm} -pin  "mux#62" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#59.itm}
load net {fsm_output(3)} -pin  "mux#62" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#19.itm}
load net {mux#62.itm} -pin  "mux#62" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#62.itm}
load inst "not#429" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1313 -attr oid 1310 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#429} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#62.itm} -pin  "not#429" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#62.itm}
load net {not#429.itm} -pin  "not#429" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#429.itm}
load inst "reg(vec:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1314 -attr oid 1311 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {not#429.itm} -pin  "reg(vec:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#429.itm}
load net {GND} -pin  "reg(vec:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {clk} -pin  "reg(vec:rsci.oswt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1315 -attr oid 1312 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt).cse} -pin  "reg(vec:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt).cse}
load inst "and#31" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1316 -attr oid 1313 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#31} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#26} -pin  "and#31" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#25} -pin  "and#31" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and#31.rmff} -pin  "and#31" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#31.rmff}
load inst "reg(vec:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1317 -attr oid 1314 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#31.rmff} -pin  "reg(vec:rsci.oswt#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#31.rmff}
load net {GND} -pin  "reg(vec:rsci.oswt#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {clk} -pin  "reg(vec:rsci.oswt#1)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1318 -attr oid 1315 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsci.oswt#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsci.oswt#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsci.oswt#1).cse} -pin  "reg(vec:rsci.oswt#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1).cse}
load inst "or#215" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1319 -attr oid 1316 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#215} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(4)} -pin  "or#215" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#30.itm}
load net {fsm_output(5)} -pin  "or#215" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#30.itm}
load net {or#215.cse} -pin  "or#215" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#215.cse}
load inst "or#219" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1320 -attr oid 1317 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#219} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "or#219" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#37.itm}
load net {mux#52.cse} -pin  "or#219" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52.cse}
load net {or#219.itm} -pin  "or#219" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#219.itm}
load inst "mux#70" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1321 -attr oid 1318 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#70} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#219.itm} -pin  "mux#70" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#219.itm}
load net {or.tmp#46} -pin  "mux#70" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#46}
load net {fsm_output(2)} -pin  "mux#70" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#25.itm}
load net {mux#70.itm} -pin  "mux#70" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#70.itm}
load inst "or#218" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1322 -attr oid 1319 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#218} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "or#218" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#36.itm}
load net {fsm_output(8)} -pin  "or#218" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#11.itm}
load net {or#218.itm} -pin  "or#218" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#218.itm}
load inst "mux#69" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1323 -attr oid 1320 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#69} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#218.itm} -pin  "mux#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#218.itm}
load net {or.tmp#46} -pin  "mux#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#46}
load net {fsm_output(2)} -pin  "mux#69" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#24.itm}
load net {mux#69.itm} -pin  "mux#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#69.itm}
load inst "mux#71" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1324 -attr oid 1321 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#71} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#70.itm} -pin  "mux#71" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#70.itm}
load net {mux#69.itm} -pin  "mux#71" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#69.itm}
load net {fsm_output(3)} -pin  "mux#71" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#24.itm}
load net {mux#71.itm} -pin  "mux#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#71.itm}
load inst "not#153" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1325 -attr oid 1322 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#153} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#71.itm} -pin  "not#153" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#71.itm}
load net {not#153.itm} -pin  "not#153" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#153.itm}
load inst "and#135" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1326 -attr oid 1323 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#135} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#153.itm} -pin  "and#135" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#153.itm}
load net {fsm_output(1)} -pin  "and#135" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#69.itm}
load net {and#135.rmff} -pin  "and#135" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#135.rmff}
load inst "or#220" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1327 -attr oid 1324 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#220} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#129} -pin  "or#220" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#129}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "or#220" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#38.itm}
load net {or#220.itm} -pin  "or#220" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#220.itm}
load inst "and#138" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1328 -attr oid 1325 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#138} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {or#220.itm} -pin  "and#138" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#220.itm}
load net {and.dcpl#26} -pin  "and#138" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#132} -pin  "and#138" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#132}
load net {and#138.rmff} -pin  "and#138" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#138.rmff}
load inst "reg(twiddle:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1329 -attr oid 1326 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#138.rmff} -pin  "reg(twiddle:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#138.rmff}
load net {GND} -pin  "reg(twiddle:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {clk} -pin  "reg(twiddle:rsci.oswt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1330 -attr oid 1327 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(twiddle:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(twiddle:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(twiddle:rsci.oswt).cse} -pin  "reg(twiddle:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt).cse}
load inst "COMP_LOOP:twiddle_f:mux1h#4" "mux1h(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1331 -attr oid 1328 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#4} -attr area 1.447326 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,3)"
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(2).itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(1).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-13:twiddle_f:mul.psp.sva(6:0))(0)#3.itm}
load net {and.dcpl#136} -pin  "COMP_LOOP:twiddle_f:mux1h#4" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#136}
load net {and.dcpl#138} -pin  "COMP_LOOP:twiddle_f:mux1h#4" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#138}
load net {and.dcpl#139} -pin  "COMP_LOOP:twiddle_f:mux1h#4" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#139}
load net {COMP_LOOP:twiddle_f:mux1h#4.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#4.itm}
load inst "nand#7" "nand(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1332 -attr oid 1329 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#7} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,3)"
load net {and.dcpl#3} -pin  "nand#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#3}
load net {and.dcpl#59} -pin  "nand#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#137} -pin  "nand#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#137}
load net {nand#7.itm} -pin  "nand#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#7.itm}
load inst "COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1333 -attr oid 1330 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux1h#4.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#4.itm}
load net {nand#7.itm} -pin  "COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#7.itm}
load net {COMP_LOOP:twiddle_f:mux1h#4.rmff} -pin  "COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#4.rmff}
load inst "COMP_LOOP:twiddle_f:mux1h#9" "mux1h(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1334 -attr oid 1331 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#9} -attr area 1.831349 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,4)"
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(3).itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(2).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#9" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-13:twiddle_f:mul.psp.sva(6:0))(1)#3.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#9" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-13:twiddle_f:mul.psp.sva(6:0))(0).itm}
load net {and.dcpl#136} -pin  "COMP_LOOP:twiddle_f:mux1h#9" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#136}
load net {and.dcpl#138} -pin  "COMP_LOOP:twiddle_f:mux1h#9" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#138}
load net {and.dcpl#139} -pin  "COMP_LOOP:twiddle_f:mux1h#9" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#139}
load net {and.dcpl#144} -pin  "COMP_LOOP:twiddle_f:mux1h#9" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#144}
load net {COMP_LOOP:twiddle_f:mux1h#9.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#9.itm}
load inst "nand#6" "nand(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1335 -attr oid 1332 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#6} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,3)"
load net {and.dcpl#32} -pin  "nand#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#71} -pin  "nand#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#143} -pin  "nand#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {nand#6.itm} -pin  "nand#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#6.itm}
load inst "COMP_LOOP:twiddle_f:and#1" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1336 -attr oid 1333 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux1h#9.itm} -pin  "COMP_LOOP:twiddle_f:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#9.itm}
load net {nand#6.itm} -pin  "COMP_LOOP:twiddle_f:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#6.itm}
load net {COMP_LOOP:twiddle_f:mux1h#9.rmff} -pin  "COMP_LOOP:twiddle_f:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#9.rmff}
load inst "COMP_LOOP:twiddle_f:mux" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1337 -attr oid 1334 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(1).itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(0).itm}
load net {and.dcpl#138} -pin  "COMP_LOOP:twiddle_f:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#138}
load net {COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:mux" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load inst "nand" "nand(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1338 -attr oid 1335 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,3)"
load net {and.dcpl#117} -pin  "nand" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#117}
load net {fsm_output(0)} -pin  "nand" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#63.itm}
load net {and.dcpl#137} -pin  "nand" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#137}
load net {nand.itm} -pin  "nand" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1339 -attr oid 1336 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.itm}
load net {nand.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand.itm}
load net {COMP_LOOP:twiddle_f:mux1h#12.rmff} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#12.rmff}
load inst "COMP_LOOP:twiddle_f:mux1h#18" "mux1h(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1340 -attr oid 1337 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#18} -attr area 2.215372 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,5)"
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(4).itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(3).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-13:twiddle_f:mul.psp.sva(6:0))(2).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-13:twiddle_f:mul.psp.sva(6:0))(1).itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(0).itm}
load net {and.dcpl#136} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#136}
load net {and.dcpl#138} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#138}
load net {and.dcpl#139} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#139}
load net {and.dcpl#144} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#144}
load net {and.dcpl#149} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#149}
load net {COMP_LOOP:twiddle_f:mux1h#18.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#18.itm}
load inst "not#284" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1341 -attr oid 1338 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#284} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#284" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#76.itm}
load net {not#284.itm} -pin  "not#284" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#284.itm}
load inst "COMP_LOOP:twiddle_f:nor" "nor(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1342 -attr oid 1339 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and.dcpl#129} -pin  "COMP_LOOP:twiddle_f:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#129}
load net {or.tmp#46} -pin  "COMP_LOOP:twiddle_f:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#46}
load net {not#284.itm} -pin  "COMP_LOOP:twiddle_f:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#284.itm}
load net {fsm_output(2)} -pin  "COMP_LOOP:twiddle_f:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#60.itm}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor.itm}
load inst "COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1343 -attr oid 1340 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux1h#18.itm} -pin  "COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#18.itm}
load net {COMP_LOOP:twiddle_f:nor.itm} -pin  "COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor.itm}
load net {COMP_LOOP:twiddle_f:and.rmff} -pin  "COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff}
load inst "COMP_LOOP:twiddle_f:nand" "nand(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1344 -attr oid 1341 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nand} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,2)"
load net {and.dcpl#45} -pin  "COMP_LOOP:twiddle_f:nand" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load net {and.dcpl#142} -pin  "COMP_LOOP:twiddle_f:nand" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#142}
load net {COMP_LOOP:twiddle_f:nand.itm} -pin  "COMP_LOOP:twiddle_f:nand" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nand.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1345 -attr oid 1342 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(0).itm}
load net {COMP_LOOP:twiddle_f:nand.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nand.itm}
load net {COMP_LOOP:twiddle_f:mux.rmff} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux.rmff}
load inst "COMP_LOOP:twiddle_f:mux1h#25" "mux1h(6,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1346 -attr oid 1343 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#25} -attr area 12.992975 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(5,6)"
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#10.sva)(9-5).itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#2.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#313.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#313.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#313.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#313.itm}
load net {COMP_LOOP-13:twiddle_f:mul.psp.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#313.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#324.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#324.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#324.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#324.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#324.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#2.itm}
load net {and.dcpl#151} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#151}
load net {and.dcpl#136} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#136}
load net {and.dcpl#138} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#138}
load net {and.dcpl#139} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#139}
load net {and.dcpl#144} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#144}
load net {and.dcpl#149} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#149}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#25.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#25.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#25.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#25.rmff}
load net {COMP_LOOP:twiddle_f:mux1h#25.rmff(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#25" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#25.rmff}
load inst "not#291" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1347 -attr oid 1344 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#291} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#291" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#55.itm}
load net {not#291.itm} -pin  "not#291" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#291.itm}
load inst "STAGE_LOOP:not#2" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1348 -attr oid 1345 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#6(4)} -pin  "STAGE_LOOP:not#2" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(4-0).itm}
load net {STAGE_LOOP:not#2.itm} -pin  "STAGE_LOOP:not#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2.itm}
load inst "and#162" "and(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1349 -attr oid 1346 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#162} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {and.dcpl#157} -pin  "and#162" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and.dcpl#29} -pin  "and#162" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#29}
load net {fsm_output(2)} -pin  "and#162" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#61.itm}
load net {not#291.itm} -pin  "and#162" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#291.itm}
load net {STAGE_LOOP:not#2.itm} -pin  "and#162" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not#2.itm}
load net {and#162.itm} -pin  "and#162" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#162.itm}
load inst "reg(complete:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1350 -attr oid 1347 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#162.itm} -pin  "reg(complete:rsci.oswt)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#162.itm}
load net {GND} -pin  "reg(complete:rsci.oswt)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {clk} -pin  "reg(complete:rsci.oswt)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1351 -attr oid 1348 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(complete:rsci.oswt)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(complete:rsci.oswt)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(complete:rsci.oswt).cse} -pin  "reg(complete:rsci.oswt)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt).cse}
load inst "and#164" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1352 -attr oid 1349 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#164} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#157} -pin  "and#164" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and.dcpl#39} -pin  "and#164" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#28} -pin  "and#164" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#28}
load net {and#164.itm} -pin  "and#164" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#164.itm}
load inst "reg(vec:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1353 -attr oid 1350 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#164.itm} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#164.itm}
load net {GND} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {clk} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1354 -attr oid 1351 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "or#226" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1355 -attr oid 1352 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#226} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "or#226" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#39.itm}
load net {mux#52.cse} -pin  "or#226" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52.cse}
load net {or#226.itm} -pin  "or#226" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#226.itm}
load inst "mux#73" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1356 -attr oid 1353 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#73} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#226.itm} -pin  "mux#73" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#226.itm}
load net {or.tmp#56} -pin  "mux#73" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#56}
load net {fsm_output(2)} -pin  "mux#73" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#27.itm}
load net {mux#73.itm} -pin  "mux#73" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#73.itm}
load inst "or#225" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1357 -attr oid 1354 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#225} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "or#225" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#38.itm}
load net {fsm_output(8)} -pin  "or#225" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#13.itm}
load net {or#225.itm} -pin  "or#225" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#225.itm}
load inst "mux#72" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1358 -attr oid 1355 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#225.itm} -pin  "mux#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#225.itm}
load net {or.tmp#56} -pin  "mux#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#56}
load net {fsm_output(2)} -pin  "mux#72" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#26.itm}
load net {mux#72.itm} -pin  "mux#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72.itm}
load inst "mux#74" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1359 -attr oid 1356 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#74} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#73.itm} -pin  "mux#74" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#73.itm}
load net {mux#72.itm} -pin  "mux#74" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#72.itm}
load net {fsm_output(3)} -pin  "mux#74" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#25.itm}
load net {mux#74.itm} -pin  "mux#74" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#74.itm}
load inst "not#430" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1360 -attr oid 1357 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#430} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#74.itm} -pin  "not#430" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#74.itm}
load net {not#430.itm} -pin  "not#430" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#430.itm}
load inst "reg(ensig.cgo)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1361 -attr oid 1358 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {not#430.itm} -pin  "reg(ensig.cgo)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#430.itm}
load net {GND} -pin  "reg(ensig.cgo)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {clk} -pin  "reg(ensig.cgo)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1362 -attr oid 1359 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo).cse} -pin  "reg(ensig.cgo)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo).cse}
load inst "not#269" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1363 -attr oid 1360 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#269} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#269" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#44.itm}
load net {not#269.itm} -pin  "not#269" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#269.itm}
load inst "and#167" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1364 -attr oid 1361 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#269.itm} -pin  "and#167" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#269.itm}
load net {fsm_output(1)} -pin  "and#167" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#71.itm}
load net {fsm_output(2)} -pin  "and#167" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#62.itm}
load net {and#167.rmff} -pin  "and#167" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.rmff}
load inst "reg(ensig.cgo#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1365 -attr oid 1362 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#167.rmff} -pin  "reg(ensig.cgo#1)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#167.rmff}
load net {GND} -pin  "reg(ensig.cgo#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#34}
load net {clk} -pin  "reg(ensig.cgo#1)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1366 -attr oid 1363 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {complete:rsci.wen_comp} -pin  "reg(ensig.cgo#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {rst} -pin  "reg(ensig.cgo#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {reg(ensig.cgo#1).cse} -pin  "reg(ensig.cgo#1)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1).cse}
load inst "STAGE_LOOP:i:STAGE_LOOP:i:mux" "mux(2,4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1367 -attr oid 1364 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10}
load net {STAGE_LOOP:i(3:0).sva#2(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load inst "and#173" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1368 -attr oid 1365 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#173} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#34} -pin  "and#173" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {nor#56.cse} -pin  "and#173" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#56.cse}
load net {and.dcpl#142} -pin  "and#173" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#142}
load net {and#173.itm} -pin  "and#173" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#173.itm}
load inst "STAGE_LOOP:i:or" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1369 -attr oid 1366 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#173.itm} -pin  "STAGE_LOOP:i:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#173.itm}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "STAGE_LOOP:i:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load inst "STAGE_LOOP:i:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1370 -attr oid 1367 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:i:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:or.itm}
load net {STAGE_LOOP:i:and.itm} -pin  "STAGE_LOOP:i:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load inst "reg(STAGE_LOOP:i(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1371 -attr oid 1368 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {clk} -pin  "reg(STAGE_LOOP:i(3:0))" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1372 -attr oid 1369 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:i:and.itm} -pin  "reg(STAGE_LOOP:i(3:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:and.itm}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load inst "or#232" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1373 -attr oid 1370 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#232} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "or#232" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#41.itm}
load net {fsm_output(0)} -pin  "or#232" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#40.itm}
load net {or#232.itm} -pin  "or#232" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#232.itm}
load inst "mux#76" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1374 -attr oid 1371 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#76} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#52.cse} -pin  "mux#76" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52.cse}
load net {and.cse} -pin  "mux#76" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load net {or#232.itm} -pin  "mux#76" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#232.itm}
load net {mux#76.itm} -pin  "mux#76" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#76.itm}
load inst "or#272" "or(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1375 -attr oid 1372 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#272} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {fsm_output(1)} -pin  "or#272" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#30.itm}
load net {fsm_output(7)} -pin  "or#272" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#27.itm}
load net {fsm_output(6)} -pin  "or#272" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#25.itm}
load net {fsm_output(4)} -pin  "or#272" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#25.itm}
load net {fsm_output(5)} -pin  "or#272" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#25.itm}
load net {or#272.itm} -pin  "or#272" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#272.itm}
load inst "and#253" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1376 -attr oid 1373 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#253} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#272.itm} -pin  "and#253" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#272.itm}
load net {fsm_output(8)} -pin  "and#253" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#7.itm}
load net {and#253.itm} -pin  "and#253" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#253.itm}
load inst "mux#56" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1377 -attr oid 1374 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#76.itm} -pin  "mux#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#76.itm}
load net {and#253.itm} -pin  "mux#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#253.itm}
load net {fsm_output(2)} -pin  "mux#56" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#20.itm}
load net {mux#56.itm} -pin  "mux#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56.itm}
load inst "mux#57" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1378 -attr oid 1375 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#56.itm} -pin  "mux#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#56.itm}
load net {fsm_output(8)} -pin  "mux#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8).itm}
load net {fsm_output(3)} -pin  "mux#57" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#17.itm}
load net {mux#57.itm} -pin  "mux#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57.itm}
load inst "p:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1379 -attr oid 1376 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "p:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {mux#57.itm} -pin  "p:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#57.itm}
load net {p:and.itm} -pin  "p:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load inst "reg(p)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1380 -attr oid 1377 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(p)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {p:rsci.idat(0)} -pin  "reg(p)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "reg(p)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "reg(p)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "reg(p)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "reg(p)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "reg(p)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "reg(p)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "reg(p)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "reg(p)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "reg(p)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "reg(p)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "reg(p)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "reg(p)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "reg(p)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "reg(p)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "reg(p)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "reg(p)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "reg(p)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "reg(p)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "reg(p)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "reg(p)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "reg(p)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "reg(p)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "reg(p)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "reg(p)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "reg(p)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "reg(p)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "reg(p)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "reg(p)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "reg(p)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "reg(p)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "reg(p)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:rsci.idat}
load net {clk} -pin  "reg(p)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1381 -attr oid 1378 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {p:and.itm} -pin  "reg(p)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p:and.itm}
load net {p.sva(0)} -pin  "reg(p)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(1)} -pin  "reg(p)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(2)} -pin  "reg(p)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(3)} -pin  "reg(p)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(4)} -pin  "reg(p)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(5)} -pin  "reg(p)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(6)} -pin  "reg(p)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(7)} -pin  "reg(p)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(8)} -pin  "reg(p)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(9)} -pin  "reg(p)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(10)} -pin  "reg(p)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(11)} -pin  "reg(p)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(12)} -pin  "reg(p)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(13)} -pin  "reg(p)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(14)} -pin  "reg(p)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(15)} -pin  "reg(p)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(16)} -pin  "reg(p)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(17)} -pin  "reg(p)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(18)} -pin  "reg(p)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(19)} -pin  "reg(p)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(20)} -pin  "reg(p)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(21)} -pin  "reg(p)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(22)} -pin  "reg(p)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(23)} -pin  "reg(p)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(24)} -pin  "reg(p)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(25)} -pin  "reg(p)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(26)} -pin  "reg(p)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(27)} -pin  "reg(p)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(28)} -pin  "reg(p)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(29)} -pin  "reg(p)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(30)} -pin  "reg(p)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load net {p.sva(31)} -pin  "reg(p)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/p.sva}
load inst "not#271" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1382 -attr oid 1379 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#271} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#271" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#46.itm}
load net {not#271.itm} -pin  "not#271" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#271.itm}
load inst "not#146" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1383 -attr oid 1380 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#146} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#146" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#57.itm}
load net {not#146.itm} -pin  "not#146" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#146.itm}
load inst "run:nor" "nor(7,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1384 -attr oid 1381 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {not#271.itm} -pin  "run:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#271.itm}
load net {fsm_output(6)} -pin  "run:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#50.itm}
load net {fsm_output(5)} -pin  "run:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#56.itm}
load net {or.dcpl#152} -pin  "run:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#152}
load net {or#265.cse} -pin  "run:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#265.cse}
load net {not#146.itm} -pin  "run:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#146.itm}
load net {fsm_output(3)} -pin  "run:nor" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#48.itm}
load net {run:nor.itm} -pin  "run:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor.itm}
load inst "run:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1385 -attr oid 1382 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "run:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {run:nor.itm} -pin  "run:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:nor.itm}
load net {run:and.itm} -pin  "run:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load inst "reg(run_ac_sync_tmp_dobj)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1386 -attr oid 1383 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {run:rsci.ivld.mxwt} -pin  "reg(run_ac_sync_tmp_dobj)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:rsci.ivld.mxwt}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#1}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1387 -attr oid 1384 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {run:and.itm} -pin  "reg(run_ac_sync_tmp_dobj)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run:and.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load inst "STAGE_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1388 -attr oid 1385 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "STAGE_LOOP:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {mux.tmp#81} -pin  "STAGE_LOOP:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#81}
load net {STAGE_LOOP:and.itm} -pin  "STAGE_LOOP:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load inst "reg(STAGE_LOOP:lshift.psp)" "reg(11,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1389 -attr oid 1386 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(11,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {z.out(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out}
load net {clk} -pin  "reg(STAGE_LOOP:lshift.psp)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1390 -attr oid 1387 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {STAGE_LOOP:and.itm} -pin  "reg(STAGE_LOOP:lshift.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:and.itm}
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "reg(STAGE_LOOP:lshift.psp)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:lshift.psp.sva}
load inst "and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1391 -attr oid 1388 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(8)} -pin  "and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#86.itm}
load net {or#30.cse} -pin  "and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load net {and.cse} -pin  "and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load inst "COMP_LOOP:k:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1392 -attr oid 1389 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux.tmp#81} -pin  "COMP_LOOP:k:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#81}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:k:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k:not.itm}
load inst "COMP_LOOP:COMP_LOOP:and" "and(2,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1393 -attr oid 1390 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and} -attr area 5.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(5,2)"
load net {z.out#6(0)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#3.itm}
load net {z.out#6(1)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#3.itm}
load net {z.out#6(2)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#3.itm}
load net {z.out#6(3)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#3.itm}
load net {z.out#6(4)} -pin  "COMP_LOOP:COMP_LOOP:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#3.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:exs.itm}
load net {COMP_LOOP:k:not.itm} -pin  "COMP_LOOP:COMP_LOOP:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:exs.itm}
load net {COMP_LOOP:COMP_LOOP:and.itm(0)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load net {COMP_LOOP:COMP_LOOP:and.itm(1)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load net {COMP_LOOP:COMP_LOOP:and.itm(2)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load net {COMP_LOOP:COMP_LOOP:and.itm(3)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load net {COMP_LOOP:COMP_LOOP:and.itm(4)} -pin  "COMP_LOOP:COMP_LOOP:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load inst "not#478" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1394 -attr oid 1391 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#478} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#30.cse} -pin  "not#478" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load net {not#478.itm} -pin  "not#478" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#478.itm}
load inst "mux#129" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1395 -attr oid 1392 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#129} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#478.itm} -pin  "mux#129" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#478.itm}
load net {or#30.cse} -pin  "mux#129" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load net {fsm_output(8)} -pin  "mux#129" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#87.itm}
load net {mux#129.itm} -pin  "mux#129" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#129.itm}
load inst "mux#130" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1396 -attr oid 1393 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#130} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#129.itm} -pin  "mux#130" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#129.itm}
load net {fsm_output(8)} -pin  "mux#130" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#92.itm}
load net {fsm_output(2)} -pin  "mux#130" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#87.itm}
load net {mux#130.itm} -pin  "mux#130" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#130.itm}
load inst "mux" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1397 -attr oid 1394 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and.cse} -pin  "mux" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load net {fsm_output(8)} -pin  "mux" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#91.itm}
load net {fsm_output(2)} -pin  "mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2).itm}
load net {mux.itm} -pin  "mux" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.itm}
load inst "mux#131" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1398 -attr oid 1395 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#131} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#130.itm} -pin  "mux#131" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#130.itm}
load net {mux.itm} -pin  "mux#131" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.itm}
load net {fsm_output(1)} -pin  "mux#131" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1).itm}
load net {mux#131.itm} -pin  "mux#131" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#131.itm}
load inst "mux#132" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1399 -attr oid 1396 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#132} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#131.itm} -pin  "mux#132" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#131.itm}
load net {fsm_output(8)} -pin  "mux#132" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#85.itm}
load net {fsm_output(3)} -pin  "mux#132" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3).itm}
load net {mux#132.itm} -pin  "mux#132" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#132.itm}
load inst "and#637" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1400 -attr oid 1397 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#637} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#132.itm} -pin  "and#637" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#132.itm}
load net {complete:rsci.wen_comp} -pin  "and#637" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#637.itm} -pin  "and#637" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#637.itm}
load inst "reg(COMP_LOOP:k(10:5).sva(4:0))" "reg(5,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1401 -attr oid 1398 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:5).sva(4:0))} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(5,0,0,0,0,1,1)"
load net {COMP_LOOP:COMP_LOOP:and.itm(0)} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load net {COMP_LOOP:COMP_LOOP:and.itm(1)} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load net {COMP_LOOP:COMP_LOOP:and.itm(2)} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load net {COMP_LOOP:COMP_LOOP:and.itm(3)} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load net {COMP_LOOP:COMP_LOOP:and.itm(4)} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:COMP_LOOP:and.itm}
load net {clk} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1402 -attr oid 1399 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#637.itm} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#637.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "reg(COMP_LOOP:k(10:5).sva(4:0))" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load inst "and#268" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1403 -attr oid 1400 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(0)} -pin  "and#268" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#8.itm}
load net {fsm_output(1)} -pin  "and#268" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#9.itm}
load net {and#268.cse} -pin  "and#268" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268.cse}
load inst "and#267" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1404 -attr oid 1401 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#267} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(5)} -pin  "and#267" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#8.itm}
load net {fsm_output(6)} -pin  "and#267" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#9.itm}
load net {fsm_output(7)} -pin  "and#267" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#8.itm}
load net {and#267.cse} -pin  "and#267" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#267.cse}
load inst "mux#85" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1405 -attr oid 1402 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#85} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux.tmp#84} -pin  "mux#85" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#84}
load net {and#258.cse} -pin  "mux#85" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#258.cse}
load net {and#268.cse} -pin  "mux#85" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268.cse}
load net {mux#85.itm} -pin  "mux#85" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#85.itm}
load inst "mux#86" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1406 -attr oid 1403 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#86} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#85.itm} -pin  "mux#86" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#85.itm}
load net {and#258.cse} -pin  "mux#86" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#258.cse}
load net {fsm_output(2)} -pin  "mux#86" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#33.itm}
load net {mux#86.itm} -pin  "mux#86" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#86.itm}
load inst "mux#83" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1407 -attr oid 1404 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#83} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and#258.cse} -pin  "mux#83" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#258.cse}
load net {and#267.cse} -pin  "mux#83" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#267.cse}
load net {fsm_output(2)} -pin  "mux#83" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#32.itm}
load net {mux#83.itm} -pin  "mux#83" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#83.itm}
load inst "mux#87" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1408 -attr oid 1405 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#87} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#86.itm} -pin  "mux#87" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#86.itm}
load net {mux#83.itm} -pin  "mux#87" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#83.itm}
load net {fsm_output(3)} -pin  "mux#87" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#29.itm}
load net {mux#87.itm} -pin  "mux#87" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#87.itm}
load inst "reg(COMP_LOOP-2:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1409 -attr oid 1406 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#87.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#87.itm}
load net {fsm_output(8)} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#47.itm}
load net {reg(COMP_LOOP-2:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#3" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1410 -attr oid 1407 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-2:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#3.itm} -pin  "COMP_LOOP:twiddle_f:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#3.itm}
load inst "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1411 -attr oid 1408 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1}
load net {clk} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1412 -attr oid 1409 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#3.itm} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#3.itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -pin  "reg(COMP_LOOP-2:twiddle_f:lshift.ncse)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load inst "nor#48" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1413 -attr oid 1410 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#48} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(2)} -pin  "nor#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#34.itm}
load net {and#268.cse} -pin  "nor#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268.cse}
load net {nor#48.itm} -pin  "nor#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#48.itm}
load inst "mux#88" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1414 -attr oid 1411 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#88} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#48.itm} -pin  "mux#88" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#48.itm}
load net {fsm_output(2)} -pin  "mux#88" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#63.itm}
load net {fsm_output(3)} -pin  "mux#88" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#30.itm}
load net {mux#88.itm} -pin  "mux#88" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#88.itm}
load inst "reg(COMP_LOOP-1:twiddle_f:or" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1415 -attr oid 1412 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {mux#88.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#88.itm}
load net {fsm_output(8)} -pin  "reg(COMP_LOOP-1:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#48.itm}
load net {or#30.cse} -pin  "reg(COMP_LOOP-1:twiddle_f:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load net {reg(COMP_LOOP-1:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#4" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1416 -attr oid 1413 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-1:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#4.itm} -pin  "COMP_LOOP:twiddle_f:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#4.itm}
load inst "reg(COMP_LOOP-1:twiddle_f:acc)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1417 -attr oid 1414 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(0)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(1)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(2)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(3)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {clk} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1418 -attr oid 1415 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#4.itm} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#4.itm}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(0)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(1)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(2)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva(3)} -pin  "reg(COMP_LOOP-1:twiddle_f:acc)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva}
load inst "or#244" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1419 -attr oid 1416 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#244} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "or#244" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#31.itm}
load net {fsm_output(2)} -pin  "or#244" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#35.itm}
load net {or#244.cse} -pin  "or#244" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#244.cse}
load inst "and#243" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1420 -attr oid 1417 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#243" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#36.itm}
load net {fsm_output(5)} -pin  "and#243" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#37.itm}
load net {and#243.cse} -pin  "and#243" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.cse}
load inst "mux#89" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1421 -attr oid 1418 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#89} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and.dcpl#128} -pin  "mux#89" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#128}
load net {fsm_output(6)} -pin  "mux#89" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#51.itm}
load net {fsm_output(7)} -pin  "mux#89" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#40.itm}
load net {mux#89.itm} -pin  "mux#89" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#89.itm}
load inst "and#241" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1422 -attr oid 1419 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#241} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(7)} -pin  "and#241" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#39.itm}
load net {fsm_output(6)} -pin  "and#241" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#37.itm}
load net {and#241.itm} -pin  "and#241" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#241.itm}
load inst "mux#90" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1423 -attr oid 1420 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#90} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#89.itm} -pin  "mux#90" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#89.itm}
load net {and#241.itm} -pin  "mux#90" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#241.itm}
load net {and#268.cse} -pin  "mux#90" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268.cse}
load net {mux#90.itm} -pin  "mux#90" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#90.itm}
load inst "or#245" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1424 -attr oid 1421 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#245} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#243.cse} -pin  "or#245" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.cse}
load net {fsm_output(6)} -pin  "or#245" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#36.itm}
load net {or#245.itm} -pin  "or#245" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#245.itm}
load inst "and#183" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1425 -attr oid 1422 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#183} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(7)} -pin  "and#183" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#38.itm}
load net {or#245.itm} -pin  "and#183" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#245.itm}
load net {and#183.itm} -pin  "and#183" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#183.itm}
load inst "mux#91" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1426 -attr oid 1423 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#91} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#90.itm} -pin  "mux#91" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#90.itm}
load net {and#183.itm} -pin  "mux#91" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#183.itm}
load net {or#244.cse} -pin  "mux#91" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#244.cse}
load net {mux#91.itm} -pin  "mux#91" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#91.itm}
load inst "reg(COMP_LOOP-9:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1427 -attr oid 1424 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-9:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#91.itm} -pin  "reg(COMP_LOOP-9:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#91.itm}
load net {fsm_output(8)} -pin  "reg(COMP_LOOP-9:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#49.itm}
load net {reg(COMP_LOOP-9:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-9:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-9:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#5" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1428 -attr oid 1425 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-9:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-9:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#5.itm} -pin  "COMP_LOOP:twiddle_f:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#5.itm}
load inst "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" "reg(7,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1429 -attr oid 1426 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-9:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(7,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(6-0).itm}
load net {z.out(1)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(6-0).itm}
load net {z.out(2)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(6-0).itm}
load net {z.out(3)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(6-0).itm}
load net {z.out(4)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(6-0).itm}
load net {z.out(5)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(6-0).itm}
load net {z.out(6)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(z.out)(6-0).itm}
load net {clk} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1430 -attr oid 1427 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#5.itm} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#5.itm}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-9:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load inst "or#247" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1431 -attr oid 1428 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#247} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(5)} -pin  "or#247" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#39.itm}
load net {fsm_output(6)} -pin  "or#247" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#39.itm}
load net {or#247.cse} -pin  "or#247" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#247.cse}
load inst "and#178" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1432 -attr oid 1429 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#178} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#34} -pin  "and#178" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and.dcpl#39} -pin  "and#178" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {and.dcpl#142} -pin  "and#178" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#142}
load net {and#178.itm} -pin  "and#178" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#178.itm}
load inst "not#141" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1433 -attr oid 1430 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#141} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#141" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#43.itm}
load net {not#141.itm} -pin  "not#141" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#141.itm}
load inst "and#189" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1434 -attr oid 1431 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#189} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#82} -pin  "and#189" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#82}
load net {and.dcpl#182} -pin  "and#189" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load net {not#141.itm} -pin  "and#189" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#141.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "and#189" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#39.itm}
load net {and#189.itm} -pin  "and#189" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#189.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#31" "mux1h(3,6)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1435 -attr oid 1432 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31} -attr area 8.678956 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(6,3)"
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {COMP_LOOP-17:twiddle_f:lshift.itm#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm#1}
load net {z.out#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm}
load net {z.out#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm}
load net {z.out#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm}
load net {z.out#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm}
load net {z.out#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm}
load net {z.out#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(5-0).itm}
load net {z.out#6(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#6.itm}
load net {z.out#6(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#6.itm}
load net {z.out#6(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#6.itm}
load net {z.out#6(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#6.itm}
load net {z.out#6(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#6.itm}
load net {z.out#6(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#6.itm}
load net {and#178.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#178.itm}
load net {and#189.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#189.itm}
load net {and.dcpl#87} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#87}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#31" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load inst "not#199" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1436 -attr oid 1433 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#199} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#199" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#60.itm}
load net {not#199.itm} -pin  "not#199" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#199.itm}
load inst "mux#93" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1437 -attr oid 1434 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#93} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#199.itm} -pin  "mux#93" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#199.itm}
load net {fsm_output(7)} -pin  "mux#93" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#61.itm}
load net {fsm_output(2)} -pin  "mux#93" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#38.itm}
load net {mux#93.itm} -pin  "mux#93" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#93.itm}
load inst "nor#47" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1438 -attr oid 1435 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#47} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(0)} -pin  "nor#47" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#46.itm}
load net {fsm_output(7)} -pin  "nor#47" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#44.itm}
load net {nor#47.itm} -pin  "nor#47" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#47.itm}
load inst "and#239" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1439 -attr oid 1436 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#239} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(0)} -pin  "and#239" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#45.itm}
load net {fsm_output(7)} -pin  "and#239" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#43.itm}
load net {and#239.itm} -pin  "and#239" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#239.itm}
load inst "mux#92" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1440 -attr oid 1437 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#92} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#47.itm} -pin  "mux#92" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#47.itm}
load net {and#239.itm} -pin  "mux#92" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#239.itm}
load net {fsm_output(2)} -pin  "mux#92" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#37.itm}
load net {mux#92.itm} -pin  "mux#92" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#92.itm}
load inst "mux#94" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1441 -attr oid 1438 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#94} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#93.itm} -pin  "mux#94" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#93.itm}
load net {mux#92.itm} -pin  "mux#94" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#92.itm}
load net {fsm_output(1)} -pin  "mux#94" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#47.itm}
load net {mux#94.itm} -pin  "mux#94" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#94.itm}
load inst "mux#95" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1442 -attr oid 1439 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#95} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#94.itm} -pin  "mux#95" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#94.itm}
load net {fsm_output(7)} -pin  "mux#95" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#62.itm}
load net {or#247.cse} -pin  "mux#95" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#247.cse}
load net {mux#95.itm} -pin  "mux#95" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#95.itm}
load inst "not#242" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1443 -attr oid 1440 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#242} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#242" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#36.itm}
load net {not#242.itm} -pin  "not#242" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#242.itm}
load inst "and#240" "and(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1444 -attr oid 1441 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#240} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,6)"
load net {fsm_output(5)} -pin  "and#240" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#38.itm}
load net {fsm_output(6)} -pin  "and#240" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#38.itm}
load net {fsm_output(1)} -pin  "and#240" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#46.itm}
load net {not#242.itm} -pin  "and#240" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#242.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "and#240" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#3.itm}
load net {fsm_output(0)} -pin  "and#240" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#44.itm}
load net {and#240.itm} -pin  "and#240" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#240.itm}
load inst "or#246" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1445 -attr oid 1442 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#246} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#240.itm} -pin  "or#246" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#240.itm}
load net {fsm_output(7)} -pin  "or#246" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#42.itm}
load net {or#246.itm} -pin  "or#246" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#246.itm}
load inst "mux#96" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1446 -attr oid 1443 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#96} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#95.itm} -pin  "mux#96" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#95.itm}
load net {or#246.itm} -pin  "mux#96" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#246.itm}
load net {fsm_output(4)} -pin  "mux#96" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#37.itm}
load net {mux#96.itm} -pin  "mux#96" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#96.itm}
load inst "mux#97" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1447 -attr oid 1444 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#97} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#96.itm} -pin  "mux#97" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#96.itm}
load net {fsm_output(7)} -pin  "mux#97" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#41.itm}
load net {fsm_output(3)} -pin  "mux#97" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#32.itm}
load net {mux#97.itm} -pin  "mux#97" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#97.itm}
load inst "COMP_LOOP:twiddle_f:or#9" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1448 -attr oid 1445 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#9} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#97.itm} -pin  "COMP_LOOP:twiddle_f:or#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#97.itm}
load net {fsm_output(8)} -pin  "COMP_LOOP:twiddle_f:or#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#50.itm}
load net {COMP_LOOP:twiddle_f:or#9.itm} -pin  "COMP_LOOP:twiddle_f:or#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#9.itm}
load inst "COMP_LOOP:twiddle_f:and#6" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1449 -attr oid 1446 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {COMP_LOOP:twiddle_f:or#9.itm} -pin  "COMP_LOOP:twiddle_f:and#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#9.itm}
load net {COMP_LOOP:twiddle_f:and#6.itm} -pin  "COMP_LOOP:twiddle_f:and#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#6.itm}
load inst "reg(COMP_LOOP-17:twiddle_f:lshift)" "reg(6,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1450 -attr oid 1447 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-17:twiddle_f:lshift)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(6,0,0,0,0,1,1)"
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(0)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(1)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(2)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(3)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(4)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {COMP_LOOP:twiddle_f:mux1h#31.itm(5)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#31.itm}
load net {clk} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1451 -attr oid 1448 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#6.itm} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#6.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(0)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(1)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(2)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(3)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(4)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(5)} -pin  "reg(COMP_LOOP-17:twiddle_f:lshift)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:twiddle_f:lshift.itm}
load inst "and#258" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1452 -attr oid 1449 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#258} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {fsm_output(7)} -pin  "and#258" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#20.itm}
load net {fsm_output(6)} -pin  "and#258" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#18.itm}
load net {fsm_output(4)} -pin  "and#258" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#14.itm}
load net {fsm_output(5)} -pin  "and#258" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#16.itm}
load net {and#258.cse} -pin  "and#258" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#258.cse}
load inst "and#203" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1453 -attr oid 1450 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#203} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#94} -pin  "and#203" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#94}
load net {and.dcpl#182} -pin  "and#203" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load net {fsm_output(3)} -pin  "and#203" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#18.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "and#203" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#40.itm}
load net {and#203.itm} -pin  "and#203" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#203.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" "mux(2,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1454 -attr oid 1451 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {z.out#1(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#1(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#1}
load net {z.out#3(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {z.out#3(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#3}
load net {and#203.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#203.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(7)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(9)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load inst "and#236" "and(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1455 -attr oid 1452 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#236} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {fsm_output(2)} -pin  "and#236" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#41.itm}
load net {fsm_output(7)} -pin  "and#236" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#46.itm}
load net {fsm_output(4)} -pin  "and#236" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#39.itm}
load net {fsm_output(5)} -pin  "and#236" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#41.itm}
load net {fsm_output(6)} -pin  "and#236" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#41.itm}
load net {and#236.itm} -pin  "and#236" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#236.itm}
load inst "mux#100" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1456 -attr oid 1453 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#100} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not.tmp#93} -pin  "mux#100" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#93}
load net {and#236.itm} -pin  "mux#100" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#236.itm}
load net {fsm_output(3)} -pin  "mux#100" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#34.itm}
load net {mux#100.itm} -pin  "mux#100" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#100.itm}
load inst "not#203" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1457 -attr oid 1454 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#203} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and#258.cse} -pin  "not#203" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#258.cse}
load net {not#203.itm} -pin  "not#203" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#203.itm}
load inst "and#237" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1458 -attr oid 1455 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#237} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(1)} -pin  "and#237" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#48.itm}
load net {fsm_output(0)} -pin  "and#237" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#47.itm}
load net {not#203.itm} -pin  "and#237" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#203.itm}
load net {and#237.itm} -pin  "and#237" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#237.itm}
load inst "mux#98" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1459 -attr oid 1456 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#98} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and#237.itm} -pin  "mux#98" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#237.itm}
load net {and#258.cse} -pin  "mux#98" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#258.cse}
load net {fsm_output(2)} -pin  "mux#98" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#39.itm}
load net {mux#98.itm} -pin  "mux#98" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#98.itm}
load inst "mux#99" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1460 -attr oid 1457 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#99} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not.tmp#93} -pin  "mux#99" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#93}
load net {mux#98.itm} -pin  "mux#99" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#98.itm}
load net {fsm_output(3)} -pin  "mux#99" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#33.itm}
load net {mux#99.itm} -pin  "mux#99" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#99.itm}
load inst "mux#101" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1461 -attr oid 1458 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#101} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#100.itm} -pin  "mux#101" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#100.itm}
load net {mux#99.itm} -pin  "mux#101" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#99.itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "mux#101" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(10)#4.itm}
load net {mux#101.itm} -pin  "mux#101" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#101.itm}
load inst "COMP_LOOP:twiddle_f:or#10" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1462 -attr oid 1459 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#101.itm} -pin  "COMP_LOOP:twiddle_f:or#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#101.itm}
load net {fsm_output(8)} -pin  "COMP_LOOP:twiddle_f:or#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#51.itm}
load net {COMP_LOOP:twiddle_f:or#10.itm} -pin  "COMP_LOOP:twiddle_f:or#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10.itm}
load inst "COMP_LOOP:twiddle_f:and#7" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1463 -attr oid 1460 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {COMP_LOOP:twiddle_f:or#10.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#10.itm}
load net {COMP_LOOP:twiddle_f:and#7.itm} -pin  "COMP_LOOP:twiddle_f:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm}
load inst "reg(COMP_LOOP:twiddle_f:mul)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1464 -attr oid 1461 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(0)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(1)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(2)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(3)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(4)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(5)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(6)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(7)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(8)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm(9)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux.itm}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1465 -attr oid 1462 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#7.itm} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#7.itm}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(0)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(1)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(2)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(3)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(4)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(5)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(6)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(7)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(8)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load net {COMP_LOOP:twiddle_f:mul.cse#10.sva(9)} -pin  "reg(COMP_LOOP:twiddle_f:mul)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mul.cse#10.sva}
load inst "not#237" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1466 -attr oid 1463 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#237} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#237" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#57.itm}
load net {not#237.itm} -pin  "not#237" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#237.itm}
load inst "or#265" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1467 -attr oid 1464 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#265} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#237.itm} -pin  "or#265" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#237.itm}
load net {fsm_output(0)} -pin  "or#265" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#56.itm}
load net {or#265.cse} -pin  "or#265" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#265.cse}
load inst "COMP_LOOP:twiddle_f:or#8" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1468 -attr oid 1465 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#70} -pin  "COMP_LOOP:twiddle_f:or#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {and.dcpl#101} -pin  "COMP_LOOP:twiddle_f:or#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#101}
load net {COMP_LOOP:twiddle_f:or#8.cse} -pin  "COMP_LOOP:twiddle_f:or#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.cse}
load inst "COMP_LOOP:twiddle_f:or#7" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1469 -attr oid 1466 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#58} -pin  "COMP_LOOP:twiddle_f:or#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#80} -pin  "COMP_LOOP:twiddle_f:or#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#80}
load net {and.dcpl#95} -pin  "COMP_LOOP:twiddle_f:or#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#95}
load net {and.dcpl#107} -pin  "COMP_LOOP:twiddle_f:or#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#107}
load net {COMP_LOOP:twiddle_f:or#7.rgt} -pin  "COMP_LOOP:twiddle_f:or#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7.rgt}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" "mux(2,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1470 -attr oid 1467 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2} -attr area 5.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(5,1,2)"
load net {z.out#3(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm}
load net {z.out#3(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm}
load net {z.out#3(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm}
load net {z.out#3(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm}
load net {z.out#3(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#3)(4-0).itm}
load net {VEC_LOOP:acc.psp.sva:mx0w0(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {and.dcpl#35} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" "mux(2,7)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1471 -attr oid 1468 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3} -attr area 7.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(7,1,2)"
load net {z.out#2(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm}
load net {z.out#2(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm}
load net {z.out#2(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm}
load net {z.out#2(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm}
load net {z.out#2(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm}
load net {z.out#2(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm}
load net {z.out#2(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(6-0).itm}
load net {z.out#6(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#5.itm}
load net {z.out#6(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#5.itm}
load net {z.out#6(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#5.itm}
load net {z.out#6(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#5.itm}
load net {z.out#6(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#5.itm}
load net {z.out#6(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#5.itm}
load net {z.out#6(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#5.itm}
load net {COMP_LOOP:twiddle_f:or#8.cse} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.cse}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(5)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(6)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm}
load inst "not#309" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1472 -attr oid 1469 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#309} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#309" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#68.itm}
load net {not#309.itm} -pin  "not#309" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#309.itm}
load inst "mux#102" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1473 -attr oid 1470 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#102} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#309.itm} -pin  "mux#102" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#309.itm}
load net {fsm_output(0)} -pin  "mux#102" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#65.itm}
load net {fsm_output(1)} -pin  "mux#102" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#50.itm}
load net {mux#102.itm} -pin  "mux#102" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#102.itm}
load inst "mux#103" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1474 -attr oid 1471 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#103} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#265.cse} -pin  "mux#103" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#265.cse}
load net {mux#102.itm} -pin  "mux#103" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#102.itm}
load net {fsm_output(2)} -pin  "mux#103" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#42.itm}
load net {mux#103.itm} -pin  "mux#103" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#103.itm}
load inst "not#214" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1475 -attr oid 1472 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#214} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#103.itm} -pin  "not#214" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#103.itm}
load net {not#214.itm} -pin  "not#214" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#214.itm}
load inst "and#210" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1476 -attr oid 1473 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#210} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {not#214.itm} -pin  "and#210" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#214.itm}
load net {and.dcpl#32} -pin  "and#210" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#71} -pin  "and#210" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#126} -pin  "and#210" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and#210.itm} -pin  "and#210" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#210.itm}
load inst "and#211" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1477 -attr oid 1474 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#211} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#48} -pin  "and#211" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load net {and.dcpl#143} -pin  "and#211" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and#211.itm} -pin  "and#211" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#211.itm}
load inst "and#214" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1478 -attr oid 1475 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#214} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#75} -pin  "and#214" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#75}
load net {and.dcpl#143} -pin  "and#214" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and#214.itm} -pin  "and#214" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#214.itm}
load inst "and#215" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1479 -attr oid 1476 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#215} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#91} -pin  "and#215" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#91}
load net {and.dcpl#143} -pin  "and#215" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and#215.itm} -pin  "and#215" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#215.itm}
load inst "and#216" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1480 -attr oid 1477 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#216} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#103} -pin  "and#216" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#103}
load net {and.dcpl#143} -pin  "and#216" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and#216.itm} -pin  "and#216" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#216.itm}
load inst "COMP_LOOP:twiddle_f:or#4" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1481 -attr oid 1478 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and#211.itm} -pin  "COMP_LOOP:twiddle_f:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#211.itm}
load net {and#214.itm} -pin  "COMP_LOOP:twiddle_f:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#214.itm}
load net {and#215.itm} -pin  "COMP_LOOP:twiddle_f:or#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#215.itm}
load net {and#216.itm} -pin  "COMP_LOOP:twiddle_f:or#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#216.itm}
load net {COMP_LOOP:twiddle_f:or#4.itm} -pin  "COMP_LOOP:twiddle_f:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#4.itm}
load inst "not#302" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1482 -attr oid 1479 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#302} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#302" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#54.itm}
load net {not#302.itm} -pin  "not#302" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#302.itm}
load inst "or#258" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1483 -attr oid 1480 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#258} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(4)} -pin  "or#258" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#45.itm}
load net {fsm_output(5)} -pin  "or#258" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#46.itm}
load net {not#302.itm} -pin  "or#258" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#302.itm}
load net {or#258.itm} -pin  "or#258" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#258.itm}
load inst "mux#112" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1484 -attr oid 1481 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#112} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#258.itm} -pin  "mux#112" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#258.itm}
load net {mux.tmp#108} -pin  "mux#112" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#108}
load net {and#268.cse} -pin  "mux#112" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268.cse}
load net {mux#112.itm} -pin  "mux#112" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#112.itm}
load inst "mux#110" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1485 -attr oid 1482 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#110} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#281.cse} -pin  "mux#110" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#281.cse}
load net {mux.tmp#108} -pin  "mux#110" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#108}
load net {fsm_output(0)} -pin  "mux#110" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#51.itm}
load net {mux#110.itm} -pin  "mux#110" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#110.itm}
load inst "mux#109" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1486 -attr oid 1483 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#109} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux.tmp#108} -pin  "mux#109" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#108}
load net {or#281.cse} -pin  "mux#109" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#281.cse}
load net {fsm_output(0)} -pin  "mux#109" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#50.itm}
load net {mux#109.itm} -pin  "mux#109" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#109.itm}
load inst "mux#111" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1487 -attr oid 1484 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#111} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#110.itm} -pin  "mux#111" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#110.itm}
load net {mux#109.itm} -pin  "mux#111" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#109.itm}
load net {fsm_output(1)} -pin  "mux#111" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#52.itm}
load net {mux#111.itm} -pin  "mux#111" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#111.itm}
load inst "mux#113" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1488 -attr oid 1485 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#113} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#112.itm} -pin  "mux#113" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#112.itm}
load net {mux#111.itm} -pin  "mux#113" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#111.itm}
load net {fsm_output(2)} -pin  "mux#113" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#44.itm}
load net {mux#113.itm} -pin  "mux#113" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#113.itm}
load inst "mux#114" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1489 -attr oid 1486 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#114} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#113.itm} -pin  "mux#114" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#113.itm}
load net {or#281.cse} -pin  "mux#114" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#281.cse}
load net {fsm_output(3)} -pin  "mux#114" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#36.itm}
load net {mux#114.itm} -pin  "mux#114" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#114.itm}
load inst "nor#64" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1490 -attr oid 1487 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#64} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {mux#114.itm} -pin  "nor#64" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#114.itm}
load net {fsm_output(8)} -pin  "nor#64" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#53.itm}
load net {nor#64.itm} -pin  "nor#64" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#64.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#40" "mux1h(4,8)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1491 -attr oid 1488 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40} -attr area 14.643792 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(8,4)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#238.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#238.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#238.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#238.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#238.itm}
load net {DC} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A0(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#238.itm}
load net {DC} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A0(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#238.itm}
load net {DC} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A0(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#238.itm}
load net {z.out#2(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm}
load net {z.out#2(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm}
load net {z.out#2(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm}
load net {z.out#2(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm}
load net {z.out#2(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm}
load net {z.out#2(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm}
load net {z.out#2(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm}
load net {z.out#2(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(7-0).itm}
load net {z.out#6(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#12.itm}
load net {z.out#6(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#12.itm}
load net {z.out#6(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#12.itm}
load net {z.out#6(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#12.itm}
load net {z.out#6(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#12.itm}
load net {z.out#6(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#12.itm}
load net {z.out#6(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#12.itm}
load net {z.out#6(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#12.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#240.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#240.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#240.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#240.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#240.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#240.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#3.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#240.itm}
load net {DC} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {A3(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#240.itm}
load net {and#210.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#210.itm}
load net {COMP_LOOP:twiddle_f:or#4.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1492 -attr oid 1489 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#4.itm}
load net {COMP_LOOP:twiddle_f:or#7.rgt} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1493 -attr oid 1490 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7.rgt}
load net {nor#64.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#64.itm}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#40" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#40.rgt}
load inst "not#490" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1494 -attr oid 1491 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#490} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#490" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#100.itm}
load net {not#490.itm} -pin  "not#490" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#490.itm}
load inst "nor#129" "nor(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1495 -attr oid 1492 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#129} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(5)} -pin  "nor#129" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#108.itm}
load net {not#490.itm} -pin  "nor#129" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#490.itm}
load net {fsm_output(6)} -pin  "nor#129" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#88.itm}
load net {nor#129.cse} -pin  "nor#129" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#129.cse}
load inst "and#650" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1496 -attr oid 1493 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#650} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(5)} -pin  "and#650" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#105.itm}
load net {fsm_output(6)} -pin  "and#650" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#85.itm}
load net {and#650.cse} -pin  "and#650" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#650.cse}
load inst "not#480" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1497 -attr oid 1494 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#480} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#480" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#101.itm}
load net {not#480.itm} -pin  "not#480" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#480.itm}
load inst "not#481" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1498 -attr oid 1495 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#481} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#481" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#103.itm}
load net {not#481.itm} -pin  "not#481" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#481.itm}
load inst "or#281" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1499 -attr oid 1496 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#281} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#480.itm} -pin  "or#281" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#480.itm}
load net {not#481.itm} -pin  "or#281" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#481.itm}
load net {fsm_output(6)} -pin  "or#281" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#83.itm}
load net {or#281.cse} -pin  "or#281" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#281.cse}
load inst "not#489" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1500 -attr oid 1497 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#489} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#489" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#87.itm}
load net {not#489.itm} -pin  "not#489" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#489.itm}
load inst "or#299" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1501 -attr oid 1498 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#299} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(5)} -pin  "or#299" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#109.itm}
load net {not#489.itm} -pin  "or#299" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#489.itm}
load net {or#299.cse} -pin  "or#299" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#299.cse}
load inst "not#484" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1502 -attr oid 1499 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#484} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#484" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#104.itm}
load net {not#484.itm} -pin  "not#484" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#484.itm}
load inst "or#282" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1503 -attr oid 1500 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#282} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#484.itm} -pin  "or#282" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#484.itm}
load net {fsm_output(6)} -pin  "or#282" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#84.itm}
load net {or#282.cse} -pin  "or#282" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#282.cse}
load inst "not#493" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1504 -attr oid 1501 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#493} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#493" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#101.itm}
load net {not#493.itm} -pin  "not#493" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#493.itm}
load inst "nor#128" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1505 -attr oid 1502 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#128} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {not#493.itm} -pin  "nor#128" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#493.itm}
load net {fsm_output(6)} -pin  "nor#128" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#89.itm}
load net {nor#128.itm} -pin  "nor#128" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#128.itm}
load inst "or#289" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1506 -attr oid 1503 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#289} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(5)} -pin  "or#289" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#110.itm}
load net {nor#128.itm} -pin  "or#289" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#128.itm}
load net {or#289.itm} -pin  "or#289" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#289.itm}
load inst "mux#137" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1507 -attr oid 1504 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#137} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or.tmp#89} -pin  "mux#137" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#89}
load net {or#289.itm} -pin  "mux#137" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#289.itm}
load net {fsm_output(1)} -pin  "mux#137" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#98.itm}
load net {mux#137.itm} -pin  "mux#137" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#137.itm}
load inst "mux#135" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1508 -attr oid 1505 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#135} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#299.cse} -pin  "mux#135" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#299.cse}
load net {nor#129.cse} -pin  "mux#135" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#129.cse}
load net {fsm_output(2)} -pin  "mux#135" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#91.itm}
load net {mux#135.itm} -pin  "mux#135" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#135.itm}
load inst "mux#136" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1509 -attr oid 1506 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#136} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#135.itm} -pin  "mux#136" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#135.itm}
load net {or.tmp#89} -pin  "mux#136" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#89}
load net {fsm_output(1)} -pin  "mux#136" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#97.itm}
load net {mux#136.itm} -pin  "mux#136" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#136.itm}
load inst "mux#138" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1510 -attr oid 1507 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#138} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#137.itm} -pin  "mux#138" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#137.itm}
load net {mux#136.itm} -pin  "mux#138" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#136.itm}
load net {fsm_output(0)} -pin  "mux#138" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#88.itm}
load net {mux#138.itm} -pin  "mux#138" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#138.itm}
load inst "not#487" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1511 -attr oid 1508 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#487} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#487" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#89.itm}
load net {not#487.itm} -pin  "not#487" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#487.itm}
load inst "not#488" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1512 -attr oid 1509 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#488} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#488" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#106.itm}
load net {not#488.itm} -pin  "not#488" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#488.itm}
load inst "or#283" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1513 -attr oid 1510 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#283} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#487.itm} -pin  "or#283" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#487.itm}
load net {not#488.itm} -pin  "or#283" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#488.itm}
load net {fsm_output(6)} -pin  "or#283" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#86.itm}
load net {or#283.itm} -pin  "or#283" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#283.itm}
load inst "mux#133" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1514 -attr oid 1511 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#133} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and#650.cse} -pin  "mux#133" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#650.cse}
load net {or#282.cse} -pin  "mux#133" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#282.cse}
load net {fsm_output(2)} -pin  "mux#133" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#88.itm}
load net {mux#133.itm} -pin  "mux#133" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#133.itm}
load inst "mux#134" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1515 -attr oid 1512 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#134} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#283.itm} -pin  "mux#134" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#283.itm}
load net {mux#133.itm} -pin  "mux#134" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#133.itm}
load net {and#268.cse} -pin  "mux#134" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268.cse}
load net {mux#134.itm} -pin  "mux#134" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#134.itm}
load inst "mux#139" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1516 -attr oid 1513 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#139} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#138.itm} -pin  "mux#139" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#138.itm}
load net {mux#134.itm} -pin  "mux#139" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#134.itm}
load net {fsm_output(4)} -pin  "mux#139" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#102.itm}
load net {mux#139.itm} -pin  "mux#139" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#139.itm}
load inst "mux#140" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1517 -attr oid 1514 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#140} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#139.itm} -pin  "mux#140" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#139.itm}
load net {or#281.cse} -pin  "mux#140" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#281.cse}
load net {fsm_output(3)} -pin  "mux#140" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#85.itm}
load net {mux#140.itm} -pin  "mux#140" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#140.itm}
load inst "not#495" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1518 -attr oid 1515 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#495} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#140.itm} -pin  "not#495" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#140.itm}
load net {not#495.itm} -pin  "not#495" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#495.itm}
load inst "not#479" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1519 -attr oid 1516 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#479} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#479" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#88.itm}
load net {not#479.itm} -pin  "not#479" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#479.itm}
load inst "and#639" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1520 -attr oid 1517 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#639} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#495.itm} -pin  "and#639" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#495.itm}
load net {not#479.itm} -pin  "and#639" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#479.itm}
load net {complete:rsci.wen_comp} -pin  "and#639" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#639.itm} -pin  "and#639" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#639.itm}
load inst "reg(COMP_LOOP-13:twiddle_f:mul.psp)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1521 -attr oid 1518 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(7)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)" {D(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(7).itm}
load net {clk} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1522 -attr oid 1519 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#639.itm} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#639.itm}
load net {COMP_LOOP-13:twiddle_f:mul.psp.sva(7)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:twiddle_f:mul.psp.sva(7)}
load inst "nor#119" "nor(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1523 -attr oid 1520 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#119} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {fsm_output(4)} -pin  "nor#119" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#106.itm}
load net {fsm_output(7)} -pin  "nor#119" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#104.itm}
load net {fsm_output(6)} -pin  "nor#119" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#93.itm}
load net {fsm_output(5)} -pin  "nor#119" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#114.itm}
load net {nor#119.itm} -pin  "nor#119" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#119.itm}
load inst "nand#14" "nand(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1524 -attr oid 1521 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#14} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,2)"
load net {fsm_output(6)} -pin  "nand#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#92.itm}
load net {fsm_output(5)} -pin  "nand#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#113.itm}
load net {nand#14.itm} -pin  "nand#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#14.itm}
load inst "and#647" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1525 -attr oid 1522 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#647} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#647" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#105.itm}
load net {nand#14.itm} -pin  "and#647" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#14.itm}
load net {and#647.itm} -pin  "and#647" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#647.itm}
load inst "mux#142" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1526 -attr oid 1523 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#142} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#119.itm} -pin  "mux#142" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#119.itm}
load net {and#647.itm} -pin  "mux#142" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#647.itm}
load net {fsm_output(0)} -pin  "mux#142" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#91.itm}
load net {mux#142.itm} -pin  "mux#142" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#142.itm}
load inst "and#646" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1527 -attr oid 1524 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#646} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(1)} -pin  "and#646" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#100.itm}
load net {mux#142.itm} -pin  "and#646" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#142.itm}
load net {and#646.cse} -pin  "and#646" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#646.cse}
load inst "nor#123" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1528 -attr oid 1525 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#123} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(8)} -pin  "nor#123" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#89.itm}
load net {fsm_output(3)} -pin  "nor#123" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#86.itm}
load net {nor#123.cse} -pin  "nor#123" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#123.cse}
load inst "not#498" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1529 -attr oid 1526 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#498} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#498" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#90.itm}
load net {not#498.itm} -pin  "not#498" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#498.itm}
load inst "nor#120" "nor(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1530 -attr oid 1527 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#120} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {not#498.itm} -pin  "nor#120" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#498.itm}
load net {fsm_output(4)} -pin  "nor#120" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#104.itm}
load net {nor#129.cse} -pin  "nor#120" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#129.cse}
load net {nor#120.itm} -pin  "nor#120" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#120.itm}
load inst "nor#122" "nor(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1531 -attr oid 1528 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#122} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,5)"
load net {fsm_output(0)} -pin  "nor#122" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#89.itm}
load net {fsm_output(4)} -pin  "nor#122" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#103.itm}
load net {fsm_output(7)} -pin  "nor#122" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#102.itm}
load net {fsm_output(6)} -pin  "nor#122" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#90.itm}
load net {fsm_output(5)} -pin  "nor#122" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#111.itm}
load net {nor#122.itm} -pin  "nor#122" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#122.itm}
load inst "mux#141" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1532 -attr oid 1529 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#141} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#120.itm} -pin  "mux#141" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#120.itm}
load net {nor#122.itm} -pin  "mux#141" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#122.itm}
load net {fsm_output(1)} -pin  "mux#141" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#99.itm}
load net {mux#141.itm} -pin  "mux#141" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#141.itm}
load inst "mux#143" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1533 -attr oid 1530 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#143} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and#646.cse} -pin  "mux#143" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#646.cse}
load net {mux#141.itm} -pin  "mux#143" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#141.itm}
load net {fsm_output(2)} -pin  "mux#143" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#92.itm}
load net {mux#143.itm} -pin  "mux#143" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#143.itm}
load inst "and#642" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1534 -attr oid 1531 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#642} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {mux#143.itm} -pin  "and#642" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#143.itm}
load net {nor#123.cse} -pin  "and#642" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#123.cse}
load net {complete:rsci.wen_comp} -pin  "and#642" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#642.itm} -pin  "and#642" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#642.itm}
load inst "reg(COMP_LOOP-13:twiddle_f:mul.psp)#1" "reg(2,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1535 -attr oid 1532 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(2,0,0,0,0,1,1)"
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(5)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#1" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(6-5).itm}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(6)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#1" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(6-5).itm}
load net {clk} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#1" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1536 -attr oid 1533 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#642.itm} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#1" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#642.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(0)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(1)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg}
load inst "not#508" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1537 -attr oid 1534 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#508} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#508" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#92.itm}
load net {not#508.itm} -pin  "not#508" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#508.itm}
load inst "nor#125" "nor(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1538 -attr oid 1535 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#125} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {fsm_output(1)} -pin  "nor#125" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#101.itm}
load net {not#508.itm} -pin  "nor#125" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#508.itm}
load net {fsm_output(4)} -pin  "nor#125" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#107.itm}
load net {nor#129.cse} -pin  "nor#125" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#129.cse}
load net {nor#125.itm} -pin  "nor#125" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#125.itm}
load inst "mux#145" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1539 -attr oid 1536 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#145} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and#646.cse} -pin  "mux#145" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#646.cse}
load net {nor#125.itm} -pin  "mux#145" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#125.itm}
load net {fsm_output(2)} -pin  "mux#145" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#93.itm}
load net {mux#145.itm} -pin  "mux#145" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#145.itm}
load inst "and#645" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1540 -attr oid 1537 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#645} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {mux#145.itm} -pin  "and#645" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#145.itm}
load net {nor#123.cse} -pin  "and#645" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#123.cse}
load net {complete:rsci.wen_comp} -pin  "and#645" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and#645.itm} -pin  "and#645" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#645.itm}
load inst "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" "reg(5,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1541 -attr oid 1538 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(5,0,0,0,0,1,1)"
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(0)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(1)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(2)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(3)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm}
load net {COMP_LOOP:twiddle_f:mux1h#40.rgt(4)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(COMP_LOOP:twiddle_f:mux1h#40.rgt)(4-0).itm}
load net {clk} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1542 -attr oid 1539 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {and#645.itm} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#645.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(0)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(1)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(2)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(3)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(4)} -pin  "reg(COMP_LOOP-13:twiddle_f:mul.psp)#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load inst "mux#115" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1543 -attr oid 1540 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#115} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux.tmp#84} -pin  "mux#115" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#84}
load net {and#267.cse} -pin  "mux#115" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#267.cse}
load net {or#244.cse} -pin  "mux#115" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#244.cse}
load net {mux#115.itm} -pin  "mux#115" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#115.itm}
load inst "reg(COMP_LOOP-3:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1544 -attr oid 1541 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#115.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#115.itm}
load net {fsm_output(8)} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#54.itm}
load net {reg(COMP_LOOP-3:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#9" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1545 -attr oid 1542 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-3:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#9.itm} -pin  "COMP_LOOP:twiddle_f:and#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9.itm}
load inst "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1546 -attr oid 1543 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {clk} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1547 -attr oid 1544 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#9.itm} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#9.itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -pin  "reg(COMP_LOOP-3:twiddle_f:lshift.ncse)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load inst "COMP_LOOP:twiddle_f:or#6" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1548 -attr oid 1545 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#49} -pin  "COMP_LOOP:twiddle_f:or#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#65} -pin  "COMP_LOOP:twiddle_f:or#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#76} -pin  "COMP_LOOP:twiddle_f:or#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and.dcpl#83} -pin  "COMP_LOOP:twiddle_f:or#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {and.dcpl#92} -pin  "COMP_LOOP:twiddle_f:or#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and.dcpl#98} -pin  "COMP_LOOP:twiddle_f:or#6" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {and.dcpl#104} -pin  "COMP_LOOP:twiddle_f:or#6" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#104}
load net {and.dcpl#110} -pin  "COMP_LOOP:twiddle_f:or#6" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {COMP_LOOP:twiddle_f:or#6.rgt} -pin  "COMP_LOOP:twiddle_f:or#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.rgt}
load inst "and#221" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1549 -attr oid 1546 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#221} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#79} -pin  "and#221" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#79}
load net {and.dcpl#143} -pin  "and#221" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and#221.itm} -pin  "and#221" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#221.itm}
load inst "and#222" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1550 -attr oid 1547 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#222} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#94} -pin  "and#222" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#94}
load net {and.dcpl#143} -pin  "and#222" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and#222.itm} -pin  "and#222" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#222.itm}
load inst "and#223" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1551 -attr oid 1548 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#223} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#100} -pin  "and#223" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#100}
load net {and.dcpl#143} -pin  "and#223" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and#223.itm} -pin  "and#223" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#223.itm}
load inst "and#224" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1552 -attr oid 1549 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#224} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#106} -pin  "and#224" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#106}
load net {and.dcpl#143} -pin  "and#224" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and#224.itm} -pin  "and#224" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#224.itm}
load inst "COMP_LOOP:twiddle_f:or#1" "or(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1553 -attr oid 1550 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {and.dcpl#151} -pin  "COMP_LOOP:twiddle_f:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#151}
load net {and#221.itm} -pin  "COMP_LOOP:twiddle_f:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#221.itm}
load net {and.dcpl#149} -pin  "COMP_LOOP:twiddle_f:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#149}
load net {and#222.itm} -pin  "COMP_LOOP:twiddle_f:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#222.itm}
load net {and#223.itm} -pin  "COMP_LOOP:twiddle_f:or#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#223.itm}
load net {and#224.itm} -pin  "COMP_LOOP:twiddle_f:or#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#224.itm}
load net {COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP:twiddle_f:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.itm}
load inst "and#219" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1554 -attr oid 1551 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#219} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#57} -pin  "and#219" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and.dcpl#143} -pin  "and#219" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and#219.itm} -pin  "and#219" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#219.itm}
load inst "and#220" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1555 -attr oid 1552 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#220} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#69} -pin  "and#220" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#143} -pin  "and#220" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and#220.itm} -pin  "and#220" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#220.itm}
load inst "COMP_LOOP:twiddle_f:or#2" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1556 -attr oid 1553 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#219.itm} -pin  "COMP_LOOP:twiddle_f:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#219.itm}
load net {and#220.itm} -pin  "COMP_LOOP:twiddle_f:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#220.itm}
load net {COMP_LOOP:twiddle_f:or#2.itm} -pin  "COMP_LOOP:twiddle_f:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#2.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#50" "mux1h(3,9)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1557 -attr oid 1554 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50} -attr area 13.017934 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(9,3)"
load net {z.out#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm}
load net {z.out#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm}
load net {z.out#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm}
load net {z.out#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm}
load net {z.out#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm}
load net {z.out#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm}
load net {z.out#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm}
load net {z.out#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm}
load net {z.out#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0).itm}
load net {z.out#6(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#6(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#6}
load net {z.out#2(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {z.out#2(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#2)(8-0).itm}
load net {COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {S0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1558 -attr oid 1555 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#1.itm}
load net {COMP_LOOP:twiddle_f:or#6.rgt} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1559 -attr oid 1556 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.rgt}
load net {COMP_LOOP:twiddle_f:or#2.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1560 -attr oid 1557 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#2.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#50" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load inst "not#143" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1561 -attr oid 1558 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#143} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#143" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#50.itm}
load net {not#143.itm} -pin  "not#143" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#143.itm}
load inst "and#234" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1562 -attr oid 1559 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#234} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#265.cse} -pin  "and#234" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#265.cse}
load net {fsm_output(4)} -pin  "and#234" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#46.itm}
load net {and#234.itm} -pin  "and#234" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#234.itm}
load inst "mux#116" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1563 -attr oid 1560 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#116} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#143.itm} -pin  "mux#116" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#143.itm}
load net {and#234.itm} -pin  "mux#116" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#234.itm}
load net {fsm_output(2)} -pin  "mux#116" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#46.itm}
load net {mux#116.itm} -pin  "mux#116" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#116.itm}
load inst "mux#117" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1564 -attr oid 1561 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#117} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#116.itm} -pin  "mux#117" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#116.itm}
load net {fsm_output(4)} -pin  "mux#117" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#55.itm}
load net {fsm_output(3)} -pin  "mux#117" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#38.itm}
load net {mux#117.itm} -pin  "mux#117" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#117.itm}
load inst "COMP_LOOP:twiddle_f:or#12" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1565 -attr oid 1562 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#12} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#117.itm} -pin  "COMP_LOOP:twiddle_f:or#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#117.itm}
load net {fsm_output(8)} -pin  "COMP_LOOP:twiddle_f:or#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#55.itm}
load net {COMP_LOOP:twiddle_f:or#12.itm} -pin  "COMP_LOOP:twiddle_f:or#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#12.itm}
load inst "COMP_LOOP:twiddle_f:and#10" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1566 -attr oid 1563 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {COMP_LOOP:twiddle_f:or#12.itm} -pin  "COMP_LOOP:twiddle_f:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#12.itm}
load net {COMP_LOOP:twiddle_f:and#10.itm} -pin  "COMP_LOOP:twiddle_f:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#10.itm}
load inst "reg(COMP_LOOP-11:twiddle_f:mul.psp)" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1567 -attr oid 1564 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-11:twiddle_f:mul.psp)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(0)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(1)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(2)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(3)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(4)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(5)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(6)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(7)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {COMP_LOOP:twiddle_f:mux1h#50.itm(8)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#50.itm}
load net {clk} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1568 -attr oid 1565 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#10.itm} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#10.itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(0)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(1)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(2)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(3)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(4)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(5)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(6)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(7)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul.psp.sva}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(8)} -pin  "reg(COMP_LOOP-11:twiddle_f:mul.psp)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:twiddle_f:mul.psp.sva}
load inst "COMP_LOOP:twiddle_help:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1569 -attr oid 1566 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_help:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {and.dcpl#220} -pin  "COMP_LOOP:twiddle_help:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#220}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "COMP_LOOP:twiddle_help:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load inst "reg(COMP_LOOP:twiddle_help#1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1570 -attr oid 1567 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.qb_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {twiddle_h:rsci.qb_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.qb_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_help#1)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1571 -attr oid 1568 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_help#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_help#1.sva(0)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(1)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(2)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(3)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(4)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(5)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(6)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(7)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(8)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(9)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(10)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(11)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(12)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(13)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(14)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(15)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(16)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(17)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(18)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(19)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(20)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(21)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(22)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(23)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(24)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(25)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(26)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(27)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(28)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(29)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(30)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load net {COMP_LOOP:twiddle_help#1.sva(31)} -pin  "reg(COMP_LOOP:twiddle_help#1)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help#1.sva}
load inst "reg(COMP_LOOP:twiddle_f#1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1572 -attr oid 1569 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.qb_d.mxwt(0)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(1)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(2)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(3)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(4)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(5)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(6)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(7)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(8)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(9)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(10)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(11)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(12)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(13)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(14)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(15)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(16)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(17)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(18)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(19)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(20)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(21)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(22)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(23)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(24)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(25)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(26)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(27)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(28)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(29)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(30)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {twiddle:rsci.qb_d.mxwt(31)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {D(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/twiddle:rsci.qb_d.mxwt}
load net {clk} -pin  "reg(COMP_LOOP:twiddle_f#1)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1573 -attr oid 1570 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_help:and.cse} -pin  "reg(COMP_LOOP:twiddle_f#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:and.cse}
load net {COMP_LOOP:twiddle_f#1.sva(0)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(1)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(2)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(3)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(4)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(5)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(6)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(7)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(8)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(9)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(10)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(11)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(12)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(13)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(14)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(15)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(16)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(17)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(18)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(19)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(20)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(21)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(22)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(23)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(24)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(25)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(26)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(27)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(28)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(29)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(30)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load net {COMP_LOOP:twiddle_f#1.sva(31)} -pin  "reg(COMP_LOOP:twiddle_f#1)" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f#1.sva}
load inst "VEC_LOOP:or" "or(16,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1574 -attr oid 1571 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,16)"
load net {and.dcpl#44} -pin  "VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#55} -pin  "VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#63} -pin  "VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#66} -pin  "VEC_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {and.dcpl#74} -pin  "VEC_LOOP:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#77} -pin  "VEC_LOOP:or" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#81} -pin  "VEC_LOOP:or" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#84} -pin  "VEC_LOOP:or" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#89} -pin  "VEC_LOOP:or" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#93} -pin  "VEC_LOOP:or" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#96} -pin  "VEC_LOOP:or" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#99} -pin  "VEC_LOOP:or" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#102} -pin  "VEC_LOOP:or" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#105} -pin  "VEC_LOOP:or" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#108} -pin  "VEC_LOOP:or" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#111} -pin  "VEC_LOOP:or" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load inst "VEC_LOOP:VEC_LOOP:mux" "mux(2,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1575 -attr oid 1572 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {VEC_LOOP:j(10:0)#1.sva#1(0)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(1)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(2)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(3)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(4)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(5)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(6)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(7)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(8)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {VEC_LOOP:j(10:0)#1.sva#1(9)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:slc(VEC_LOOP:j(10:0)#1.sva#1)(9-0).itm}
load net {z.out#8(0)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(1)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(2)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(3)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(4)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(5)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(6)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(7)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(8)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {z.out#8(9)} -pin  "VEC_LOOP:VEC_LOOP:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#8}
load net {VEC_LOOP:or.itm} -pin  "VEC_LOOP:VEC_LOOP:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1576 -attr oid 1573 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and.dcpl#220} -pin  "not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#220}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.itm}
load inst "VEC_LOOP:and" "and(2,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1577 -attr oid 1574 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and} -attr area 10.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(10,2)"
load net {VEC_LOOP:VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:and" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:and" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:and" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:and" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:and" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:and" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:and" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:and" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:and" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {VEC_LOOP:VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:and" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {not.itm} -pin  "VEC_LOOP:and" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs.itm}
load net {VEC_LOOP:and.itm(0)} -pin  "VEC_LOOP:and" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(1)} -pin  "VEC_LOOP:and" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(2)} -pin  "VEC_LOOP:and" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(3)} -pin  "VEC_LOOP:and" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(4)} -pin  "VEC_LOOP:and" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(5)} -pin  "VEC_LOOP:and" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(6)} -pin  "VEC_LOOP:and" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(7)} -pin  "VEC_LOOP:and" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(8)} -pin  "VEC_LOOP:and" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(9)} -pin  "VEC_LOOP:and" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load inst "and#226" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1578 -attr oid 1575 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#226} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {xor.dcpl#1} -pin  "and#226" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor.dcpl#1}
load net {and.dcpl#182} -pin  "and#226" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load net {and#226.itm} -pin  "and#226" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#226.itm}
load inst "VEC_LOOP:or#20" "or(18,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1579 -attr oid 1576 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#20} -attr area 4.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,18)"
load net {and#226.itm} -pin  "VEC_LOOP:or#20" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#226.itm}
load net {and.dcpl#220} -pin  "VEC_LOOP:or#20" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#220}
load net {and.dcpl#44} -pin  "VEC_LOOP:or#20" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#55} -pin  "VEC_LOOP:or#20" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#63} -pin  "VEC_LOOP:or#20" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#66} -pin  "VEC_LOOP:or#20" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {and.dcpl#74} -pin  "VEC_LOOP:or#20" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#77} -pin  "VEC_LOOP:or#20" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#81} -pin  "VEC_LOOP:or#20" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#84} -pin  "VEC_LOOP:or#20" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#89} -pin  "VEC_LOOP:or#20" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#93} -pin  "VEC_LOOP:or#20" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#96} -pin  "VEC_LOOP:or#20" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#99} -pin  "VEC_LOOP:or#20" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#102} -pin  "VEC_LOOP:or#20" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#105} -pin  "VEC_LOOP:or#20" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#108} -pin  "VEC_LOOP:or#20" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#111} -pin  "VEC_LOOP:or#20" {A17(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:or#20.itm} -pin  "VEC_LOOP:or#20" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#20.itm}
load inst "VEC_LOOP:and#2" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1580 -attr oid 1577 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {VEC_LOOP:or#20.itm} -pin  "VEC_LOOP:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#20.itm}
load net {VEC_LOOP:and#2.itm} -pin  "VEC_LOOP:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#2.itm}
load inst "reg(VEC_LOOP:acc#1)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1581 -attr oid 1578 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {VEC_LOOP:and.itm(0)} -pin  "reg(VEC_LOOP:acc#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(1)} -pin  "reg(VEC_LOOP:acc#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(2)} -pin  "reg(VEC_LOOP:acc#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(3)} -pin  "reg(VEC_LOOP:acc#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(4)} -pin  "reg(VEC_LOOP:acc#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(5)} -pin  "reg(VEC_LOOP:acc#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(6)} -pin  "reg(VEC_LOOP:acc#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(7)} -pin  "reg(VEC_LOOP:acc#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(8)} -pin  "reg(VEC_LOOP:acc#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {VEC_LOOP:and.itm(9)} -pin  "reg(VEC_LOOP:acc#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and.itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#1)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1582 -attr oid 1579 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and#2.itm} -pin  "reg(VEC_LOOP:acc#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#2.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "reg(VEC_LOOP:acc#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "reg(VEC_LOOP:acc#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "reg(VEC_LOOP:acc#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "reg(VEC_LOOP:acc#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "reg(VEC_LOOP:acc#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "reg(VEC_LOOP:acc#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "reg(VEC_LOOP:acc#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "reg(VEC_LOOP:acc#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "reg(VEC_LOOP:acc#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "reg(VEC_LOOP:acc#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load inst "not#307" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1583 -attr oid 1580 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#307} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#307" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#69.itm}
load net {not#307.itm} -pin  "not#307" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#307.itm}
load inst "reg(VEC_LOOP:j(10:VEC_LOOP:j:nor" "nor(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1584 -attr oid 1581 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:VEC_LOOP:j:nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {or.tmp#46} -pin  "reg(VEC_LOOP:j(10:VEC_LOOP:j:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#46}
load net {fsm_output(1)} -pin  "reg(VEC_LOOP:j(10:VEC_LOOP:j:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#73.itm}
load net {not#307.itm} -pin  "reg(VEC_LOOP:j(10:VEC_LOOP:j:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#307.itm}
load net {reg(VEC_LOOP:j(10:VEC_LOOP:j:nor.itm} -pin  "reg(VEC_LOOP:j(10:VEC_LOOP:j:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:VEC_LOOP:j:nor.itm}
load inst "VEC_LOOP:j:and" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1585 -attr oid 1582 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:j:and" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(VEC_LOOP:j(10:VEC_LOOP:j:nor.itm} -pin  "VEC_LOOP:j:and" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:VEC_LOOP:j:nor.itm}
load net {VEC_LOOP:j:and.itm} -pin  "VEC_LOOP:j:and" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.itm}
load inst "reg(VEC_LOOP:j(10:0)#1)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1586 -attr oid 1583 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0)#1)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(11,0,0,1,1,1,1)"
load net {z.out#4(0)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(1)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(2)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(3)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(4)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(5)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(6)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(7)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(8)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(9)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {z.out#4(10)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {D(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#4}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {GND} -pin  "reg(VEC_LOOP:j(10:0)#1)" {DRs(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/0#2746}
load net {clk} -pin  "reg(VEC_LOOP:j(10:0)#1)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1587 -attr oid 1584 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:j:and.itm} -pin  "reg(VEC_LOOP:j(10:0)#1)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j:and.itm}
load net {rst} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Rs(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/rst}
load net {VEC_LOOP:j(10:0)#1.sva#1(0)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {VEC_LOOP:j(10:0)#1.sva#1(1)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {VEC_LOOP:j(10:0)#1.sva#1(2)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {VEC_LOOP:j(10:0)#1.sva#1(3)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {VEC_LOOP:j(10:0)#1.sva#1(4)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {VEC_LOOP:j(10:0)#1.sva#1(5)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {VEC_LOOP:j(10:0)#1.sva#1(6)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {VEC_LOOP:j(10:0)#1.sva#1(7)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {VEC_LOOP:j(10:0)#1.sva#1(8)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {VEC_LOOP:j(10:0)#1.sva#1(9)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load net {VEC_LOOP:j(10:0)#1.sva#1(10)} -pin  "reg(VEC_LOOP:j(10:0)#1)" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:j(10:0)#1.sva#1}
load inst "VEC_LOOP:or#19" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1588 -attr oid 1585 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#35} -pin  "VEC_LOOP:or#19" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#70} -pin  "VEC_LOOP:or#19" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {and.dcpl#87} -pin  "VEC_LOOP:or#19" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#87}
load net {and.dcpl#101} -pin  "VEC_LOOP:or#19" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#101}
load net {VEC_LOOP:or#19.itm} -pin  "VEC_LOOP:or#19" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.itm}
load inst "VEC_LOOP:mux1h#14" "mux1h(29,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1589 -attr oid 1586 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14} -attr area 114.310240 -attr delay 2.850000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(10,29)"
load net {z.out#10(0)} -pin  "VEC_LOOP:mux1h#14" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(1)} -pin  "VEC_LOOP:mux1h#14" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(2)} -pin  "VEC_LOOP:mux1h#14" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(3)} -pin  "VEC_LOOP:mux1h#14" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(4)} -pin  "VEC_LOOP:mux1h#14" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(5)} -pin  "VEC_LOOP:mux1h#14" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(6)} -pin  "VEC_LOOP:mux1h#14" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(7)} -pin  "VEC_LOOP:mux1h#14" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(8)} -pin  "VEC_LOOP:mux1h#14" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {z.out#10(9)} -pin  "VEC_LOOP:mux1h#14" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#10}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(0)} -pin  "VEC_LOOP:mux1h#14" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(1)} -pin  "VEC_LOOP:mux1h#14" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(2)} -pin  "VEC_LOOP:mux1h#14" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(3)} -pin  "VEC_LOOP:mux1h#14" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(4)} -pin  "VEC_LOOP:mux1h#14" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(5)} -pin  "VEC_LOOP:mux1h#14" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(6)} -pin  "VEC_LOOP:mux1h#14" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(7)} -pin  "VEC_LOOP:mux1h#14" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(8)} -pin  "VEC_LOOP:mux1h#14" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(9)} -pin  "VEC_LOOP:mux1h#14" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(0)} -pin  "VEC_LOOP:mux1h#14" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(1)} -pin  "VEC_LOOP:mux1h#14" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(2)} -pin  "VEC_LOOP:mux1h#14" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(3)} -pin  "VEC_LOOP:mux1h#14" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(4)} -pin  "VEC_LOOP:mux1h#14" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(5)} -pin  "VEC_LOOP:mux1h#14" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(6)} -pin  "VEC_LOOP:mux1h#14" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(7)} -pin  "VEC_LOOP:mux1h#14" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(8)} -pin  "VEC_LOOP:mux1h#14" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(9)} -pin  "VEC_LOOP:mux1h#14" {A2(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(0)} -pin  "VEC_LOOP:mux1h#14" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(1)} -pin  "VEC_LOOP:mux1h#14" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(2)} -pin  "VEC_LOOP:mux1h#14" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(3)} -pin  "VEC_LOOP:mux1h#14" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(4)} -pin  "VEC_LOOP:mux1h#14" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(5)} -pin  "VEC_LOOP:mux1h#14" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(6)} -pin  "VEC_LOOP:mux1h#14" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(7)} -pin  "VEC_LOOP:mux1h#14" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(8)} -pin  "VEC_LOOP:mux1h#14" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(9)} -pin  "VEC_LOOP:mux1h#14" {A3(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(0)} -pin  "VEC_LOOP:mux1h#14" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(1)} -pin  "VEC_LOOP:mux1h#14" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(2)} -pin  "VEC_LOOP:mux1h#14" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(3)} -pin  "VEC_LOOP:mux1h#14" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(4)} -pin  "VEC_LOOP:mux1h#14" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(5)} -pin  "VEC_LOOP:mux1h#14" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(6)} -pin  "VEC_LOOP:mux1h#14" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(7)} -pin  "VEC_LOOP:mux1h#14" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(8)} -pin  "VEC_LOOP:mux1h#14" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(9)} -pin  "VEC_LOOP:mux1h#14" {A4(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(0)} -pin  "VEC_LOOP:mux1h#14" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(1)} -pin  "VEC_LOOP:mux1h#14" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(2)} -pin  "VEC_LOOP:mux1h#14" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(3)} -pin  "VEC_LOOP:mux1h#14" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(4)} -pin  "VEC_LOOP:mux1h#14" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(5)} -pin  "VEC_LOOP:mux1h#14" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(6)} -pin  "VEC_LOOP:mux1h#14" {A5(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(7)} -pin  "VEC_LOOP:mux1h#14" {A5(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(8)} -pin  "VEC_LOOP:mux1h#14" {A5(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(9)} -pin  "VEC_LOOP:mux1h#14" {A5(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(0)} -pin  "VEC_LOOP:mux1h#14" {A6(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(1)} -pin  "VEC_LOOP:mux1h#14" {A6(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(2)} -pin  "VEC_LOOP:mux1h#14" {A6(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(3)} -pin  "VEC_LOOP:mux1h#14" {A6(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(4)} -pin  "VEC_LOOP:mux1h#14" {A6(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(5)} -pin  "VEC_LOOP:mux1h#14" {A6(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(6)} -pin  "VEC_LOOP:mux1h#14" {A6(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(7)} -pin  "VEC_LOOP:mux1h#14" {A6(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(8)} -pin  "VEC_LOOP:mux1h#14" {A6(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(9)} -pin  "VEC_LOOP:mux1h#14" {A6(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(0)} -pin  "VEC_LOOP:mux1h#14" {A7(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(1)} -pin  "VEC_LOOP:mux1h#14" {A7(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(2)} -pin  "VEC_LOOP:mux1h#14" {A7(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(3)} -pin  "VEC_LOOP:mux1h#14" {A7(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(4)} -pin  "VEC_LOOP:mux1h#14" {A7(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(5)} -pin  "VEC_LOOP:mux1h#14" {A7(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(6)} -pin  "VEC_LOOP:mux1h#14" {A7(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(7)} -pin  "VEC_LOOP:mux1h#14" {A7(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(8)} -pin  "VEC_LOOP:mux1h#14" {A7(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(9)} -pin  "VEC_LOOP:mux1h#14" {A7(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(0)} -pin  "VEC_LOOP:mux1h#14" {A8(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(1)} -pin  "VEC_LOOP:mux1h#14" {A8(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(2)} -pin  "VEC_LOOP:mux1h#14" {A8(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(3)} -pin  "VEC_LOOP:mux1h#14" {A8(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(4)} -pin  "VEC_LOOP:mux1h#14" {A8(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(5)} -pin  "VEC_LOOP:mux1h#14" {A8(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(6)} -pin  "VEC_LOOP:mux1h#14" {A8(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(7)} -pin  "VEC_LOOP:mux1h#14" {A8(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(8)} -pin  "VEC_LOOP:mux1h#14" {A8(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(9)} -pin  "VEC_LOOP:mux1h#14" {A8(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(0)} -pin  "VEC_LOOP:mux1h#14" {A9(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(1)} -pin  "VEC_LOOP:mux1h#14" {A9(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(2)} -pin  "VEC_LOOP:mux1h#14" {A9(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(3)} -pin  "VEC_LOOP:mux1h#14" {A9(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(4)} -pin  "VEC_LOOP:mux1h#14" {A9(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(5)} -pin  "VEC_LOOP:mux1h#14" {A9(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(6)} -pin  "VEC_LOOP:mux1h#14" {A9(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(7)} -pin  "VEC_LOOP:mux1h#14" {A9(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(8)} -pin  "VEC_LOOP:mux1h#14" {A9(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(9)} -pin  "VEC_LOOP:mux1h#14" {A9(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(0)} -pin  "VEC_LOOP:mux1h#14" {A10(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(1)} -pin  "VEC_LOOP:mux1h#14" {A10(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(2)} -pin  "VEC_LOOP:mux1h#14" {A10(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(3)} -pin  "VEC_LOOP:mux1h#14" {A10(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(4)} -pin  "VEC_LOOP:mux1h#14" {A10(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(5)} -pin  "VEC_LOOP:mux1h#14" {A10(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(6)} -pin  "VEC_LOOP:mux1h#14" {A10(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(7)} -pin  "VEC_LOOP:mux1h#14" {A10(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(8)} -pin  "VEC_LOOP:mux1h#14" {A10(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(9)} -pin  "VEC_LOOP:mux1h#14" {A10(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(0)} -pin  "VEC_LOOP:mux1h#14" {A11(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(1)} -pin  "VEC_LOOP:mux1h#14" {A11(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(2)} -pin  "VEC_LOOP:mux1h#14" {A11(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(3)} -pin  "VEC_LOOP:mux1h#14" {A11(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(4)} -pin  "VEC_LOOP:mux1h#14" {A11(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(5)} -pin  "VEC_LOOP:mux1h#14" {A11(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(6)} -pin  "VEC_LOOP:mux1h#14" {A11(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(7)} -pin  "VEC_LOOP:mux1h#14" {A11(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(8)} -pin  "VEC_LOOP:mux1h#14" {A11(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(9)} -pin  "VEC_LOOP:mux1h#14" {A11(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(0)} -pin  "VEC_LOOP:mux1h#14" {A12(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(1)} -pin  "VEC_LOOP:mux1h#14" {A12(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(2)} -pin  "VEC_LOOP:mux1h#14" {A12(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(3)} -pin  "VEC_LOOP:mux1h#14" {A12(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(4)} -pin  "VEC_LOOP:mux1h#14" {A12(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(5)} -pin  "VEC_LOOP:mux1h#14" {A12(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(6)} -pin  "VEC_LOOP:mux1h#14" {A12(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(7)} -pin  "VEC_LOOP:mux1h#14" {A12(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(8)} -pin  "VEC_LOOP:mux1h#14" {A12(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(9)} -pin  "VEC_LOOP:mux1h#14" {A12(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(0)} -pin  "VEC_LOOP:mux1h#14" {A13(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(1)} -pin  "VEC_LOOP:mux1h#14" {A13(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(2)} -pin  "VEC_LOOP:mux1h#14" {A13(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(3)} -pin  "VEC_LOOP:mux1h#14" {A13(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(4)} -pin  "VEC_LOOP:mux1h#14" {A13(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(5)} -pin  "VEC_LOOP:mux1h#14" {A13(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(6)} -pin  "VEC_LOOP:mux1h#14" {A13(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(7)} -pin  "VEC_LOOP:mux1h#14" {A13(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(8)} -pin  "VEC_LOOP:mux1h#14" {A13(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(9)} -pin  "VEC_LOOP:mux1h#14" {A13(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(0)} -pin  "VEC_LOOP:mux1h#14" {A14(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(1)} -pin  "VEC_LOOP:mux1h#14" {A14(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(2)} -pin  "VEC_LOOP:mux1h#14" {A14(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(3)} -pin  "VEC_LOOP:mux1h#14" {A14(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(4)} -pin  "VEC_LOOP:mux1h#14" {A14(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(5)} -pin  "VEC_LOOP:mux1h#14" {A14(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(6)} -pin  "VEC_LOOP:mux1h#14" {A14(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(7)} -pin  "VEC_LOOP:mux1h#14" {A14(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(8)} -pin  "VEC_LOOP:mux1h#14" {A14(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(9)} -pin  "VEC_LOOP:mux1h#14" {A14(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(0)} -pin  "VEC_LOOP:mux1h#14" {A15(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(1)} -pin  "VEC_LOOP:mux1h#14" {A15(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(2)} -pin  "VEC_LOOP:mux1h#14" {A15(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(3)} -pin  "VEC_LOOP:mux1h#14" {A15(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(4)} -pin  "VEC_LOOP:mux1h#14" {A15(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(5)} -pin  "VEC_LOOP:mux1h#14" {A15(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(6)} -pin  "VEC_LOOP:mux1h#14" {A15(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(7)} -pin  "VEC_LOOP:mux1h#14" {A15(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(8)} -pin  "VEC_LOOP:mux1h#14" {A15(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(9)} -pin  "VEC_LOOP:mux1h#14" {A15(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(0)} -pin  "VEC_LOOP:mux1h#14" {A16(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(1)} -pin  "VEC_LOOP:mux1h#14" {A16(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(2)} -pin  "VEC_LOOP:mux1h#14" {A16(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(3)} -pin  "VEC_LOOP:mux1h#14" {A16(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(4)} -pin  "VEC_LOOP:mux1h#14" {A16(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(5)} -pin  "VEC_LOOP:mux1h#14" {A16(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(6)} -pin  "VEC_LOOP:mux1h#14" {A16(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(7)} -pin  "VEC_LOOP:mux1h#14" {A16(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(8)} -pin  "VEC_LOOP:mux1h#14" {A16(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(9)} -pin  "VEC_LOOP:mux1h#14" {A16(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(0)} -pin  "VEC_LOOP:mux1h#14" {A17(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(1)} -pin  "VEC_LOOP:mux1h#14" {A17(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(2)} -pin  "VEC_LOOP:mux1h#14" {A17(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(3)} -pin  "VEC_LOOP:mux1h#14" {A17(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(4)} -pin  "VEC_LOOP:mux1h#14" {A17(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(5)} -pin  "VEC_LOOP:mux1h#14" {A17(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(6)} -pin  "VEC_LOOP:mux1h#14" {A17(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(7)} -pin  "VEC_LOOP:mux1h#14" {A17(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(8)} -pin  "VEC_LOOP:mux1h#14" {A17(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(9)} -pin  "VEC_LOOP:mux1h#14" {A17(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(0)} -pin  "VEC_LOOP:mux1h#14" {A18(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(1)} -pin  "VEC_LOOP:mux1h#14" {A18(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(2)} -pin  "VEC_LOOP:mux1h#14" {A18(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(3)} -pin  "VEC_LOOP:mux1h#14" {A18(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(4)} -pin  "VEC_LOOP:mux1h#14" {A18(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(5)} -pin  "VEC_LOOP:mux1h#14" {A18(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(6)} -pin  "VEC_LOOP:mux1h#14" {A18(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(7)} -pin  "VEC_LOOP:mux1h#14" {A18(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(8)} -pin  "VEC_LOOP:mux1h#14" {A18(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(9)} -pin  "VEC_LOOP:mux1h#14" {A18(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(0)} -pin  "VEC_LOOP:mux1h#14" {A19(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(1)} -pin  "VEC_LOOP:mux1h#14" {A19(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(2)} -pin  "VEC_LOOP:mux1h#14" {A19(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(3)} -pin  "VEC_LOOP:mux1h#14" {A19(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(4)} -pin  "VEC_LOOP:mux1h#14" {A19(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(5)} -pin  "VEC_LOOP:mux1h#14" {A19(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(6)} -pin  "VEC_LOOP:mux1h#14" {A19(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(7)} -pin  "VEC_LOOP:mux1h#14" {A19(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(8)} -pin  "VEC_LOOP:mux1h#14" {A19(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(9)} -pin  "VEC_LOOP:mux1h#14" {A19(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(0)} -pin  "VEC_LOOP:mux1h#14" {A20(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(1)} -pin  "VEC_LOOP:mux1h#14" {A20(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(2)} -pin  "VEC_LOOP:mux1h#14" {A20(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(3)} -pin  "VEC_LOOP:mux1h#14" {A20(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(4)} -pin  "VEC_LOOP:mux1h#14" {A20(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(5)} -pin  "VEC_LOOP:mux1h#14" {A20(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(6)} -pin  "VEC_LOOP:mux1h#14" {A20(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(7)} -pin  "VEC_LOOP:mux1h#14" {A20(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(8)} -pin  "VEC_LOOP:mux1h#14" {A20(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(9)} -pin  "VEC_LOOP:mux1h#14" {A20(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(0)} -pin  "VEC_LOOP:mux1h#14" {A21(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(1)} -pin  "VEC_LOOP:mux1h#14" {A21(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(2)} -pin  "VEC_LOOP:mux1h#14" {A21(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(3)} -pin  "VEC_LOOP:mux1h#14" {A21(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(4)} -pin  "VEC_LOOP:mux1h#14" {A21(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(5)} -pin  "VEC_LOOP:mux1h#14" {A21(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(6)} -pin  "VEC_LOOP:mux1h#14" {A21(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(7)} -pin  "VEC_LOOP:mux1h#14" {A21(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(8)} -pin  "VEC_LOOP:mux1h#14" {A21(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(9)} -pin  "VEC_LOOP:mux1h#14" {A21(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(0)} -pin  "VEC_LOOP:mux1h#14" {A22(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(1)} -pin  "VEC_LOOP:mux1h#14" {A22(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(2)} -pin  "VEC_LOOP:mux1h#14" {A22(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(3)} -pin  "VEC_LOOP:mux1h#14" {A22(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(4)} -pin  "VEC_LOOP:mux1h#14" {A22(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(5)} -pin  "VEC_LOOP:mux1h#14" {A22(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(6)} -pin  "VEC_LOOP:mux1h#14" {A22(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(7)} -pin  "VEC_LOOP:mux1h#14" {A22(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(8)} -pin  "VEC_LOOP:mux1h#14" {A22(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(9)} -pin  "VEC_LOOP:mux1h#14" {A22(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(0)} -pin  "VEC_LOOP:mux1h#14" {A23(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(1)} -pin  "VEC_LOOP:mux1h#14" {A23(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(2)} -pin  "VEC_LOOP:mux1h#14" {A23(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(3)} -pin  "VEC_LOOP:mux1h#14" {A23(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(4)} -pin  "VEC_LOOP:mux1h#14" {A23(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(5)} -pin  "VEC_LOOP:mux1h#14" {A23(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(6)} -pin  "VEC_LOOP:mux1h#14" {A23(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(7)} -pin  "VEC_LOOP:mux1h#14" {A23(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(8)} -pin  "VEC_LOOP:mux1h#14" {A23(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(9)} -pin  "VEC_LOOP:mux1h#14" {A23(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(0)} -pin  "VEC_LOOP:mux1h#14" {A24(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(1)} -pin  "VEC_LOOP:mux1h#14" {A24(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(2)} -pin  "VEC_LOOP:mux1h#14" {A24(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(3)} -pin  "VEC_LOOP:mux1h#14" {A24(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(4)} -pin  "VEC_LOOP:mux1h#14" {A24(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(5)} -pin  "VEC_LOOP:mux1h#14" {A24(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(6)} -pin  "VEC_LOOP:mux1h#14" {A24(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(7)} -pin  "VEC_LOOP:mux1h#14" {A24(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(8)} -pin  "VEC_LOOP:mux1h#14" {A24(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(9)} -pin  "VEC_LOOP:mux1h#14" {A24(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(0)} -pin  "VEC_LOOP:mux1h#14" {A25(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(1)} -pin  "VEC_LOOP:mux1h#14" {A25(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(2)} -pin  "VEC_LOOP:mux1h#14" {A25(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(3)} -pin  "VEC_LOOP:mux1h#14" {A25(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(4)} -pin  "VEC_LOOP:mux1h#14" {A25(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(5)} -pin  "VEC_LOOP:mux1h#14" {A25(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(6)} -pin  "VEC_LOOP:mux1h#14" {A25(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(7)} -pin  "VEC_LOOP:mux1h#14" {A25(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(8)} -pin  "VEC_LOOP:mux1h#14" {A25(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(9)} -pin  "VEC_LOOP:mux1h#14" {A25(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(0)} -pin  "VEC_LOOP:mux1h#14" {A26(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(1)} -pin  "VEC_LOOP:mux1h#14" {A26(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(2)} -pin  "VEC_LOOP:mux1h#14" {A26(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(3)} -pin  "VEC_LOOP:mux1h#14" {A26(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(4)} -pin  "VEC_LOOP:mux1h#14" {A26(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(5)} -pin  "VEC_LOOP:mux1h#14" {A26(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(6)} -pin  "VEC_LOOP:mux1h#14" {A26(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(7)} -pin  "VEC_LOOP:mux1h#14" {A26(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(8)} -pin  "VEC_LOOP:mux1h#14" {A26(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(9)} -pin  "VEC_LOOP:mux1h#14" {A26(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(0)} -pin  "VEC_LOOP:mux1h#14" {A27(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(1)} -pin  "VEC_LOOP:mux1h#14" {A27(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(2)} -pin  "VEC_LOOP:mux1h#14" {A27(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(3)} -pin  "VEC_LOOP:mux1h#14" {A27(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(4)} -pin  "VEC_LOOP:mux1h#14" {A27(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(5)} -pin  "VEC_LOOP:mux1h#14" {A27(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(6)} -pin  "VEC_LOOP:mux1h#14" {A27(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(7)} -pin  "VEC_LOOP:mux1h#14" {A27(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(8)} -pin  "VEC_LOOP:mux1h#14" {A27(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(9)} -pin  "VEC_LOOP:mux1h#14" {A27(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(0)} -pin  "VEC_LOOP:mux1h#14" {A28(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(1)} -pin  "VEC_LOOP:mux1h#14" {A28(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(2)} -pin  "VEC_LOOP:mux1h#14" {A28(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(3)} -pin  "VEC_LOOP:mux1h#14" {A28(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(4)} -pin  "VEC_LOOP:mux1h#14" {A28(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(5)} -pin  "VEC_LOOP:mux1h#14" {A28(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(6)} -pin  "VEC_LOOP:mux1h#14" {A28(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(7)} -pin  "VEC_LOOP:mux1h#14" {A28(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(8)} -pin  "VEC_LOOP:mux1h#14" {A28(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(9)} -pin  "VEC_LOOP:mux1h#14" {A28(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:or#19.itm} -pin  "VEC_LOOP:mux1h#14" {S0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1590 -attr oid 1587 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#19.itm}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#14" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#49} -pin  "VEC_LOOP:mux1h#14" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#55} -pin  "VEC_LOOP:mux1h#14" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#58} -pin  "VEC_LOOP:mux1h#14" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#63} -pin  "VEC_LOOP:mux1h#14" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#65} -pin  "VEC_LOOP:mux1h#14" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#66} -pin  "VEC_LOOP:mux1h#14" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {and.dcpl#74} -pin  "VEC_LOOP:mux1h#14" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#76} -pin  "VEC_LOOP:mux1h#14" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and.dcpl#77} -pin  "VEC_LOOP:mux1h#14" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#80} -pin  "VEC_LOOP:mux1h#14" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#80}
load net {and.dcpl#81} -pin  "VEC_LOOP:mux1h#14" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#83} -pin  "VEC_LOOP:mux1h#14" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {and.dcpl#84} -pin  "VEC_LOOP:mux1h#14" {S14} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#89} -pin  "VEC_LOOP:mux1h#14" {S15} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#92} -pin  "VEC_LOOP:mux1h#14" {S16} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and.dcpl#93} -pin  "VEC_LOOP:mux1h#14" {S17} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#95} -pin  "VEC_LOOP:mux1h#14" {S18} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#95}
load net {and.dcpl#96} -pin  "VEC_LOOP:mux1h#14" {S19} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#98} -pin  "VEC_LOOP:mux1h#14" {S20} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {and.dcpl#99} -pin  "VEC_LOOP:mux1h#14" {S21} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#102} -pin  "VEC_LOOP:mux1h#14" {S22} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#104} -pin  "VEC_LOOP:mux1h#14" {S23} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#104}
load net {and.dcpl#105} -pin  "VEC_LOOP:mux1h#14" {S24} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#107} -pin  "VEC_LOOP:mux1h#14" {S25} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#107}
load net {and.dcpl#108} -pin  "VEC_LOOP:mux1h#14" {S26} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#110} -pin  "VEC_LOOP:mux1h#14" {S27} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {and.dcpl#111} -pin  "VEC_LOOP:mux1h#14" {S28} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:mux1h#14.itm(0)} -pin  "VEC_LOOP:mux1h#14" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(1)} -pin  "VEC_LOOP:mux1h#14" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(2)} -pin  "VEC_LOOP:mux1h#14" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(3)} -pin  "VEC_LOOP:mux1h#14" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(4)} -pin  "VEC_LOOP:mux1h#14" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(5)} -pin  "VEC_LOOP:mux1h#14" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(6)} -pin  "VEC_LOOP:mux1h#14" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(7)} -pin  "VEC_LOOP:mux1h#14" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(8)} -pin  "VEC_LOOP:mux1h#14" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(9)} -pin  "VEC_LOOP:mux1h#14" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load inst "VEC_LOOP:or#1" "or(32,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1591 -attr oid 1588 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1} -attr area 7.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,32)"
load net {and.dcpl#35} -pin  "VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#44} -pin  "VEC_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#49} -pin  "VEC_LOOP:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#55} -pin  "VEC_LOOP:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#58} -pin  "VEC_LOOP:or#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#63} -pin  "VEC_LOOP:or#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#65} -pin  "VEC_LOOP:or#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#66} -pin  "VEC_LOOP:or#1" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {and.dcpl#70} -pin  "VEC_LOOP:or#1" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {and.dcpl#74} -pin  "VEC_LOOP:or#1" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#76} -pin  "VEC_LOOP:or#1" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and.dcpl#77} -pin  "VEC_LOOP:or#1" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#80} -pin  "VEC_LOOP:or#1" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#80}
load net {and.dcpl#81} -pin  "VEC_LOOP:or#1" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#83} -pin  "VEC_LOOP:or#1" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {and.dcpl#84} -pin  "VEC_LOOP:or#1" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#87} -pin  "VEC_LOOP:or#1" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#87}
load net {and.dcpl#89} -pin  "VEC_LOOP:or#1" {A17(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#92} -pin  "VEC_LOOP:or#1" {A18(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and.dcpl#93} -pin  "VEC_LOOP:or#1" {A19(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#95} -pin  "VEC_LOOP:or#1" {A20(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#95}
load net {and.dcpl#96} -pin  "VEC_LOOP:or#1" {A21(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#98} -pin  "VEC_LOOP:or#1" {A22(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {and.dcpl#99} -pin  "VEC_LOOP:or#1" {A23(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#101} -pin  "VEC_LOOP:or#1" {A24(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#101}
load net {and.dcpl#102} -pin  "VEC_LOOP:or#1" {A25(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#104} -pin  "VEC_LOOP:or#1" {A26(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#104}
load net {and.dcpl#105} -pin  "VEC_LOOP:or#1" {A27(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#107} -pin  "VEC_LOOP:or#1" {A28(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#107}
load net {and.dcpl#108} -pin  "VEC_LOOP:or#1" {A29(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#110} -pin  "VEC_LOOP:or#1" {A30(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {and.dcpl#111} -pin  "VEC_LOOP:or#1" {A31(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load inst "VEC_LOOP:and#1" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1592 -attr oid 1589 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "VEC_LOOP:and#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:and#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#1.itm}
load net {VEC_LOOP:and#1.itm} -pin  "VEC_LOOP:and#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1.itm}
load inst "reg(VEC_LOOP:acc#10)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1593 -attr oid 1590 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {VEC_LOOP:mux1h#14.itm(0)} -pin  "reg(VEC_LOOP:acc#10)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(1)} -pin  "reg(VEC_LOOP:acc#10)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(2)} -pin  "reg(VEC_LOOP:acc#10)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(3)} -pin  "reg(VEC_LOOP:acc#10)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(4)} -pin  "reg(VEC_LOOP:acc#10)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(5)} -pin  "reg(VEC_LOOP:acc#10)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(6)} -pin  "reg(VEC_LOOP:acc#10)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(7)} -pin  "reg(VEC_LOOP:acc#10)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(8)} -pin  "reg(VEC_LOOP:acc#10)" {D(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {VEC_LOOP:mux1h#14.itm(9)} -pin  "reg(VEC_LOOP:acc#10)" {D(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#14.itm}
load net {clk} -pin  "reg(VEC_LOOP:acc#10)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1594 -attr oid 1591 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {VEC_LOOP:and#1.itm} -pin  "reg(VEC_LOOP:acc#10)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -pin  "reg(VEC_LOOP:acc#10)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -pin  "reg(VEC_LOOP:acc#10)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -pin  "reg(VEC_LOOP:acc#10)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -pin  "reg(VEC_LOOP:acc#10)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -pin  "reg(VEC_LOOP:acc#10)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -pin  "reg(VEC_LOOP:acc#10)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -pin  "reg(VEC_LOOP:acc#10)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -pin  "reg(VEC_LOOP:acc#10)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -pin  "reg(VEC_LOOP:acc#10)" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -pin  "reg(VEC_LOOP:acc#10)" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#1.sva}
load inst "nor#56" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1595 -attr oid 1592 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#56} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(1)} -pin  "nor#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#6.itm}
load net {fsm_output(0)} -pin  "nor#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#5.itm}
load net {nor#56.cse} -pin  "nor#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#56.cse}
load inst "mux#123" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1596 -attr oid 1593 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#123} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and.dcpl#128} -pin  "mux#123" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#128}
load net {and#650.cse} -pin  "mux#123" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#650.cse}
load net {fsm_output(7)} -pin  "mux#123" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#49.itm}
load net {mux#123.itm} -pin  "mux#123" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#123.itm}
load inst "mux#124" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1597 -attr oid 1594 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#124} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#123.itm} -pin  "mux#124" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#123.itm}
load net {mux.tmp#121} -pin  "mux#124" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#121}
load net {fsm_output(2)} -pin  "mux#124" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#50.itm}
load net {mux#124.itm} -pin  "mux#124" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#124.itm}
load inst "and#227" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1598 -attr oid 1595 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#227} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(7)} -pin  "and#227" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#47.itm}
load net {and#8.cse} -pin  "and#227" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#8.cse}
load net {and#227.itm} -pin  "and#227" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#227.itm}
load inst "mux#122" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1599 -attr oid 1596 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#122} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux.tmp#121} -pin  "mux#122" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#121}
load net {and#227.itm} -pin  "mux#122" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#227.itm}
load net {fsm_output(2)} -pin  "mux#122" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#49.itm}
load net {mux#122.itm} -pin  "mux#122" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#122.itm}
load inst "mux#125" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1600 -attr oid 1597 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#125} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#124.itm} -pin  "mux#125" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#124.itm}
load net {mux#122.itm} -pin  "mux#125" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#122.itm}
load net {fsm_output(3)} -pin  "mux#125" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#40.itm}
load net {mux#125.itm} -pin  "mux#125" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#125.itm}
load inst "reg(COMP_LOOP-5:twiddle_f:or" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1601 -attr oid 1598 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {mux#125.itm} -pin  "reg(COMP_LOOP-5:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#125.itm}
load net {fsm_output(8)} -pin  "reg(COMP_LOOP-5:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#56.itm}
load net {reg(COMP_LOOP-5:twiddle_f:or.itm} -pin  "reg(COMP_LOOP-5:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:and#12" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1602 -attr oid 1599 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {complete:rsci.wen_comp} -pin  "COMP_LOOP:twiddle_f:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/complete:rsci.wen_comp}
load net {reg(COMP_LOOP-5:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:and#12.itm} -pin  "COMP_LOOP:twiddle_f:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#12.itm}
load inst "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" "reg(8,1,1,0,0)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1603 -attr oid 1600 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:lshift.ncse)} -attr area 0.001000 -attr delay 0.320000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_reg_pos(8,0,0,0,0,1,1)"
load net {COMP_LOOP-5:twiddle_f:lshift.itm(0)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(1)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(2)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(3)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(4)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(5)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(6)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.itm(7)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {D(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm}
load net {clk} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1604 -attr oid 1601 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/clk}
load net {COMP_LOOP:twiddle_f:and#12.itm} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {en(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#12.itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} -pin  "reg(COMP_LOOP-5:twiddle_f:lshift.ncse)" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.ncse.sva}
load inst "VEC_LOOP:acc" "add(5,-1,5,-1,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1605 -attr oid 1602 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc} -attr area 5.000000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(5,0,5,0,5)"
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:acc" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#1.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:acc" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:acc" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:acc" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:acc" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:acc" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {VEC_LOOP:acc.psp.sva:mx0w0(0)} -pin  "VEC_LOOP:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(1)} -pin  "VEC_LOOP:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(2)} -pin  "VEC_LOOP:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(3)} -pin  "VEC_LOOP:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(4)} -pin  "VEC_LOOP:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load inst "STAGE_LOOP:acc#1" "add(4,-1,1,1,4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1606 -attr oid 1603 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:acc#1} -attr area 4.000000 -attr delay 0.945000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,1,1,4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {PWR} -pin  "STAGE_LOOP:acc#1" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-1#1}
load net {STAGE_LOOP:i(3:0).sva#2(0)} -pin  "STAGE_LOOP:acc#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(1)} -pin  "STAGE_LOOP:acc#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(2)} -pin  "STAGE_LOOP:acc#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(3)} -pin  "STAGE_LOOP:acc#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load inst "COMP_LOOP-1:STAGE_LOOP:i:not#1" "not(4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1607 -attr oid 1604 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -pin  "COMP_LOOP-1:STAGE_LOOP:i:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load inst "COMP_LOOP-1:twiddle_f:acc" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1608 -attr oid 1605 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc} -attr area 4.000000 -attr delay 0.945000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(4,0,4,0,4)"
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(0)} -pin  "COMP_LOOP-1:twiddle_f:acc" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(1)} -pin  "COMP_LOOP-1:twiddle_f:acc" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(2)} -pin  "COMP_LOOP-1:twiddle_f:acc" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {COMP_LOOP-1:STAGE_LOOP:i:not#1.itm(3)} -pin  "COMP_LOOP-1:twiddle_f:acc" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm}
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:acc" {B(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:acc" {B(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {GND} -pin  "COMP_LOOP-1:twiddle_f:acc" {B(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {PWR} -pin  "COMP_LOOP-1:twiddle_f:acc" {B(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/-5}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(0)} -pin  "COMP_LOOP-1:twiddle_f:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(1)} -pin  "COMP_LOOP-1:twiddle_f:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(2)} -pin  "COMP_LOOP-1:twiddle_f:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(3)} -pin  "COMP_LOOP-1:twiddle_f:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load inst "COMP_LOOP-2:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1609 -attr oid 1606 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(0)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(1)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(2)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(3)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(4)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(5)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(6)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(7)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(8)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(9)} -pin  "COMP_LOOP-2:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#2.sva:mx0w1}
load inst "COMP_LOOP-3:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1610 -attr oid 1607 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(0)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(1)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(2)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(3)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(4)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(5)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(6)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(7)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(8)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(9)} -pin  "COMP_LOOP-3:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#3.sva:mx0w2}
load inst "COMP_LOOP-4:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1611 -attr oid 1608 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(0)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(1)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(2)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(3)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(4)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(5)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(6)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(7)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(8)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(9)} -pin  "COMP_LOOP-4:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#4.sva:mx0w3}
load inst "COMP_LOOP-5:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1612 -attr oid 1609 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(0)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(1)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(2)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(3)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(4)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(5)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(6)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(7)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(8)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(9)} -pin  "COMP_LOOP-5:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#5.sva:mx0w4}
load inst "COMP_LOOP-6:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1613 -attr oid 1610 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(0)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(1)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(2)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(3)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(4)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(5)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(6)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(7)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(8)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(9)} -pin  "COMP_LOOP-6:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#6.sva:mx0w5}
load inst "COMP_LOOP-7:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1614 -attr oid 1611 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {A(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {A(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {A(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {A(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {A(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {A(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {A(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {A(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {A(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {A(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(0)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(1)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(2)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(3)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(4)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(5)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {Z(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(6)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {Z(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(7)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {Z(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(8)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {Z(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(9)} -pin  "COMP_LOOP-7:VEC_LOOP:acc#10" {Z(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#7.sva:mx0w6}
load inst "COMP_LOOP-8:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1615 -attr oid 1612 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(0)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(1)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(2)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(3)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(4)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(5)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(6)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(7)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(8)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(9)} -pin  "COMP_LOOP-8:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#8.sva:mx0w7}
load inst "COMP_LOOP-10:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1616 -attr oid 1613 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(0)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(1)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(2)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(3)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(4)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(5)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(6)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(7)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(8)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(9)} -pin  "COMP_LOOP-10:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#10.sva:mx0w9}
load inst "COMP_LOOP-11:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1617 -attr oid 1614 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(0)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(1)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(2)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(3)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(4)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(5)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(6)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(7)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(8)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(9)} -pin  "COMP_LOOP-11:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#11.sva:mx0w10}
load inst "COMP_LOOP-12:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1618 -attr oid 1615 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(0)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(1)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(2)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(3)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(4)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(5)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(6)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(7)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(8)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(9)} -pin  "COMP_LOOP-12:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#12.sva:mx0w11}
load inst "COMP_LOOP-13:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1619 -attr oid 1616 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(0)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(1)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(2)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(3)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(4)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(5)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(6)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(7)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(8)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(9)} -pin  "COMP_LOOP-13:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#13.sva:mx0w12}
load inst "COMP_LOOP-14:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1620 -attr oid 1617 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(0)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(1)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(2)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(3)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(4)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(5)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(6)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(7)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(8)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(9)} -pin  "COMP_LOOP-14:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#14.sva:mx0w13}
load inst "COMP_LOOP-15:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1621 -attr oid 1618 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(0)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(1)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(2)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(3)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(4)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(5)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(6)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(7)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(8)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(9)} -pin  "COMP_LOOP-15:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#15.sva:mx0w14}
load inst "COMP_LOOP-16:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1622 -attr oid 1619 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(0)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(1)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(2)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(3)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(4)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(5)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(6)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(7)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(8)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(9)} -pin  "COMP_LOOP-16:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#16.sva:mx0w15}
load inst "COMP_LOOP-18:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1623 -attr oid 1620 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-18:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(0)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(1)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(2)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(3)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(4)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(5)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(6)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(7)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(8)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(9)} -pin  "COMP_LOOP-18:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#18.sva:mx0w17}
load inst "COMP_LOOP-19:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1624 -attr oid 1621 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-19:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(0)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(1)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(2)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(3)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(4)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(5)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(6)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(7)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(8)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(9)} -pin  "COMP_LOOP-19:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#19.sva:mx0w18}
load inst "COMP_LOOP-20:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1625 -attr oid 1622 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-20:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(0)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(1)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(2)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(3)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(4)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(5)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(6)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(7)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(8)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(9)} -pin  "COMP_LOOP-20:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#20.sva:mx0w19}
load inst "COMP_LOOP-21:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1626 -attr oid 1623 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-21:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(0)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(1)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(2)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(3)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(4)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(5)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(6)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(7)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(8)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(9)} -pin  "COMP_LOOP-21:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#21.sva:mx0w20}
load inst "COMP_LOOP-22:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1627 -attr oid 1624 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-22:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(0)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(1)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(2)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(3)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(4)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(5)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(6)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(7)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(8)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(9)} -pin  "COMP_LOOP-22:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#22.sva:mx0w21}
load inst "COMP_LOOP-23:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1628 -attr oid 1625 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-23:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(0)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(1)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(2)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(3)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(4)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(5)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(6)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(7)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(8)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(9)} -pin  "COMP_LOOP-23:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#23.sva:mx0w22}
load inst "COMP_LOOP-24:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1629 -attr oid 1626 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-24:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(0)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(1)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(2)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(3)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(4)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(5)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(6)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(7)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(8)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(9)} -pin  "COMP_LOOP-24:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#24.sva:mx0w23}
load inst "COMP_LOOP-26:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1630 -attr oid 1627 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-26:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(0)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(1)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(2)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(3)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(4)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(5)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(6)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(7)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(8)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(9)} -pin  "COMP_LOOP-26:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#26.sva:mx0w25}
load inst "COMP_LOOP-27:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1631 -attr oid 1628 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-27:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(0)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(1)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(2)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(3)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(4)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(5)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(6)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(7)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(8)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(9)} -pin  "COMP_LOOP-27:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#27.sva:mx0w26}
load inst "COMP_LOOP-28:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1632 -attr oid 1629 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-28:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(0)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(1)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(2)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(3)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(4)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(5)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(6)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(7)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(8)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(9)} -pin  "COMP_LOOP-28:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#28.sva:mx0w27}
load inst "COMP_LOOP-29:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1633 -attr oid 1630 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-29:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(0)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(1)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(2)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(3)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(4)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(5)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(6)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(7)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(8)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(9)} -pin  "COMP_LOOP-29:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#29.sva:mx0w28}
load inst "COMP_LOOP-30:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1634 -attr oid 1631 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-30:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(0)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(1)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(2)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(3)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(4)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(5)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(6)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(7)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(8)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(9)} -pin  "COMP_LOOP-30:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#30.sva:mx0w29}
load inst "COMP_LOOP-31:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1635 -attr oid 1632 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-31:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(0)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(1)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(2)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(3)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(4)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(5)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(6)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(7)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(8)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(9)} -pin  "COMP_LOOP-31:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse#31.sva:mx0w30}
load inst "COMP_LOOP-32:VEC_LOOP:acc#10" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1636 -attr oid 1633 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:VEC_LOOP:acc#10} -attr area 10.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(10,0,10,0,10)"
load net {z.out#9(0)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(1)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(2)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(3)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(4)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(5)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(6)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(7)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(8)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {z.out#9(9)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/z.out#9}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#1.cse#10.sva}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(0)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(1)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(2)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(3)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(4)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(5)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(6)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(7)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(8)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(9)} -pin  "COMP_LOOP-32:VEC_LOOP:acc#10" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#10.cse.sva:mx0w31}
load inst "nor#83" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1637 -attr oid 1634 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#83} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(8)} -pin  "nor#83" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#29.itm}
load net {fsm_output(5)} -pin  "nor#83" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#60.itm}
load net {and.dcpl#3} -pin  "nor#83" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#3}
load inst "or#30" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1638 -attr oid 1635 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {fsm_output(4)} -pin  "or#30" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#1.itm}
load net {fsm_output(5)} -pin  "or#30" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#1.itm}
load net {fsm_output(6)} -pin  "or#30" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#1.itm}
load net {fsm_output(7)} -pin  "or#30" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#1.itm}
load net {or#30.cse} -pin  "or#30" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load inst "and#8" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1639 -attr oid 1636 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(6)} -pin  "and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#4.itm}
load net {or#215.cse} -pin  "and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#215.cse}
load net {and#8.cse} -pin  "and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#8.cse}
load inst "not#255" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1640 -attr oid 1637 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#255} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#255" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#34.itm}
load net {not#255.itm} -pin  "not#255" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#255.itm}
load inst "mux#52" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1641 -attr oid 1638 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#255.itm} -pin  "mux#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#255.itm}
load net {fsm_output(8)} -pin  "mux#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#20.itm}
load net {or#30.cse} -pin  "mux#52" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load net {mux#52.cse} -pin  "mux#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52.cse}
load inst "or#198" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1642 -attr oid 1639 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#198} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(4)} -pin  "or#198" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#56.itm}
load net {fsm_output(7)} -pin  "or#198" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#54.itm}
load net {or.dcpl#152} -pin  "or#198" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.dcpl#152}
load inst "not#135" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1643 -attr oid 1640 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#135} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#135" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#33.itm}
load net {not#135.itm} -pin  "not#135" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#135.itm}
load inst "or#203" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1644 -attr oid 1641 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#203} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {not#135.itm} -pin  "or#203" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#135.itm}
load net {fsm_output(8)} -pin  "or#203" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#9.itm}
load net {or.tmp#46} -pin  "or#203" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#46}
load inst "not#282" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1645 -attr oid 1642 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#282} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#282" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#74.itm}
load net {not#282.itm} -pin  "not#282" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#282.itm}
load inst "and#29" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1646 -attr oid 1643 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#29} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#282.itm} -pin  "and#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#282.itm}
load net {fsm_output(2)} -pin  "and#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#55.itm}
load net {and.dcpl#25} -pin  "and#29" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load inst "not#261" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1647 -attr oid 1644 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#261} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#261" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#36.itm}
load net {not#261.itm} -pin  "not#261" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#261.itm}
load inst "and#30" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1648 -attr oid 1645 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#30} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#261.itm} -pin  "and#30" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#261.itm}
load net {fsm_output(0)} -pin  "and#30" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#58.itm}
load net {and.dcpl#26} -pin  "and#30" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load inst "not#286" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1649 -attr oid 1646 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#286} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#286" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#50.itm}
load net {not#286.itm} -pin  "not#286" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#286.itm}
load inst "and#32" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1650 -attr oid 1647 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#32} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(2)} -pin  "and#32" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#56.itm}
load net {not#286.itm} -pin  "and#32" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#286.itm}
load net {and.dcpl#28} -pin  "and#32" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#28}
load inst "not#283" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1651 -attr oid 1648 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#283} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#283" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#75.itm}
load net {not#283.itm} -pin  "not#283" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#283.itm}
load inst "and#33" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1652 -attr oid 1649 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#33} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(0)} -pin  "and#33" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#59.itm}
load net {not#283.itm} -pin  "and#33" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#283.itm}
load net {and.dcpl#29} -pin  "and#33" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#29}
load inst "and#34" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1653 -attr oid 1650 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#34} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#29} -pin  "and#34" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#29}
load net {and.dcpl#28} -pin  "and#34" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#28}
load net {and.dcpl#30} -pin  "and#34" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load inst "nor#82" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1654 -attr oid 1651 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#82} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(4)} -pin  "nor#82" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#61.itm}
load net {fsm_output(7)} -pin  "nor#82" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#65.itm}
load net {and.dcpl#31} -pin  "nor#82" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load inst "nor#78" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1655 -attr oid 1652 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#78} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(8)} -pin  "nor#78" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#37.itm}
load net {fsm_output(6)} -pin  "nor#78" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#56.itm}
load net {and.dcpl#32} -pin  "nor#78" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load inst "not#298" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1656 -attr oid 1653 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#298} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#298" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#57.itm}
load net {not#298.itm} -pin  "not#298" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#298.itm}
load inst "and#37" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1657 -attr oid 1654 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#37} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#32} -pin  "and#37" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {not#298.itm} -pin  "and#37" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#298.itm}
load net {and.dcpl#33} -pin  "and#37" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load inst "and#38" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1658 -attr oid 1655 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#38} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#33} -pin  "and#38" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#31} -pin  "and#38" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and.dcpl#34} -pin  "and#38" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load inst "and#39" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1659 -attr oid 1656 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#39} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#34} -pin  "and#39" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and.dcpl#30} -pin  "and#39" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#35} -pin  "and#39" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load inst "and#41" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1660 -attr oid 1657 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#41} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and#268.cse} -pin  "and#41" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268.cse}
load net {and.dcpl#28} -pin  "and#41" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#28}
load net {and.dcpl#37} -pin  "and#41" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load inst "not#308" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1661 -attr oid 1658 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#308} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#308" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#67.itm}
load net {not#308.itm} -pin  "not#308" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#308.itm}
load inst "and#43" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1662 -attr oid 1659 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#43} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#308.itm} -pin  "and#43" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#308.itm}
load net {fsm_output(1)} -pin  "and#43" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#62.itm}
load net {and.dcpl#39} -pin  "and#43" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load inst "or#211" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1663 -attr oid 1660 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#211} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {or#247.cse} -pin  "or#211" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#247.cse}
load net {fsm_output(4)} -pin  "or#211" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#51.itm}
load net {fsm_output(7)} -pin  "or#211" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#64.itm}
load net {fsm_output(3)} -pin  "or#211" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#44.itm}
load net {or#211.itm} -pin  "or#211" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#211.itm}
load inst "xor#1" "xor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1664 -attr oid 1661 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor#1} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_xor(1,2)"
load net {or#211.itm} -pin  "xor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#211.itm}
load net {fsm_output(8)} -pin  "xor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#24.itm}
load net {xor.dcpl#1} -pin  "xor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor.dcpl#1}
load inst "not#303" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1665 -attr oid 1662 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#303} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#303" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#65.itm}
load net {not#303.itm} -pin  "not#303" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#303.itm}
load inst "and#45" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1666 -attr oid 1663 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#45} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {xor.dcpl#1} -pin  "and#45" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/xor.dcpl#1}
load net {and.dcpl#39} -pin  "and#45" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#39}
load net {not#303.itm} -pin  "and#45" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#303.itm}
load net {and.dcpl#41} -pin  "and#45" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load inst "and#46" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1667 -attr oid 1664 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#46} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(2)} -pin  "and#46" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#21.itm}
load net {fsm_output(3)} -pin  "and#46" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#45.itm}
load net {and.dcpl#42} -pin  "and#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#42}
load inst "and#47" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1668 -attr oid 1665 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#47} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#29} -pin  "and#47" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#29}
load net {and.dcpl#42} -pin  "and#47" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#42}
load net {and.dcpl#43} -pin  "and#47" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load inst "and#48" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1669 -attr oid 1666 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#48} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#34} -pin  "and#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and.dcpl#43} -pin  "and#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#44} -pin  "and#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load inst "and#49" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1670 -attr oid 1667 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#49} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#26} -pin  "and#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {fsm_output(1)} -pin  "and#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#63.itm}
load net {and.dcpl#45} -pin  "and#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load inst "not#293" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1671 -attr oid 1668 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#293} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#293" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#66.itm}
load net {not#293.itm} -pin  "not#293" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#293.itm}
load inst "and#51" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1672 -attr oid 1669 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#51} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#51" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#52.itm}
load net {not#293.itm} -pin  "and#51" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#293.itm}
load net {and.dcpl#47} -pin  "and#51" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load inst "and#52" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1673 -attr oid 1670 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#52} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#33} -pin  "and#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#47} -pin  "and#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load net {and.dcpl#48} -pin  "and#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load inst "and#53" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1674 -attr oid 1671 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#53} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#48} -pin  "and#53" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load net {and.dcpl#30} -pin  "and#53" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#49} -pin  "and#53" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load inst "and#54" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1675 -attr oid 1672 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#54} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(1)} -pin  "and#54" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#31.itm}
load net {fsm_output(2)} -pin  "and#54" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#58.itm}
load net {and.dcpl#50} -pin  "and#54" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load inst "not#287" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1676 -attr oid 1673 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#287} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#287" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#51.itm}
load net {not#287.itm} -pin  "not#287" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#287.itm}
load inst "and#55" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1677 -attr oid 1674 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#55} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#50} -pin  "and#55" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {not#287.itm} -pin  "and#55" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#287.itm}
load net {and.dcpl#51} -pin  "and#55" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load inst "not#263" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1678 -attr oid 1675 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#263} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#263" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#38.itm}
load net {not#263.itm} -pin  "not#263" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#263.itm}
load inst "and#57" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1679 -attr oid 1676 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#57} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#263.itm} -pin  "and#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#263.itm}
load net {fsm_output(4)} -pin  "and#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#53.itm}
load net {fsm_output(0)} -pin  "and#57" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#61.itm}
load net {and.dcpl#53} -pin  "and#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load inst "and#58" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1680 -attr oid 1677 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#58} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#53} -pin  "and#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load net {and.dcpl#51} -pin  "and#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#54} -pin  "and#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load inst "and#59" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1681 -attr oid 1678 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#59} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#48} -pin  "and#59" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#48}
load net {and.dcpl#43} -pin  "and#59" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#55} -pin  "and#59" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load inst "and#60" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1682 -attr oid 1679 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#60} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#32} -pin  "and#60" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {fsm_output(5)} -pin  "and#60" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#53.itm}
load net {and.dcpl#56} -pin  "and#60" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load inst "and#61" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1683 -attr oid 1680 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#61} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#56} -pin  "and#61" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {and.dcpl#31} -pin  "and#61" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and.dcpl#57} -pin  "and#61" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load inst "and#62" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1684 -attr oid 1681 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#62} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#57} -pin  "and#62" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and.dcpl#30} -pin  "and#62" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#58} -pin  "and#62" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load inst "not#294" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1685 -attr oid 1682 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#294} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#294" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#57.itm}
load net {not#294.itm} -pin  "not#294" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#294.itm}
load inst "and#63" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1686 -attr oid 1683 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#63} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#294.itm} -pin  "and#63" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#294.itm}
load net {fsm_output(0)} -pin  "and#63" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#62.itm}
load net {and.dcpl#59} -pin  "and#63" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load inst "not#264" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1687 -attr oid 1684 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#264} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#264" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#39.itm}
load net {not#264.itm} -pin  "not#264" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#264.itm}
load inst "and#65" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1688 -attr oid 1685 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#65} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#264.itm} -pin  "and#65" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#264.itm}
load net {fsm_output(5)} -pin  "and#65" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#54.itm}
load net {and.dcpl#59} -pin  "and#65" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#59}
load net {and.dcpl#61} -pin  "and#65" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load inst "and#66" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1689 -attr oid 1686 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#66} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#61} -pin  "and#66" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#51} -pin  "and#66" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#51}
load net {and.dcpl#62} -pin  "and#66" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load inst "and#67" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1690 -attr oid 1687 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#67} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#57} -pin  "and#67" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#57}
load net {and.dcpl#43} -pin  "and#67" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#63} -pin  "and#67" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load inst "and#68" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1691 -attr oid 1688 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#68} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#56} -pin  "and#68" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {and.dcpl#47} -pin  "and#68" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load net {and.dcpl#64} -pin  "and#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load inst "and#69" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1692 -attr oid 1689 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#69} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#64} -pin  "and#69" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and.dcpl#30} -pin  "and#69" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#65} -pin  "and#69" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load inst "and#70" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1693 -attr oid 1690 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#70} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#64} -pin  "and#70" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#64}
load net {and.dcpl#43} -pin  "and#70" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#66} -pin  "and#70" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load inst "not#265" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1694 -attr oid 1691 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#265} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#265" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#40.itm}
load net {not#265.itm} -pin  "not#265" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#265.itm}
load inst "and#71" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1695 -attr oid 1692 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#71} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#265.itm} -pin  "and#71" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#265.itm}
load net {fsm_output(6)} -pin  "and#71" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#49.itm}
load net {and.dcpl#67} -pin  "and#71" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load inst "not#299" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1696 -attr oid 1693 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#299} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#299" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#58.itm}
load net {not#299.itm} -pin  "not#299" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#299.itm}
load inst "and#72" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1697 -attr oid 1694 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#72} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#67} -pin  "and#72" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {not#299.itm} -pin  "and#72" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#299.itm}
load net {and.dcpl#68} -pin  "and#72" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load inst "and#73" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1698 -attr oid 1695 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#73} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#68} -pin  "and#73" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {and.dcpl#31} -pin  "and#73" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and.dcpl#69} -pin  "and#73" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load inst "and#74" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1699 -attr oid 1696 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#74} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#69} -pin  "and#74" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#30} -pin  "and#74" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#70} -pin  "and#74" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load inst "nor#80" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1700 -attr oid 1697 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#80} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor#80" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#61.itm}
load net {fsm_output(4)} -pin  "nor#80" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#58.itm}
load net {and.dcpl#71} -pin  "nor#80" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load inst "and#76" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1701 -attr oid 1698 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#76} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#67} -pin  "and#76" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and.dcpl#71} -pin  "and#76" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#72} -pin  "and#76" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load inst "and#77" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1702 -attr oid 1699 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#77} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#72} -pin  "and#77" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load net {and.dcpl#37} -pin  "and#77" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#73} -pin  "and#77" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load inst "and#78" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1703 -attr oid 1700 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#78} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#69} -pin  "and#78" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#69}
load net {and.dcpl#43} -pin  "and#78" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#74} -pin  "and#78" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load inst "and#79" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1704 -attr oid 1701 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#79} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#68} -pin  "and#79" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {and.dcpl#47} -pin  "and#79" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load net {and.dcpl#75} -pin  "and#79" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#75}
load inst "and#80" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1705 -attr oid 1702 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#80} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#75} -pin  "and#80" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#75}
load net {and.dcpl#30} -pin  "and#80" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#76} -pin  "and#80" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load inst "and#81" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1706 -attr oid 1703 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#81} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#75} -pin  "and#81" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#75}
load net {and.dcpl#43} -pin  "and#81" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#77} -pin  "and#81" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load inst "and#82" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1707 -attr oid 1704 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#82} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#67} -pin  "and#82" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {fsm_output(5)} -pin  "and#82" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#55.itm}
load net {and.dcpl#78} -pin  "and#82" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#78}
load inst "and#83" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1708 -attr oid 1705 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#83} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#78} -pin  "and#83" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#78}
load net {and.dcpl#31} -pin  "and#83" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and.dcpl#79} -pin  "and#83" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#79}
load inst "and#84" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1709 -attr oid 1706 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#84} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#79} -pin  "and#84" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#79}
load net {and.dcpl#30} -pin  "and#84" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#80} -pin  "and#84" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#80}
load inst "and#85" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1710 -attr oid 1707 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#85} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#79} -pin  "and#85" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#79}
load net {and.dcpl#43} -pin  "and#85" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#81} -pin  "and#85" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load inst "and#86" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1711 -attr oid 1708 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#86} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#78} -pin  "and#86" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#78}
load net {and.dcpl#47} -pin  "and#86" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#47}
load net {and.dcpl#82} -pin  "and#86" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#82}
load inst "and#87" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1712 -attr oid 1709 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#87} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#82} -pin  "and#87" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#82}
load net {and.dcpl#30} -pin  "and#87" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#83} -pin  "and#87" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load inst "and#88" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1713 -attr oid 1710 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#88} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#82} -pin  "and#88" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#82}
load net {and.dcpl#43} -pin  "and#88" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#84} -pin  "and#88" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load inst "not#296" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1714 -attr oid 1711 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#296} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#296" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#59.itm}
load net {not#296.itm} -pin  "not#296" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#296.itm}
load inst "and#89" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1715 -attr oid 1712 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#89} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#296.itm} -pin  "and#89" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#296.itm}
load net {fsm_output(7)} -pin  "and#89" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#56.itm}
load net {and.dcpl#85} -pin  "and#89" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#85}
load inst "and#90" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1716 -attr oid 1713 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#90} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#33} -pin  "and#90" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#85} -pin  "and#90" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#85}
load net {and.dcpl#86} -pin  "and#90" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#86}
load inst "and#91" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1717 -attr oid 1714 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#91} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#86} -pin  "and#91" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#86}
load net {and.dcpl#30} -pin  "and#91" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#87} -pin  "and#91" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#87}
load inst "and#92" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1718 -attr oid 1715 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#92} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#86} -pin  "and#92" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#86}
load net {and.dcpl#37} -pin  "and#92" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and.dcpl#88} -pin  "and#92" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load inst "and#93" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1719 -attr oid 1716 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#93} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#86} -pin  "and#93" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#86}
load net {and.dcpl#43} -pin  "and#93" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#89} -pin  "and#93" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load inst "and#94" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1720 -attr oid 1717 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#94} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(4)} -pin  "and#94" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#26.itm}
load net {fsm_output(7)} -pin  "and#94" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#57.itm}
load net {and.dcpl#90} -pin  "and#94" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#90}
load inst "and#95" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1721 -attr oid 1718 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#95} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#33} -pin  "and#95" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#33}
load net {and.dcpl#90} -pin  "and#95" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#90}
load net {and.dcpl#91} -pin  "and#95" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#91}
load inst "and#96" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1722 -attr oid 1719 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#96} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#91} -pin  "and#96" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#91}
load net {and.dcpl#30} -pin  "and#96" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#92} -pin  "and#96" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load inst "and#97" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1723 -attr oid 1720 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#97} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#91} -pin  "and#97" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#91}
load net {and.dcpl#43} -pin  "and#97" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#93} -pin  "and#97" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load inst "and#98" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1724 -attr oid 1721 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#98} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#56} -pin  "and#98" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {and.dcpl#85} -pin  "and#98" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#85}
load net {and.dcpl#94} -pin  "and#98" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#94}
load inst "and#99" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1725 -attr oid 1722 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#99} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#94} -pin  "and#99" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#94}
load net {and.dcpl#30} -pin  "and#99" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#95} -pin  "and#99" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#95}
load inst "and#100" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1726 -attr oid 1723 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#100} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#94} -pin  "and#100" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#94}
load net {and.dcpl#43} -pin  "and#100" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#96} -pin  "and#100" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load inst "and#101" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1727 -attr oid 1724 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#101} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#56} -pin  "and#101" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#56}
load net {and.dcpl#90} -pin  "and#101" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#90}
load net {and.dcpl#97} -pin  "and#101" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load inst "and#102" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1728 -attr oid 1725 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#102} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#97} -pin  "and#102" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load net {and.dcpl#30} -pin  "and#102" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#98} -pin  "and#102" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load inst "and#103" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1729 -attr oid 1726 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#103} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#97} -pin  "and#103" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#97}
load net {and.dcpl#43} -pin  "and#103" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#99} -pin  "and#103" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load inst "and#104" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1730 -attr oid 1727 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#104} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#68} -pin  "and#104" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {and.dcpl#85} -pin  "and#104" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#85}
load net {and.dcpl#100} -pin  "and#104" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#100}
load inst "and#105" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1731 -attr oid 1728 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#105} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#100} -pin  "and#105" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#100}
load net {and.dcpl#30} -pin  "and#105" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#101} -pin  "and#105" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#101}
load inst "and#106" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1732 -attr oid 1729 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#106} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#100} -pin  "and#106" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#100}
load net {and.dcpl#43} -pin  "and#106" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#102} -pin  "and#106" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load inst "and#107" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1733 -attr oid 1730 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#107} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#68} -pin  "and#107" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#68}
load net {and.dcpl#90} -pin  "and#107" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#90}
load net {and.dcpl#103} -pin  "and#107" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#103}
load inst "and#108" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1734 -attr oid 1731 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#108} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#103} -pin  "and#108" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#103}
load net {and.dcpl#30} -pin  "and#108" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#104} -pin  "and#108" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#104}
load inst "and#109" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1735 -attr oid 1732 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#109} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#103} -pin  "and#109" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#103}
load net {and.dcpl#43} -pin  "and#109" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#105} -pin  "and#109" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load inst "and#110" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1736 -attr oid 1733 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#110} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#78} -pin  "and#110" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#78}
load net {and.dcpl#85} -pin  "and#110" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#85}
load net {and.dcpl#106} -pin  "and#110" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#106}
load inst "and#111" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1737 -attr oid 1734 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#111} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#106} -pin  "and#111" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#106}
load net {and.dcpl#30} -pin  "and#111" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#107} -pin  "and#111" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#107}
load inst "and#112" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1738 -attr oid 1735 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#112} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#106} -pin  "and#112" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#106}
load net {and.dcpl#43} -pin  "and#112" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#108} -pin  "and#112" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load inst "and#113" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1739 -attr oid 1736 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#113} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#78} -pin  "and#113" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#78}
load net {and.dcpl#90} -pin  "and#113" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#90}
load net {and.dcpl#109} -pin  "and#113" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#109}
load inst "and#114" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1740 -attr oid 1737 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#114} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#109} -pin  "and#114" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#109}
load net {and.dcpl#30} -pin  "and#114" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and.dcpl#110} -pin  "and#114" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load inst "and#115" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1741 -attr oid 1738 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#115} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#109} -pin  "and#115" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#109}
load net {and.dcpl#43} -pin  "and#115" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#43}
load net {and.dcpl#111} -pin  "and#115" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load inst "and#116" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1742 -attr oid 1739 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#116} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#26} -pin  "and#116" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {fsm_output(2)} -pin  "and#116" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#59.itm}
load net {and.dcpl#112} -pin  "and#116" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#112}
load inst "nor#81" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1743 -attr oid 1740 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#81} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(8)} -pin  "nor#81" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#42.itm}
load net {fsm_output(4)} -pin  "nor#81" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#62.itm}
load net {and.dcpl#117} -pin  "nor#81" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#117}
load inst "nor" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1744 -attr oid 1741 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(7)} -pin  "nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#55.itm}
load net {fsm_output(3)} -pin  "nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#52.itm}
load net {and.dcpl#126} -pin  "nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load inst "nor#88" "nor(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1745 -attr oid 1742 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#88} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {fsm_output(6)} -pin  "nor#88" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#48.itm}
load net {fsm_output(5)} -pin  "nor#88" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#63.itm}
load net {fsm_output(4)} -pin  "nor#88" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#60.itm}
load net {and.dcpl#128} -pin  "nor#88" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#128}
load inst "and#133" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1746 -attr oid 1743 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#133} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#128} -pin  "and#133" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#128}
load net {and.dcpl#126} -pin  "and#133" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#129} -pin  "and#133" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#129}
load inst "not#304" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1747 -attr oid 1744 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#304} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#304" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#66.itm}
load net {not#304.itm} -pin  "not#304" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#304.itm}
load inst "and#136" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1748 -attr oid 1745 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#136} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(1)} -pin  "and#136" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#70.itm}
load net {not#304.itm} -pin  "and#136" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#304.itm}
load net {and.dcpl#132} -pin  "and#136" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#132}
load inst "not#305" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1749 -attr oid 1746 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#305} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#305" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#67.itm}
load net {not#305.itm} -pin  "not#305" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#305.itm}
load inst "and#140" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1750 -attr oid 1747 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#140} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#45} -pin  "and#140" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load net {not#305.itm} -pin  "and#140" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#305.itm}
load net {fsm_output(3)} -pin  "and#140" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#46.itm}
load net {and.dcpl#136} -pin  "and#140" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#136}
load inst "not#289" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1751 -attr oid 1748 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#289} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#289" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#53.itm}
load net {not#289.itm} -pin  "not#289" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#289.itm}
load inst "and#141" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1752 -attr oid 1749 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#141} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#132} -pin  "and#141" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#132}
load net {not#289.itm} -pin  "and#141" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#289.itm}
load net {and.dcpl#137} -pin  "and#141" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#137}
load inst "and#142" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1753 -attr oid 1750 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#142} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#53} -pin  "and#142" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#53}
load net {and.dcpl#137} -pin  "and#142" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#137}
load net {and.dcpl#138} -pin  "and#142" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#138}
load inst "and#143" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1754 -attr oid 1751 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#143} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#61} -pin  "and#143" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#61}
load net {and.dcpl#137} -pin  "and#143" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#137}
load net {and.dcpl#139} -pin  "and#143" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#139}
load inst "nor#77" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1755 -attr oid 1752 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#77} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(2)} -pin  "nor#77" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#70.itm}
load net {fsm_output(3)} -pin  "nor#77" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#54.itm}
load net {and.dcpl#142} -pin  "nor#77" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#142}
load inst "and#147" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1756 -attr oid 1753 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#147} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and#268.cse} -pin  "and#147" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268.cse}
load net {and.dcpl#142} -pin  "and#147" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#142}
load net {and.dcpl#143} -pin  "and#147" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load inst "and#148" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1757 -attr oid 1754 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#148} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#72} -pin  "and#148" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#72}
load net {and.dcpl#143} -pin  "and#148" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and.dcpl#144} -pin  "and#148" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#144}
load inst "and#153" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1758 -attr oid 1755 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#153} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#86} -pin  "and#153" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#86}
load net {and.dcpl#143} -pin  "and#153" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and.dcpl#149} -pin  "and#153" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#149}
load inst "and#155" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1759 -attr oid 1756 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#155} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#34} -pin  "and#155" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and.dcpl#143} -pin  "and#155" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#143}
load net {and.dcpl#151} -pin  "and#155" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#151}
load inst "not#324" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1760 -attr oid 1757 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#324} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#324" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#57.itm}
load net {not#324.itm} -pin  "not#324" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#324.itm}
load inst "not#300" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1761 -attr oid 1758 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#300} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#300" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#59.itm}
load net {not#300.itm} -pin  "not#300" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#300.itm}
load inst "and#161" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1762 -attr oid 1759 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#161} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {fsm_output(8)} -pin  "and#161" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#25.itm}
load net {not#324.itm} -pin  "and#161" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#324.itm}
load net {not#300.itm} -pin  "and#161" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#300.itm}
load net {and.dcpl#31} -pin  "and#161" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#31}
load net {and.dcpl#157} -pin  "and#161" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load inst "not#154" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1763 -attr oid 1760 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#154} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#154" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#37.itm}
load net {not#154.itm} -pin  "not#154" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#154.itm}
load inst "not#155" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1764 -attr oid 1761 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#155} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#155" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#38.itm}
load net {not#155.itm} -pin  "not#155" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#155.itm}
load inst "or#224" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1765 -attr oid 1762 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#224} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {not#154.itm} -pin  "or#224" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#154.itm}
load net {not#155.itm} -pin  "or#224" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#155.itm}
load net {fsm_output(8)} -pin  "or#224" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#12.itm}
load net {or.tmp#56} -pin  "or#224" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#56}
load inst "nor#76" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1766 -attr oid 1763 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#76} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(8)} -pin  "nor#76" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#45.itm}
load net {fsm_output(0)} -pin  "nor#76" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#69.itm}
load net {and.dcpl#164} -pin  "nor#76" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#164}
load inst "and#169" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1767 -attr oid 1764 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#169} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#164} -pin  "and#169" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#164}
load net {and.dcpl#50} -pin  "and#169" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {and.dcpl#165} -pin  "and#169" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#165}
load inst "mux#79" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1768 -attr oid 1765 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#79} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#52.cse} -pin  "mux#79" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#52.cse}
load net {and.cse} -pin  "mux#79" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.cse}
load net {fsm_output(1)} -pin  "mux#79" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#43.itm}
load net {mux#79.itm} -pin  "mux#79" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#79.itm}
load inst "or#271" "or(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1769 -attr oid 1766 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#271} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {fsm_output(1)} -pin  "or#271" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#28.itm}
load net {fsm_output(0)} -pin  "or#271" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#30.itm}
load net {fsm_output(7)} -pin  "or#271" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#24.itm}
load net {fsm_output(6)} -pin  "or#271" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#22.itm}
load net {fsm_output(4)} -pin  "or#271" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#22.itm}
load net {fsm_output(5)} -pin  "or#271" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#22.itm}
load net {or#271.itm} -pin  "or#271" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#271.itm}
load inst "and#252" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1770 -attr oid 1767 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#252} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#271.itm} -pin  "and#252" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#271.itm}
load net {fsm_output(8)} -pin  "and#252" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#5.itm}
load net {and#252.itm} -pin  "and#252" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#252.itm}
load inst "mux#80" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1771 -attr oid 1768 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#80} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#79.itm} -pin  "mux#80" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#79.itm}
load net {and#252.itm} -pin  "mux#80" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#252.itm}
load net {fsm_output(2)} -pin  "mux#80" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#30.itm}
load net {mux#80.itm} -pin  "mux#80" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#80.itm}
load inst "mux#81" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1772 -attr oid 1769 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#81} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {mux#80.itm} -pin  "mux#81" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#80.itm}
load net {fsm_output(8)} -pin  "mux#81" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#27.itm}
load net {fsm_output(3)} -pin  "mux#81" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#27.itm}
load net {mux.tmp#81} -pin  "mux#81" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#81}
load inst "and#245" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1773 -attr oid 1770 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#245} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(4)} -pin  "and#245" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#35.itm}
load net {fsm_output(5)} -pin  "and#245" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#36.itm}
load net {fsm_output(6)} -pin  "and#245" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#35.itm}
load net {and#245.itm} -pin  "and#245" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#245.itm}
load inst "mux#84" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1774 -attr oid 1771 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#84} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and.dcpl#128} -pin  "mux#84" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#128}
load net {and#245.itm} -pin  "mux#84" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#245.itm}
load net {fsm_output(7)} -pin  "mux#84" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#37.itm}
load net {mux.tmp#84} -pin  "mux#84" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#84}
load inst "not#306" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1775 -attr oid 1772 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#306} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#306" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#68.itm}
load net {not#306.itm} -pin  "not#306" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#306.itm}
load inst "and#187" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1776 -attr oid 1773 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#187} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and#268.cse} -pin  "and#187" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268.cse}
load net {not#306.itm} -pin  "and#187" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#306.itm}
load net {and.dcpl#182} -pin  "and#187" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#182}
load inst "nor#46" "nor(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1777 -attr oid 1774 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#46} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,6)"
load net {fsm_output(2)} -pin  "nor#46" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#40.itm}
load net {and#268.cse} -pin  "nor#46" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#268.cse}
load net {fsm_output(7)} -pin  "nor#46" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#45.itm}
load net {fsm_output(4)} -pin  "nor#46" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#38.itm}
load net {fsm_output(5)} -pin  "nor#46" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#40.itm}
load net {fsm_output(6)} -pin  "nor#46" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#40.itm}
load net {not.tmp#93} -pin  "nor#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not.tmp#93}
load inst "mux#108" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1778 -attr oid 1775 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#108} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#299.cse} -pin  "mux#108" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#299.cse}
load net {or#282.cse} -pin  "mux#108" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#282.cse}
load net {fsm_output(4)} -pin  "mux#108" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#44.itm}
load net {mux.tmp#108} -pin  "mux#108" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#108}
load inst "and#225" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1779 -attr oid 1776 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#225} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#164} -pin  "and#225" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#164}
load net {and.dcpl#25} -pin  "and#225" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#25}
load net {and.dcpl#220} -pin  "and#225" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#220}
load inst "mux#121" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1780 -attr oid 1777 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#121} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {and.dcpl#128} -pin  "mux#121" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#128}
load net {and#8.cse} -pin  "mux#121" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#8.cse}
load net {fsm_output(7)} -pin  "mux#121" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#48.itm}
load net {mux.tmp#121} -pin  "mux#121" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux.tmp#121}
load inst "and#174" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1781 -attr oid 1778 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#174} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#157} -pin  "and#174" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#157}
load net {and.dcpl#30} -pin  "and#174" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {STAGE_LOOP:i(3:0).sva:mx0c1} -pin  "and#174" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva:mx0c1}
load inst "VEC_LOOP:or#5" "or(15,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1782 -attr oid 1779 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,15)"
load net {and.dcpl#55} -pin  "VEC_LOOP:or#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#63} -pin  "VEC_LOOP:or#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#66} -pin  "VEC_LOOP:or#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {and.dcpl#74} -pin  "VEC_LOOP:or#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#77} -pin  "VEC_LOOP:or#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#81} -pin  "VEC_LOOP:or#5" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#84} -pin  "VEC_LOOP:or#5" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#89} -pin  "VEC_LOOP:or#5" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#93} -pin  "VEC_LOOP:or#5" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#96} -pin  "VEC_LOOP:or#5" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#99} -pin  "VEC_LOOP:or#5" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#102} -pin  "VEC_LOOP:or#5" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#105} -pin  "VEC_LOOP:or#5" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#108} -pin  "VEC_LOOP:or#5" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#111} -pin  "VEC_LOOP:or#5" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:or#5.cse} -pin  "VEC_LOOP:or#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.cse}
load inst "VEC_LOOP:or#13" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1783 -attr oid 1780 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {and.dcpl#70} -pin  "VEC_LOOP:or#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#70}
load net {and.dcpl#87} -pin  "VEC_LOOP:or#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#87}
load net {and.dcpl#101} -pin  "VEC_LOOP:or#13" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#101}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:or#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load inst "VEC_LOOP:mux1h#10" "mux1h(7,6)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1784 -attr oid 1781 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#10} -attr area 17.895508 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(6,7)"
load net {z.out#10(4)} -pin  "VEC_LOOP:mux1h#10" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm}
load net {z.out#10(5)} -pin  "VEC_LOOP:mux1h#10" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm}
load net {z.out#10(6)} -pin  "VEC_LOOP:mux1h#10" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm}
load net {z.out#10(7)} -pin  "VEC_LOOP:mux1h#10" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm}
load net {z.out#10(8)} -pin  "VEC_LOOP:mux1h#10" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm}
load net {z.out#10(9)} -pin  "VEC_LOOP:mux1h#10" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(9-4).itm}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(4)} -pin  "VEC_LOOP:mux1h#10" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(5)} -pin  "VEC_LOOP:mux1h#10" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(6)} -pin  "VEC_LOOP:mux1h#10" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(7)} -pin  "VEC_LOOP:mux1h#10" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(8)} -pin  "VEC_LOOP:mux1h#10" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(9)} -pin  "VEC_LOOP:mux1h#10" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(9-4).itm}
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h#10" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h#10" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h#10" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm}
load net {z.out#6(6)} -pin  "VEC_LOOP:mux1h#10" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm}
load net {z.out#6(7)} -pin  "VEC_LOOP:mux1h#10" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm}
load net {z.out#6(8)} -pin  "VEC_LOOP:mux1h#10" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(8-3).itm}
load net {z.out#8(4)} -pin  "VEC_LOOP:mux1h#10" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm}
load net {z.out#8(5)} -pin  "VEC_LOOP:mux1h#10" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm}
load net {z.out#8(6)} -pin  "VEC_LOOP:mux1h#10" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm}
load net {z.out#8(7)} -pin  "VEC_LOOP:mux1h#10" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm}
load net {z.out#8(8)} -pin  "VEC_LOOP:mux1h#10" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm}
load net {z.out#8(9)} -pin  "VEC_LOOP:mux1h#10" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(9-4).itm}
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#10" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#11.itm}
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h#10" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#11.itm}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h#10" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#11.itm}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h#10" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#11.itm}
load net {z.out#6(6)} -pin  "VEC_LOOP:mux1h#10" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#11.itm}
load net {z.out#6(7)} -pin  "VEC_LOOP:mux1h#10" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#11.itm}
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#10" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#6.itm}
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#10" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#6.itm}
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h#10" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#6.itm}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h#10" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#6.itm}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h#10" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#6.itm}
load net {z.out#6(6)} -pin  "VEC_LOOP:mux1h#10" {A5(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#6.itm}
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#10" {A6(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0).itm}
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#10" {A6(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0).itm}
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#10" {A6(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0).itm}
load net {z.out#6(3)} -pin  "VEC_LOOP:mux1h#10" {A6(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0).itm}
load net {z.out#6(4)} -pin  "VEC_LOOP:mux1h#10" {A6(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0).itm}
load net {z.out#6(5)} -pin  "VEC_LOOP:mux1h#10" {A6(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0).itm}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#10" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#10" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {COMP_LOOP:twiddle_f:or#6.rgt} -pin  "VEC_LOOP:mux1h#10" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1785 -attr oid 1782 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.rgt}
load net {VEC_LOOP:or#5.cse} -pin  "VEC_LOOP:mux1h#10" {S3} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1786 -attr oid 1783 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.cse}
load net {COMP_LOOP:twiddle_f:or#7.rgt} -pin  "VEC_LOOP:mux1h#10" {S4} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1787 -attr oid 1784 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7.rgt}
load net {COMP_LOOP:twiddle_f:or#8.cse} -pin  "VEC_LOOP:mux1h#10" {S5} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1788 -attr oid 1785 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.cse}
load net {and.dcpl#87} -pin  "VEC_LOOP:mux1h#10" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#87}
load net {VEC_LOOP:mux1h#10.itm(0)} -pin  "VEC_LOOP:mux1h#10" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#10.itm}
load net {VEC_LOOP:mux1h#10.itm(1)} -pin  "VEC_LOOP:mux1h#10" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#10.itm}
load net {VEC_LOOP:mux1h#10.itm(2)} -pin  "VEC_LOOP:mux1h#10" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#10.itm}
load net {VEC_LOOP:mux1h#10.itm(3)} -pin  "VEC_LOOP:mux1h#10" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#10.itm}
load net {VEC_LOOP:mux1h#10.itm(4)} -pin  "VEC_LOOP:mux1h#10" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#10.itm}
load net {VEC_LOOP:mux1h#10.itm(5)} -pin  "VEC_LOOP:mux1h#10" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#10.itm}
load inst "VEC_LOOP:mux1h#8" "mux1h(7,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1789 -attr oid 1786 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8} -attr area 2.983418 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,7)"
load net {z.out#10(3)} -pin  "VEC_LOOP:mux1h#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(3).itm}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(3)} -pin  "VEC_LOOP:mux1h#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(3).itm}
load net {z.out#6(2)} -pin  "VEC_LOOP:mux1h#8" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(2).itm}
load net {z.out#8(3)} -pin  "VEC_LOOP:mux1h#8" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(3).itm}
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#8" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#13.itm}
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#8" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#8" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(3)#1.itm}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#8" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#8" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {COMP_LOOP:twiddle_f:or#6.rgt} -pin  "VEC_LOOP:mux1h#8" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1790 -attr oid 1787 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.rgt}
load net {VEC_LOOP:or#5.cse} -pin  "VEC_LOOP:mux1h#8" {S3} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1791 -attr oid 1788 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.cse}
load net {COMP_LOOP:twiddle_f:or#7.rgt} -pin  "VEC_LOOP:mux1h#8" {S4} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1792 -attr oid 1789 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7.rgt}
load net {COMP_LOOP:twiddle_f:or#8.cse} -pin  "VEC_LOOP:mux1h#8" {S5} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1793 -attr oid 1790 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#8.cse}
load net {and.dcpl#87} -pin  "VEC_LOOP:mux1h#8" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#87}
load net {VEC_LOOP:mux1h#8.itm} -pin  "VEC_LOOP:mux1h#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#8.itm}
load inst "not#318" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1794 -attr oid 1791 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#318} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#318" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#63.itm}
load net {not#318.itm} -pin  "not#318" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#318.itm}
load inst "or#216" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1795 -attr oid 1792 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#216} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {fsm_output(6)} -pin  "or#216" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#26.itm}
load net {fsm_output(7)} -pin  "or#216" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#59.itm}
load net {or#216.itm} -pin  "or#216" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#216.itm}
load inst "and#128" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1796 -attr oid 1793 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#128} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#3} -pin  "and#128" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#3}
load net {not#318.itm} -pin  "and#128" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#318.itm}
load net {or#216.itm} -pin  "and#128" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#216.itm}
load net {and.dcpl#30} -pin  "and#128" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and#128.itm} -pin  "and#128" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#128.itm}
load inst "VEC_LOOP:mux1h#6" "mux1h(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1797 -attr oid 1794 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6} -attr area 2.599395 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,6)"
load net {z.out#10(2)} -pin  "VEC_LOOP:mux1h#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(2).itm}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(2)} -pin  "VEC_LOOP:mux1h#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(2).itm}
load net {z.out#6(1)} -pin  "VEC_LOOP:mux1h#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(1).itm}
load net {z.out#8(2)} -pin  "VEC_LOOP:mux1h#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(2).itm}
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#6" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(2)#1.itm}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#6" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#6" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {COMP_LOOP:twiddle_f:or#6.rgt} -pin  "VEC_LOOP:mux1h#6" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1798 -attr oid 1795 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.rgt}
load net {VEC_LOOP:or#5.cse} -pin  "VEC_LOOP:mux1h#6" {S3} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1799 -attr oid 1796 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.cse}
load net {COMP_LOOP:twiddle_f:or#7.rgt} -pin  "VEC_LOOP:mux1h#6" {S4} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1800 -attr oid 1797 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#7.rgt}
load net {and#128.itm} -pin  "VEC_LOOP:mux1h#6" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#128.itm}
load net {VEC_LOOP:mux1h#6.itm} -pin  "VEC_LOOP:mux1h#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#6.itm}
load inst "or#214" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1801 -attr oid 1798 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#214} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {or#247.cse} -pin  "or#214" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#247.cse}
load net {fsm_output(7)} -pin  "or#214" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#58.itm}
load net {or#214.itm} -pin  "or#214" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#214.itm}
load inst "and#123" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1802 -attr oid 1799 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {or#214.itm} -pin  "and#123" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#214.itm}
load net {and.dcpl#117} -pin  "and#123" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#117}
load net {and.dcpl#30} -pin  "and#123" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and#123.itm} -pin  "and#123" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.itm}
load inst "VEC_LOOP:mux1h#4" "mux1h(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1803 -attr oid 1800 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#4} -attr area 2.215372 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,5)"
load net {z.out#10(1)} -pin  "VEC_LOOP:mux1h#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(1).itm}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(1)} -pin  "VEC_LOOP:mux1h#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(1).itm}
load net {z.out#6(0)} -pin  "VEC_LOOP:mux1h#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#11.psp.sva:mx0w2)(0).itm}
load net {z.out#8(1)} -pin  "VEC_LOOP:mux1h#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:mux1h#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(1)#1.itm}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#4" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#4" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {COMP_LOOP:twiddle_f:or#6.rgt} -pin  "VEC_LOOP:mux1h#4" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1804 -attr oid 1801 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#6.rgt}
load net {VEC_LOOP:or#5.cse} -pin  "VEC_LOOP:mux1h#4" {S3} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1805 -attr oid 1802 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.cse}
load net {and#123.itm} -pin  "VEC_LOOP:mux1h#4" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#123.itm}
load net {VEC_LOOP:mux1h#4.itm} -pin  "VEC_LOOP:mux1h#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#4.itm}
load inst "not#266" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1806 -attr oid 1803 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#266} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#266" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#41.itm}
load net {not#266.itm} -pin  "not#266" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#266.itm}
load inst "and#119" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1807 -attr oid 1804 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#119} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {or#30.cse} -pin  "and#119" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load net {not#266.itm} -pin  "and#119" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#266.itm}
load net {and.dcpl#30} -pin  "and#119" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#30}
load net {and#119.itm} -pin  "and#119" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#119.itm}
load inst "VEC_LOOP:mux1h#2" "mux1h(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1808 -attr oid 1805 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#2} -attr area 1.831349 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,4)"
load net {z.out#10(0)} -pin  "VEC_LOOP:mux1h#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva:mx0w0)(0).itm}
load net {VEC_LOOP:acc#10.cse#2.sva:mx0w1(0)} -pin  "VEC_LOOP:mux1h#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#2.sva:mx0w1)(0).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:mux1h#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(0)#1.itm}
load net {z.out#8(0)} -pin  "VEC_LOOP:mux1h#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#4.sva:mx0w3)(0).itm}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h#2" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#2" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and#119.itm} -pin  "VEC_LOOP:mux1h#2" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#119.itm}
load net {VEC_LOOP:or#5.cse} -pin  "VEC_LOOP:mux1h#2" {S3} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1809 -attr oid 1806 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#5.cse}
load net {VEC_LOOP:mux1h#2.itm} -pin  "VEC_LOOP:mux1h#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#2.itm}
load inst "and#42" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1810 -attr oid 1807 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#42} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#34} -pin  "and#42" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#34}
load net {and.dcpl#37} -pin  "and#42" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#37}
load net {and#42.itm} -pin  "and#42" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#42.itm}
load inst "and#50" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1811 -attr oid 1808 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#50} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#45} -pin  "and#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#45}
load net {and.dcpl#42} -pin  "and#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#42}
load net {and#50.itm} -pin  "and#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#50.itm}
load inst "VEC_LOOP:mux1h" "mux1h(37,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1812 -attr oid 1809 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h} -attr area 72.516540 -attr delay 2.850000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(5,37)"
load net {VEC_LOOP:acc.psp.sva:mx0w0(0)} -pin  "VEC_LOOP:mux1h" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(1)} -pin  "VEC_LOOP:mux1h" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(2)} -pin  "VEC_LOOP:mux1h" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(3)} -pin  "VEC_LOOP:mux1h" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {VEC_LOOP:acc.psp.sva:mx0w0(4)} -pin  "VEC_LOOP:mux1h" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc.psp.sva:mx0w0}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(0)} -pin  "VEC_LOOP:mux1h" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(1)} -pin  "VEC_LOOP:mux1h" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(2)} -pin  "VEC_LOOP:mux1h" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(3)} -pin  "VEC_LOOP:mux1h" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(4)} -pin  "VEC_LOOP:mux1h" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg}
load net {VEC_LOOP:acc#10.cse#1.sva(5)} -pin  "VEC_LOOP:mux1h" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(6)} -pin  "VEC_LOOP:mux1h" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(7)} -pin  "VEC_LOOP:mux1h" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(8)} -pin  "VEC_LOOP:mux1h" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(9)} -pin  "VEC_LOOP:mux1h" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(9-5)#1.itm}
load net {z.out#8(5)} -pin  "VEC_LOOP:mux1h" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm}
load net {z.out#8(6)} -pin  "VEC_LOOP:mux1h" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm}
load net {z.out#8(7)} -pin  "VEC_LOOP:mux1h" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm}
load net {z.out#8(8)} -pin  "VEC_LOOP:mux1h" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm}
load net {z.out#8(9)} -pin  "VEC_LOOP:mux1h" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(9-5).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(5)} -pin  "VEC_LOOP:mux1h" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(6)} -pin  "VEC_LOOP:mux1h" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(7)} -pin  "VEC_LOOP:mux1h" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(8)} -pin  "VEC_LOOP:mux1h" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(9)} -pin  "VEC_LOOP:mux1h" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(9-5).itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(4)} -pin  "VEC_LOOP:mux1h" {A6(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(5)} -pin  "VEC_LOOP:mux1h" {A6(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(6)} -pin  "VEC_LOOP:mux1h" {A6(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(7)} -pin  "VEC_LOOP:mux1h" {A6(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(8)} -pin  "VEC_LOOP:mux1h" {A6(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(8-4)#1.itm}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(5)} -pin  "VEC_LOOP:mux1h" {A7(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(6)} -pin  "VEC_LOOP:mux1h" {A7(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(7)} -pin  "VEC_LOOP:mux1h" {A7(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(8)} -pin  "VEC_LOOP:mux1h" {A7(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(9)} -pin  "VEC_LOOP:mux1h" {A7(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(5)} -pin  "VEC_LOOP:mux1h" {A8(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(6)} -pin  "VEC_LOOP:mux1h" {A8(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(7)} -pin  "VEC_LOOP:mux1h" {A8(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(8)} -pin  "VEC_LOOP:mux1h" {A8(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(9)} -pin  "VEC_LOOP:mux1h" {A8(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(9-5).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(3)} -pin  "VEC_LOOP:mux1h" {A9(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#314.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(4)} -pin  "VEC_LOOP:mux1h" {A9(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#314.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(0)} -pin  "VEC_LOOP:mux1h" {A9(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#314.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(1)} -pin  "VEC_LOOP:mux1h" {A9(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#314.itm}
load net {COMP_LOOP-13:twiddle_f:mul.psp.sva(7)} -pin  "VEC_LOOP:mux1h" {A9(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#314.itm}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(5)} -pin  "VEC_LOOP:mux1h" {A10(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(6)} -pin  "VEC_LOOP:mux1h" {A10(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(7)} -pin  "VEC_LOOP:mux1h" {A10(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(8)} -pin  "VEC_LOOP:mux1h" {A10(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(9)} -pin  "VEC_LOOP:mux1h" {A10(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(5)} -pin  "VEC_LOOP:mux1h" {A11(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(6)} -pin  "VEC_LOOP:mux1h" {A11(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(7)} -pin  "VEC_LOOP:mux1h" {A11(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(8)} -pin  "VEC_LOOP:mux1h" {A11(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(9)} -pin  "VEC_LOOP:mux1h" {A11(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(5)} -pin  "VEC_LOOP:mux1h" {A12(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(6)} -pin  "VEC_LOOP:mux1h" {A12(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(7)} -pin  "VEC_LOOP:mux1h" {A12(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(8)} -pin  "VEC_LOOP:mux1h" {A12(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(9)} -pin  "VEC_LOOP:mux1h" {A12(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(9-5).itm}
load net {z.out#10(5)} -pin  "VEC_LOOP:mux1h" {A13(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm}
load net {z.out#10(6)} -pin  "VEC_LOOP:mux1h" {A13(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm}
load net {z.out#10(7)} -pin  "VEC_LOOP:mux1h" {A13(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm}
load net {z.out#10(8)} -pin  "VEC_LOOP:mux1h" {A13(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm}
load net {z.out#10(9)} -pin  "VEC_LOOP:mux1h" {A13(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(9-5).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(2)} -pin  "VEC_LOOP:mux1h" {A14(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#325.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(3)} -pin  "VEC_LOOP:mux1h" {A14(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#325.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(4)} -pin  "VEC_LOOP:mux1h" {A14(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#325.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(0)} -pin  "VEC_LOOP:mux1h" {A14(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#325.itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#1.reg(1)} -pin  "VEC_LOOP:mux1h" {A14(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#325.itm}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(5)} -pin  "VEC_LOOP:mux1h" {A15(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(6)} -pin  "VEC_LOOP:mux1h" {A15(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(7)} -pin  "VEC_LOOP:mux1h" {A15(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(8)} -pin  "VEC_LOOP:mux1h" {A15(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(9)} -pin  "VEC_LOOP:mux1h" {A15(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(5)} -pin  "VEC_LOOP:mux1h" {A16(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(6)} -pin  "VEC_LOOP:mux1h" {A16(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(7)} -pin  "VEC_LOOP:mux1h" {A16(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(8)} -pin  "VEC_LOOP:mux1h" {A16(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(9)} -pin  "VEC_LOOP:mux1h" {A16(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(5)} -pin  "VEC_LOOP:mux1h" {A17(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(6)} -pin  "VEC_LOOP:mux1h" {A17(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(7)} -pin  "VEC_LOOP:mux1h" {A17(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(8)} -pin  "VEC_LOOP:mux1h" {A17(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(9)} -pin  "VEC_LOOP:mux1h" {A17(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(5)} -pin  "VEC_LOOP:mux1h" {A18(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(6)} -pin  "VEC_LOOP:mux1h" {A18(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(7)} -pin  "VEC_LOOP:mux1h" {A18(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(8)} -pin  "VEC_LOOP:mux1h" {A18(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(9)} -pin  "VEC_LOOP:mux1h" {A18(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(5)} -pin  "VEC_LOOP:mux1h" {A19(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(6)} -pin  "VEC_LOOP:mux1h" {A19(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(7)} -pin  "VEC_LOOP:mux1h" {A19(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(8)} -pin  "VEC_LOOP:mux1h" {A19(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(9)} -pin  "VEC_LOOP:mux1h" {A19(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(5)} -pin  "VEC_LOOP:mux1h" {A20(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(6)} -pin  "VEC_LOOP:mux1h" {A20(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(7)} -pin  "VEC_LOOP:mux1h" {A20(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(8)} -pin  "VEC_LOOP:mux1h" {A20(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(9)} -pin  "VEC_LOOP:mux1h" {A20(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(5)} -pin  "VEC_LOOP:mux1h" {A21(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(6)} -pin  "VEC_LOOP:mux1h" {A21(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(7)} -pin  "VEC_LOOP:mux1h" {A21(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(8)} -pin  "VEC_LOOP:mux1h" {A21(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(9)} -pin  "VEC_LOOP:mux1h" {A21(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(9-5).itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(1)} -pin  "VEC_LOOP:mux1h" {A22(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(2)} -pin  "VEC_LOOP:mux1h" {A22(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(3)} -pin  "VEC_LOOP:mux1h" {A22(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(4)} -pin  "VEC_LOOP:mux1h" {A22(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(5)} -pin  "VEC_LOOP:mux1h" {A22(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(5-1)#1.itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(5)} -pin  "VEC_LOOP:mux1h" {A23(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(6)} -pin  "VEC_LOOP:mux1h" {A23(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(7)} -pin  "VEC_LOOP:mux1h" {A23(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(8)} -pin  "VEC_LOOP:mux1h" {A23(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(9)} -pin  "VEC_LOOP:mux1h" {A23(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(5)} -pin  "VEC_LOOP:mux1h" {A24(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(6)} -pin  "VEC_LOOP:mux1h" {A24(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(7)} -pin  "VEC_LOOP:mux1h" {A24(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(8)} -pin  "VEC_LOOP:mux1h" {A24(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(9)} -pin  "VEC_LOOP:mux1h" {A24(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(5)} -pin  "VEC_LOOP:mux1h" {A25(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(6)} -pin  "VEC_LOOP:mux1h" {A25(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(7)} -pin  "VEC_LOOP:mux1h" {A25(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(8)} -pin  "VEC_LOOP:mux1h" {A25(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(9)} -pin  "VEC_LOOP:mux1h" {A25(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(5)} -pin  "VEC_LOOP:mux1h" {A26(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(6)} -pin  "VEC_LOOP:mux1h" {A26(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(7)} -pin  "VEC_LOOP:mux1h" {A26(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(8)} -pin  "VEC_LOOP:mux1h" {A26(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(9)} -pin  "VEC_LOOP:mux1h" {A26(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(5)} -pin  "VEC_LOOP:mux1h" {A27(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(6)} -pin  "VEC_LOOP:mux1h" {A27(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(7)} -pin  "VEC_LOOP:mux1h" {A27(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(8)} -pin  "VEC_LOOP:mux1h" {A27(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(9)} -pin  "VEC_LOOP:mux1h" {A27(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(5)} -pin  "VEC_LOOP:mux1h" {A28(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(6)} -pin  "VEC_LOOP:mux1h" {A28(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(7)} -pin  "VEC_LOOP:mux1h" {A28(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(8)} -pin  "VEC_LOOP:mux1h" {A28(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(9)} -pin  "VEC_LOOP:mux1h" {A28(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(5)} -pin  "VEC_LOOP:mux1h" {A29(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(6)} -pin  "VEC_LOOP:mux1h" {A29(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(7)} -pin  "VEC_LOOP:mux1h" {A29(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(8)} -pin  "VEC_LOOP:mux1h" {A29(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(9)} -pin  "VEC_LOOP:mux1h" {A29(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(5)} -pin  "VEC_LOOP:mux1h" {A30(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(6)} -pin  "VEC_LOOP:mux1h" {A30(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(7)} -pin  "VEC_LOOP:mux1h" {A30(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(8)} -pin  "VEC_LOOP:mux1h" {A30(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(9)} -pin  "VEC_LOOP:mux1h" {A30(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(5)} -pin  "VEC_LOOP:mux1h" {A31(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(6)} -pin  "VEC_LOOP:mux1h" {A31(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(7)} -pin  "VEC_LOOP:mux1h" {A31(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(8)} -pin  "VEC_LOOP:mux1h" {A31(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(9)} -pin  "VEC_LOOP:mux1h" {A31(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(5)} -pin  "VEC_LOOP:mux1h" {A32(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(6)} -pin  "VEC_LOOP:mux1h" {A32(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(7)} -pin  "VEC_LOOP:mux1h" {A32(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(8)} -pin  "VEC_LOOP:mux1h" {A32(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(9)} -pin  "VEC_LOOP:mux1h" {A32(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(5)} -pin  "VEC_LOOP:mux1h" {A33(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(6)} -pin  "VEC_LOOP:mux1h" {A33(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(7)} -pin  "VEC_LOOP:mux1h" {A33(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(8)} -pin  "VEC_LOOP:mux1h" {A33(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(9)} -pin  "VEC_LOOP:mux1h" {A33(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(5)} -pin  "VEC_LOOP:mux1h" {A34(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(6)} -pin  "VEC_LOOP:mux1h" {A34(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(7)} -pin  "VEC_LOOP:mux1h" {A34(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(8)} -pin  "VEC_LOOP:mux1h" {A34(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(9)} -pin  "VEC_LOOP:mux1h" {A34(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(5)} -pin  "VEC_LOOP:mux1h" {A35(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(6)} -pin  "VEC_LOOP:mux1h" {A35(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(7)} -pin  "VEC_LOOP:mux1h" {A35(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(8)} -pin  "VEC_LOOP:mux1h" {A35(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(9)} -pin  "VEC_LOOP:mux1h" {A35(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(9-5).itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(5)} -pin  "VEC_LOOP:mux1h" {A36(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(6)} -pin  "VEC_LOOP:mux1h" {A36(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(7)} -pin  "VEC_LOOP:mux1h" {A36(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(8)} -pin  "VEC_LOOP:mux1h" {A36(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(9)} -pin  "VEC_LOOP:mux1h" {A36(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(9-5).itm}
load net {and.dcpl#35} -pin  "VEC_LOOP:mux1h" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#35}
load net {and#42.itm} -pin  "VEC_LOOP:mux1h" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#42.itm}
load net {and.dcpl#41} -pin  "VEC_LOOP:mux1h" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and#50.itm} -pin  "VEC_LOOP:mux1h" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#50.itm}
load net {and.dcpl#49} -pin  "VEC_LOOP:mux1h" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#54} -pin  "VEC_LOOP:mux1h" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and.dcpl#55} -pin  "VEC_LOOP:mux1h" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#58} -pin  "VEC_LOOP:mux1h" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#62} -pin  "VEC_LOOP:mux1h" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {and.dcpl#63} -pin  "VEC_LOOP:mux1h" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#65} -pin  "VEC_LOOP:mux1h" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#66} -pin  "VEC_LOOP:mux1h" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:mux1h" {S13} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1813 -attr oid 1810 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load net {and.dcpl#73} -pin  "VEC_LOOP:mux1h" {S14} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {and.dcpl#74} -pin  "VEC_LOOP:mux1h" {S15} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#76} -pin  "VEC_LOOP:mux1h" {S16} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and.dcpl#77} -pin  "VEC_LOOP:mux1h" {S17} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#80} -pin  "VEC_LOOP:mux1h" {S18} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#80}
load net {and.dcpl#81} -pin  "VEC_LOOP:mux1h" {S19} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#83} -pin  "VEC_LOOP:mux1h" {S20} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {and.dcpl#84} -pin  "VEC_LOOP:mux1h" {S21} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#88} -pin  "VEC_LOOP:mux1h" {S22} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load net {and.dcpl#89} -pin  "VEC_LOOP:mux1h" {S23} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#92} -pin  "VEC_LOOP:mux1h" {S24} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and.dcpl#93} -pin  "VEC_LOOP:mux1h" {S25} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#95} -pin  "VEC_LOOP:mux1h" {S26} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#95}
load net {and.dcpl#96} -pin  "VEC_LOOP:mux1h" {S27} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#98} -pin  "VEC_LOOP:mux1h" {S28} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {and.dcpl#99} -pin  "VEC_LOOP:mux1h" {S29} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#102} -pin  "VEC_LOOP:mux1h" {S30} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#104} -pin  "VEC_LOOP:mux1h" {S31} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#104}
load net {and.dcpl#105} -pin  "VEC_LOOP:mux1h" {S32} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#107} -pin  "VEC_LOOP:mux1h" {S33} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#107}
load net {and.dcpl#108} -pin  "VEC_LOOP:mux1h" {S34} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#110} -pin  "VEC_LOOP:mux1h" {S35} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {and.dcpl#111} -pin  "VEC_LOOP:mux1h" {S36} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:mux1h.itm(0)} -pin  "VEC_LOOP:mux1h" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(1)} -pin  "VEC_LOOP:mux1h" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(2)} -pin  "VEC_LOOP:mux1h" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(3)} -pin  "VEC_LOOP:mux1h" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load net {VEC_LOOP:mux1h.itm(4)} -pin  "VEC_LOOP:mux1h" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h.itm}
load inst "not#148" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1814 -attr oid 1811 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#148} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {or#30.cse} -pin  "not#148" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load net {not#148.itm} -pin  "not#148" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#148.itm}
load inst "mux#63" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1815 -attr oid 1812 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#63} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#148.itm} -pin  "mux#63" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#148.itm}
load net {fsm_output(1)} -pin  "mux#63" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#64.itm}
load net {fsm_output(3)} -pin  "mux#63" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#20.itm}
load net {mux#63.itm} -pin  "mux#63" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#63.itm}
load inst "and#117" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1816 -attr oid 1813 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#117} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#63.itm} -pin  "and#117" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#63.itm}
load net {and.dcpl#112} -pin  "and#117" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#112}
load net {and#117.itm} -pin  "and#117" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#117.itm}
load inst "VEC_LOOP:mux1h#1" "mux1h(35,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1817 -attr oid 1814 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#1} -attr area 13.736062 -attr delay 2.850000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,35)"
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(4).itm}
load net {VEC_LOOP:acc#10.cse#1.sva(4)} -pin  "VEC_LOOP:mux1h#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(4)#1.itm}
load net {z.out#8(4)} -pin  "VEC_LOOP:mux1h#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(4).itm}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(4)} -pin  "VEC_LOOP:mux1h#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(4).itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(3)} -pin  "VEC_LOOP:mux1h#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(3)#1.itm}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(4)} -pin  "VEC_LOOP:mux1h#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(4).itm}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(4)} -pin  "VEC_LOOP:mux1h#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(4).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(2)} -pin  "VEC_LOOP:mux1h#1" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-13:twiddle_f:mul.psp.sva(6:0))(2)#1.itm}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(4)} -pin  "VEC_LOOP:mux1h#1" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(4).itm}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(4)} -pin  "VEC_LOOP:mux1h#1" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(4).itm}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(4)} -pin  "VEC_LOOP:mux1h#1" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(4).itm}
load net {z.out#10(4)} -pin  "VEC_LOOP:mux1h#1" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(4).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(1)} -pin  "VEC_LOOP:mux1h#1" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-13:twiddle_f:mul.psp.sva(6:0))(1)#1.itm}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(4)} -pin  "VEC_LOOP:mux1h#1" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(4).itm}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(4)} -pin  "VEC_LOOP:mux1h#1" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(4).itm}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(4)} -pin  "VEC_LOOP:mux1h#1" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(4).itm}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(4)} -pin  "VEC_LOOP:mux1h#1" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(4).itm}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(4)} -pin  "VEC_LOOP:mux1h#1" {A17(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(4).itm}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(4)} -pin  "VEC_LOOP:mux1h#1" {A18(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(4).itm}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(4)} -pin  "VEC_LOOP:mux1h#1" {A19(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(4).itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(0)} -pin  "VEC_LOOP:mux1h#1" {A20(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-17:twiddle_f:lshift.itm)(0)#1.itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(4)} -pin  "VEC_LOOP:mux1h#1" {A21(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(4).itm}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(4)} -pin  "VEC_LOOP:mux1h#1" {A22(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(4).itm}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(4)} -pin  "VEC_LOOP:mux1h#1" {A23(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(4).itm}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(4)} -pin  "VEC_LOOP:mux1h#1" {A24(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(4).itm}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(4)} -pin  "VEC_LOOP:mux1h#1" {A25(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(4).itm}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(4)} -pin  "VEC_LOOP:mux1h#1" {A26(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(4).itm}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(4)} -pin  "VEC_LOOP:mux1h#1" {A27(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(4).itm}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(4)} -pin  "VEC_LOOP:mux1h#1" {A28(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(4).itm}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(4)} -pin  "VEC_LOOP:mux1h#1" {A29(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(4).itm}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(4)} -pin  "VEC_LOOP:mux1h#1" {A30(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(4).itm}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(4)} -pin  "VEC_LOOP:mux1h#1" {A31(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(4).itm}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(4)} -pin  "VEC_LOOP:mux1h#1" {A32(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(4).itm}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(4)} -pin  "VEC_LOOP:mux1h#1" {A33(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(4).itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(4)} -pin  "VEC_LOOP:mux1h#1" {A34(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(4).itm}
load net {and#117.itm} -pin  "VEC_LOOP:mux1h#1" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#117.itm}
load net {and.dcpl#41} -pin  "VEC_LOOP:mux1h#1" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#1" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#49} -pin  "VEC_LOOP:mux1h#1" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#54} -pin  "VEC_LOOP:mux1h#1" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and.dcpl#55} -pin  "VEC_LOOP:mux1h#1" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#58} -pin  "VEC_LOOP:mux1h#1" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#62} -pin  "VEC_LOOP:mux1h#1" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {and.dcpl#63} -pin  "VEC_LOOP:mux1h#1" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#65} -pin  "VEC_LOOP:mux1h#1" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#66} -pin  "VEC_LOOP:mux1h#1" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:mux1h#1" {S11} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1818 -attr oid 1815 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load net {and.dcpl#73} -pin  "VEC_LOOP:mux1h#1" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {and.dcpl#74} -pin  "VEC_LOOP:mux1h#1" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#76} -pin  "VEC_LOOP:mux1h#1" {S14} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and.dcpl#77} -pin  "VEC_LOOP:mux1h#1" {S15} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#80} -pin  "VEC_LOOP:mux1h#1" {S16} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#80}
load net {and.dcpl#81} -pin  "VEC_LOOP:mux1h#1" {S17} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#83} -pin  "VEC_LOOP:mux1h#1" {S18} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {and.dcpl#84} -pin  "VEC_LOOP:mux1h#1" {S19} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#88} -pin  "VEC_LOOP:mux1h#1" {S20} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#88}
load net {and.dcpl#89} -pin  "VEC_LOOP:mux1h#1" {S21} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#92} -pin  "VEC_LOOP:mux1h#1" {S22} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and.dcpl#93} -pin  "VEC_LOOP:mux1h#1" {S23} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#95} -pin  "VEC_LOOP:mux1h#1" {S24} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#95}
load net {and.dcpl#96} -pin  "VEC_LOOP:mux1h#1" {S25} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#98} -pin  "VEC_LOOP:mux1h#1" {S26} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {and.dcpl#99} -pin  "VEC_LOOP:mux1h#1" {S27} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#102} -pin  "VEC_LOOP:mux1h#1" {S28} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#104} -pin  "VEC_LOOP:mux1h#1" {S29} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#104}
load net {and.dcpl#105} -pin  "VEC_LOOP:mux1h#1" {S30} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#107} -pin  "VEC_LOOP:mux1h#1" {S31} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#107}
load net {and.dcpl#108} -pin  "VEC_LOOP:mux1h#1" {S32} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#110} -pin  "VEC_LOOP:mux1h#1" {S33} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {and.dcpl#111} -pin  "VEC_LOOP:mux1h#1" {S34} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:mux1h#1.itm} -pin  "VEC_LOOP:mux1h#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#1.itm}
load inst "not#149" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1819 -attr oid 1816 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#149} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#149" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#31.itm}
load net {not#149.itm} -pin  "not#149" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#149.itm}
load inst "nor#24" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1820 -attr oid 1817 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#24} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(1)} -pin  "nor#24" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#34.itm}
load net {not#149.itm} -pin  "nor#24" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#149.itm}
load net {nor#24.itm} -pin  "nor#24" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#24.itm}
load inst "nor#49" "nor(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1821 -attr oid 1818 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#49} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {nor#24.itm} -pin  "nor#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#24.itm}
load net {fsm_output(4)} -pin  "nor#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#29.itm}
load net {fsm_output(5)} -pin  "nor#49" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#29.itm}
load net {fsm_output(6)} -pin  "nor#49" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#29.itm}
load net {nor#49.itm} -pin  "nor#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#49.itm}
load inst "mux#64" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1822 -attr oid 1819 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#64} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {nor#49.itm} -pin  "mux#64" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#49.itm}
load net {fsm_output(1)} -pin  "mux#64" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#65.itm}
load net {fsm_output(3)} -pin  "mux#64" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#21.itm}
load net {mux#64.itm} -pin  "mux#64" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#64.itm}
load inst "and#120" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1823 -attr oid 1820 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#120} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#64.itm} -pin  "and#120" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#64.itm}
load net {and.dcpl#112} -pin  "and#120" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#112}
load net {and#120.itm} -pin  "and#120" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#120.itm}
load inst "VEC_LOOP:mux1h#3" "mux1h(34,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1824 -attr oid 1821 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#3} -attr area 13.352039 -attr delay 2.850000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,34)"
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(3)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(3)} -pin  "VEC_LOOP:mux1h#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(3)#2.itm}
load net {z.out#8(3)} -pin  "VEC_LOOP:mux1h#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(3).itm}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(3)} -pin  "VEC_LOOP:mux1h#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(3).itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(2)} -pin  "VEC_LOOP:mux1h#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(2)#1.itm}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(3)} -pin  "VEC_LOOP:mux1h#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(3).itm}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(3)} -pin  "VEC_LOOP:mux1h#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(3).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(1)} -pin  "VEC_LOOP:mux1h#3" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-13:twiddle_f:mul.psp.sva(6:0))(1)#2.itm}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(3)} -pin  "VEC_LOOP:mux1h#3" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(3).itm}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(3)} -pin  "VEC_LOOP:mux1h#3" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(3).itm}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(3)} -pin  "VEC_LOOP:mux1h#3" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(3).itm}
load net {z.out#10(3)} -pin  "VEC_LOOP:mux1h#3" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(3).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(0)} -pin  "VEC_LOOP:mux1h#3" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-13:twiddle_f:mul.psp.sva(6:0))(0)#1.itm}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(3)} -pin  "VEC_LOOP:mux1h#3" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(3).itm}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(3)} -pin  "VEC_LOOP:mux1h#3" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(3).itm}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(3)} -pin  "VEC_LOOP:mux1h#3" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(3).itm}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(3)} -pin  "VEC_LOOP:mux1h#3" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(3).itm}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(3)} -pin  "VEC_LOOP:mux1h#3" {A17(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(3).itm}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(3)} -pin  "VEC_LOOP:mux1h#3" {A18(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(3).itm}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(3)} -pin  "VEC_LOOP:mux1h#3" {A19(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(3).itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(3)} -pin  "VEC_LOOP:mux1h#3" {A20(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(3).itm}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(3)} -pin  "VEC_LOOP:mux1h#3" {A21(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(3).itm}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(3)} -pin  "VEC_LOOP:mux1h#3" {A22(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(3).itm}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(3)} -pin  "VEC_LOOP:mux1h#3" {A23(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(3).itm}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(3)} -pin  "VEC_LOOP:mux1h#3" {A24(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(3).itm}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(3)} -pin  "VEC_LOOP:mux1h#3" {A25(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(3).itm}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(3)} -pin  "VEC_LOOP:mux1h#3" {A26(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(3).itm}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(3)} -pin  "VEC_LOOP:mux1h#3" {A27(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(3).itm}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(3)} -pin  "VEC_LOOP:mux1h#3" {A28(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(3).itm}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(3)} -pin  "VEC_LOOP:mux1h#3" {A29(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(3).itm}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(3)} -pin  "VEC_LOOP:mux1h#3" {A30(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(3).itm}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(3)} -pin  "VEC_LOOP:mux1h#3" {A31(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(3).itm}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(3)} -pin  "VEC_LOOP:mux1h#3" {A32(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(3).itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(3)} -pin  "VEC_LOOP:mux1h#3" {A33(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(3).itm}
load net {and#120.itm} -pin  "VEC_LOOP:mux1h#3" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#120.itm}
load net {and.dcpl#41} -pin  "VEC_LOOP:mux1h#3" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#3" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#49} -pin  "VEC_LOOP:mux1h#3" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#54} -pin  "VEC_LOOP:mux1h#3" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and.dcpl#55} -pin  "VEC_LOOP:mux1h#3" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#58} -pin  "VEC_LOOP:mux1h#3" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#62} -pin  "VEC_LOOP:mux1h#3" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {and.dcpl#63} -pin  "VEC_LOOP:mux1h#3" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#65} -pin  "VEC_LOOP:mux1h#3" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#66} -pin  "VEC_LOOP:mux1h#3" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:mux1h#3" {S11} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1825 -attr oid 1822 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load net {and.dcpl#73} -pin  "VEC_LOOP:mux1h#3" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#73}
load net {and.dcpl#74} -pin  "VEC_LOOP:mux1h#3" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#76} -pin  "VEC_LOOP:mux1h#3" {S14} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and.dcpl#77} -pin  "VEC_LOOP:mux1h#3" {S15} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#80} -pin  "VEC_LOOP:mux1h#3" {S16} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#80}
load net {and.dcpl#81} -pin  "VEC_LOOP:mux1h#3" {S17} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#83} -pin  "VEC_LOOP:mux1h#3" {S18} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {and.dcpl#84} -pin  "VEC_LOOP:mux1h#3" {S19} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#89} -pin  "VEC_LOOP:mux1h#3" {S20} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#92} -pin  "VEC_LOOP:mux1h#3" {S21} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and.dcpl#93} -pin  "VEC_LOOP:mux1h#3" {S22} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#95} -pin  "VEC_LOOP:mux1h#3" {S23} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#95}
load net {and.dcpl#96} -pin  "VEC_LOOP:mux1h#3" {S24} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#98} -pin  "VEC_LOOP:mux1h#3" {S25} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {and.dcpl#99} -pin  "VEC_LOOP:mux1h#3" {S26} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#102} -pin  "VEC_LOOP:mux1h#3" {S27} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#104} -pin  "VEC_LOOP:mux1h#3" {S28} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#104}
load net {and.dcpl#105} -pin  "VEC_LOOP:mux1h#3" {S29} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#107} -pin  "VEC_LOOP:mux1h#3" {S30} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#107}
load net {and.dcpl#108} -pin  "VEC_LOOP:mux1h#3" {S31} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#110} -pin  "VEC_LOOP:mux1h#3" {S32} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {and.dcpl#111} -pin  "VEC_LOOP:mux1h#3" {S33} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:mux1h#3.itm} -pin  "VEC_LOOP:mux1h#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#3.itm}
load inst "mux#65" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1826 -attr oid 1823 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#65} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#30.cse} -pin  "mux#65" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load net {or#215.cse} -pin  "mux#65" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#215.cse}
load net {fsm_output(1)} -pin  "mux#65" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#35.itm}
load net {mux#65.itm} -pin  "mux#65" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#65.itm}
load inst "not#151" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1827 -attr oid 1824 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#151} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#65.itm} -pin  "not#151" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#65.itm}
load net {not#151.itm} -pin  "not#151" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#151.itm}
load inst "mux#66" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1828 -attr oid 1825 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#66} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#151.itm} -pin  "mux#66" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#151.itm}
load net {fsm_output(1)} -pin  "mux#66" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#66.itm}
load net {fsm_output(3)} -pin  "mux#66" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#22.itm}
load net {mux#66.itm} -pin  "mux#66" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#66.itm}
load inst "and#124" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1829 -attr oid 1826 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#124} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#66.itm} -pin  "and#124" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#66.itm}
load net {and.dcpl#112} -pin  "and#124" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#112}
load net {and#124.itm} -pin  "and#124" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#124.itm}
load inst "VEC_LOOP:mux1h#5" "mux1h(33,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1830 -attr oid 1827 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#5} -attr area 12.968016 -attr delay 2.850000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,33)"
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(2)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(2)} -pin  "VEC_LOOP:mux1h#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(2)#2.itm}
load net {z.out#8(2)} -pin  "VEC_LOOP:mux1h#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(2).itm}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(2)} -pin  "VEC_LOOP:mux1h#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(2).itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(1)} -pin  "VEC_LOOP:mux1h#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(1)#1.itm}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(2)} -pin  "VEC_LOOP:mux1h#5" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(2).itm}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(2)} -pin  "VEC_LOOP:mux1h#5" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(2).itm}
load net {reg(COMP_LOOP-13:twiddle_f:mul.psp)#2.reg(0)} -pin  "VEC_LOOP:mux1h#5" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-13:twiddle_f:mul.psp.sva(6:0))(0)#2.itm}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(2)} -pin  "VEC_LOOP:mux1h#5" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(2).itm}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(2)} -pin  "VEC_LOOP:mux1h#5" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(2).itm}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(2)} -pin  "VEC_LOOP:mux1h#5" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(2).itm}
load net {z.out#10(2)} -pin  "VEC_LOOP:mux1h#5" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(2).itm}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(2)} -pin  "VEC_LOOP:mux1h#5" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(2).itm}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(2)} -pin  "VEC_LOOP:mux1h#5" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(2).itm}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(2)} -pin  "VEC_LOOP:mux1h#5" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(2).itm}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(2)} -pin  "VEC_LOOP:mux1h#5" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(2).itm}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(2)} -pin  "VEC_LOOP:mux1h#5" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(2).itm}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(2)} -pin  "VEC_LOOP:mux1h#5" {A17(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(2).itm}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(2)} -pin  "VEC_LOOP:mux1h#5" {A18(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(2).itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(2)} -pin  "VEC_LOOP:mux1h#5" {A19(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(2).itm}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(2)} -pin  "VEC_LOOP:mux1h#5" {A20(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(2).itm}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(2)} -pin  "VEC_LOOP:mux1h#5" {A21(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(2).itm}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(2)} -pin  "VEC_LOOP:mux1h#5" {A22(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(2).itm}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(2)} -pin  "VEC_LOOP:mux1h#5" {A23(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(2).itm}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(2)} -pin  "VEC_LOOP:mux1h#5" {A24(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(2).itm}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(2)} -pin  "VEC_LOOP:mux1h#5" {A25(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(2).itm}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(2)} -pin  "VEC_LOOP:mux1h#5" {A26(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(2).itm}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(2)} -pin  "VEC_LOOP:mux1h#5" {A27(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(2).itm}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(2)} -pin  "VEC_LOOP:mux1h#5" {A28(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(2).itm}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(2)} -pin  "VEC_LOOP:mux1h#5" {A29(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(2).itm}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(2)} -pin  "VEC_LOOP:mux1h#5" {A30(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(2).itm}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(2)} -pin  "VEC_LOOP:mux1h#5" {A31(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(2).itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(2)} -pin  "VEC_LOOP:mux1h#5" {A32(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(2).itm}
load net {and#124.itm} -pin  "VEC_LOOP:mux1h#5" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#124.itm}
load net {and.dcpl#41} -pin  "VEC_LOOP:mux1h#5" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#5" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#49} -pin  "VEC_LOOP:mux1h#5" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#54} -pin  "VEC_LOOP:mux1h#5" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and.dcpl#55} -pin  "VEC_LOOP:mux1h#5" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#58} -pin  "VEC_LOOP:mux1h#5" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#62} -pin  "VEC_LOOP:mux1h#5" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#62}
load net {and.dcpl#63} -pin  "VEC_LOOP:mux1h#5" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#65} -pin  "VEC_LOOP:mux1h#5" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#66} -pin  "VEC_LOOP:mux1h#5" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:mux1h#5" {S11} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1831 -attr oid 1828 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load net {and.dcpl#74} -pin  "VEC_LOOP:mux1h#5" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#76} -pin  "VEC_LOOP:mux1h#5" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and.dcpl#77} -pin  "VEC_LOOP:mux1h#5" {S14} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#80} -pin  "VEC_LOOP:mux1h#5" {S15} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#80}
load net {and.dcpl#81} -pin  "VEC_LOOP:mux1h#5" {S16} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#83} -pin  "VEC_LOOP:mux1h#5" {S17} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {and.dcpl#84} -pin  "VEC_LOOP:mux1h#5" {S18} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#89} -pin  "VEC_LOOP:mux1h#5" {S19} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#92} -pin  "VEC_LOOP:mux1h#5" {S20} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and.dcpl#93} -pin  "VEC_LOOP:mux1h#5" {S21} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#95} -pin  "VEC_LOOP:mux1h#5" {S22} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#95}
load net {and.dcpl#96} -pin  "VEC_LOOP:mux1h#5" {S23} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#98} -pin  "VEC_LOOP:mux1h#5" {S24} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {and.dcpl#99} -pin  "VEC_LOOP:mux1h#5" {S25} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#102} -pin  "VEC_LOOP:mux1h#5" {S26} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#104} -pin  "VEC_LOOP:mux1h#5" {S27} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#104}
load net {and.dcpl#105} -pin  "VEC_LOOP:mux1h#5" {S28} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#107} -pin  "VEC_LOOP:mux1h#5" {S29} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#107}
load net {and.dcpl#108} -pin  "VEC_LOOP:mux1h#5" {S30} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#110} -pin  "VEC_LOOP:mux1h#5" {S31} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {and.dcpl#111} -pin  "VEC_LOOP:mux1h#5" {S32} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:mux1h#5.itm} -pin  "VEC_LOOP:mux1h#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#5.itm}
load inst "mux#67" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1832 -attr oid 1829 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#67} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {or#30.cse} -pin  "mux#67" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load net {fsm_output(4)} -pin  "mux#67" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#54.itm}
load net {fsm_output(1)} -pin  "mux#67" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#36.itm}
load net {mux#67.itm} -pin  "mux#67" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#67.itm}
load inst "not#152" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1833 -attr oid 1830 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#152} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#67.itm} -pin  "not#152" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#67.itm}
load net {not#152.itm} -pin  "not#152" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#152.itm}
load inst "mux#68" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1834 -attr oid 1831 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#68} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {not#152.itm} -pin  "mux#68" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#152.itm}
load net {fsm_output(1)} -pin  "mux#68" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#67.itm}
load net {fsm_output(3)} -pin  "mux#68" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#23.itm}
load net {mux#68.itm} -pin  "mux#68" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#68.itm}
load inst "and#129" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1835 -attr oid 1832 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#129} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {mux#68.itm} -pin  "and#129" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#68.itm}
load net {and.dcpl#112} -pin  "and#129" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#112}
load net {and#129.itm} -pin  "and#129" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#129.itm}
load inst "VEC_LOOP:mux1h#7" "mux1h(32,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1836 -attr oid 1833 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#7} -attr area 12.583993 -attr delay 2.850000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,32)"
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:mux1h#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(1)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(1)} -pin  "VEC_LOOP:mux1h#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(1)#2.itm}
load net {z.out#8(1)} -pin  "VEC_LOOP:mux1h#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(1).itm}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(1)} -pin  "VEC_LOOP:mux1h#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(1).itm}
load net {COMP_LOOP-11:twiddle_f:mul.psp.sva(0)} -pin  "VEC_LOOP:mux1h#7" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-11:twiddle_f:mul.psp.sva)(0)#1.itm}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(1)} -pin  "VEC_LOOP:mux1h#7" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(1).itm}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(1)} -pin  "VEC_LOOP:mux1h#7" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(1).itm}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(1)} -pin  "VEC_LOOP:mux1h#7" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(1).itm}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(1)} -pin  "VEC_LOOP:mux1h#7" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(1).itm}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(1)} -pin  "VEC_LOOP:mux1h#7" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(1).itm}
load net {z.out#10(1)} -pin  "VEC_LOOP:mux1h#7" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(1).itm}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(1)} -pin  "VEC_LOOP:mux1h#7" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(1).itm}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(1)} -pin  "VEC_LOOP:mux1h#7" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(1).itm}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(1)} -pin  "VEC_LOOP:mux1h#7" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(1).itm}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(1)} -pin  "VEC_LOOP:mux1h#7" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(1).itm}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(1)} -pin  "VEC_LOOP:mux1h#7" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(1).itm}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(1)} -pin  "VEC_LOOP:mux1h#7" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(1).itm}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(1)} -pin  "VEC_LOOP:mux1h#7" {A17(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(1).itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(1)} -pin  "VEC_LOOP:mux1h#7" {A18(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(1).itm}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(1)} -pin  "VEC_LOOP:mux1h#7" {A19(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(1).itm}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(1)} -pin  "VEC_LOOP:mux1h#7" {A20(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(1).itm}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(1)} -pin  "VEC_LOOP:mux1h#7" {A21(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(1).itm}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(1)} -pin  "VEC_LOOP:mux1h#7" {A22(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(1).itm}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(1)} -pin  "VEC_LOOP:mux1h#7" {A23(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(1).itm}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(1)} -pin  "VEC_LOOP:mux1h#7" {A24(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(1).itm}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(1)} -pin  "VEC_LOOP:mux1h#7" {A25(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(1).itm}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(1)} -pin  "VEC_LOOP:mux1h#7" {A26(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(1).itm}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(1)} -pin  "VEC_LOOP:mux1h#7" {A27(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(1).itm}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(1)} -pin  "VEC_LOOP:mux1h#7" {A28(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(1).itm}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(1)} -pin  "VEC_LOOP:mux1h#7" {A29(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(1).itm}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(1)} -pin  "VEC_LOOP:mux1h#7" {A30(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(1).itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(1)} -pin  "VEC_LOOP:mux1h#7" {A31(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(1).itm}
load net {and#129.itm} -pin  "VEC_LOOP:mux1h#7" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#129.itm}
load net {and.dcpl#41} -pin  "VEC_LOOP:mux1h#7" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#7" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#49} -pin  "VEC_LOOP:mux1h#7" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#54} -pin  "VEC_LOOP:mux1h#7" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#54}
load net {and.dcpl#55} -pin  "VEC_LOOP:mux1h#7" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#58} -pin  "VEC_LOOP:mux1h#7" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#63} -pin  "VEC_LOOP:mux1h#7" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#65} -pin  "VEC_LOOP:mux1h#7" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#66} -pin  "VEC_LOOP:mux1h#7" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:mux1h#7" {S10} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1837 -attr oid 1834 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load net {and.dcpl#74} -pin  "VEC_LOOP:mux1h#7" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#76} -pin  "VEC_LOOP:mux1h#7" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and.dcpl#77} -pin  "VEC_LOOP:mux1h#7" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#80} -pin  "VEC_LOOP:mux1h#7" {S14} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#80}
load net {and.dcpl#81} -pin  "VEC_LOOP:mux1h#7" {S15} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#83} -pin  "VEC_LOOP:mux1h#7" {S16} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {and.dcpl#84} -pin  "VEC_LOOP:mux1h#7" {S17} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#89} -pin  "VEC_LOOP:mux1h#7" {S18} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#92} -pin  "VEC_LOOP:mux1h#7" {S19} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and.dcpl#93} -pin  "VEC_LOOP:mux1h#7" {S20} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#95} -pin  "VEC_LOOP:mux1h#7" {S21} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#95}
load net {and.dcpl#96} -pin  "VEC_LOOP:mux1h#7" {S22} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#98} -pin  "VEC_LOOP:mux1h#7" {S23} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {and.dcpl#99} -pin  "VEC_LOOP:mux1h#7" {S24} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#102} -pin  "VEC_LOOP:mux1h#7" {S25} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#104} -pin  "VEC_LOOP:mux1h#7" {S26} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#104}
load net {and.dcpl#105} -pin  "VEC_LOOP:mux1h#7" {S27} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#107} -pin  "VEC_LOOP:mux1h#7" {S28} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#107}
load net {and.dcpl#108} -pin  "VEC_LOOP:mux1h#7" {S29} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#110} -pin  "VEC_LOOP:mux1h#7" {S30} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {and.dcpl#111} -pin  "VEC_LOOP:mux1h#7" {S31} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:mux1h#7.itm} -pin  "VEC_LOOP:mux1h#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#7.itm}
load inst "or#217" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1838 -attr oid 1835 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#217} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#129} -pin  "or#217" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#129}
load net {fsm_output(1)} -pin  "or#217" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#68.itm}
load net {or#217.itm} -pin  "or#217" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#217.itm}
load inst "and#134" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1839 -attr oid 1836 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#134} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {or#217.itm} -pin  "and#134" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#217.itm}
load net {and.dcpl#112} -pin  "and#134" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#112}
load net {and#134.itm} -pin  "and#134" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#134.itm}
load inst "VEC_LOOP:mux1h#9" "mux1h(31,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1840 -attr oid 1837 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#9} -attr area 12.199970 -attr delay 2.850000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,31)"
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:mux1h#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(0)#2.itm}
load net {VEC_LOOP:acc#10.cse#1.sva(0)} -pin  "VEC_LOOP:mux1h#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#1.sva)(0)#2.itm}
load net {z.out#8(0)} -pin  "VEC_LOOP:mux1h#9" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#2.sva:mx0w2)(0).itm}
load net {VEC_LOOP:acc#10.cse#3.sva:mx0w2(0)} -pin  "VEC_LOOP:mux1h#9" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#3.sva:mx0w2)(0).itm}
load net {VEC_LOOP:acc#10.cse#4.sva:mx0w3(0)} -pin  "VEC_LOOP:mux1h#9" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#4.sva:mx0w3)(0).itm}
load net {VEC_LOOP:acc#10.cse#5.sva:mx0w4(0)} -pin  "VEC_LOOP:mux1h#9" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#5.sva:mx0w4)(0).itm}
load net {VEC_LOOP:acc#10.cse#6.sva:mx0w5(0)} -pin  "VEC_LOOP:mux1h#9" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#6.sva:mx0w5)(0).itm}
load net {VEC_LOOP:acc#10.cse#7.sva:mx0w6(0)} -pin  "VEC_LOOP:mux1h#9" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#7.sva:mx0w6)(0).itm}
load net {VEC_LOOP:acc#10.cse#8.sva:mx0w7(0)} -pin  "VEC_LOOP:mux1h#9" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#8.sva:mx0w7)(0).itm}
load net {z.out#10(0)} -pin  "VEC_LOOP:mux1h#9" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#9.sva:mx0w8)(0).itm}
load net {VEC_LOOP:acc#10.cse#10.sva:mx0w9(0)} -pin  "VEC_LOOP:mux1h#9" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#10.sva:mx0w9)(0).itm}
load net {VEC_LOOP:acc#10.cse#11.sva:mx0w10(0)} -pin  "VEC_LOOP:mux1h#9" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#11.sva:mx0w10)(0).itm}
load net {VEC_LOOP:acc#10.cse#12.sva:mx0w11(0)} -pin  "VEC_LOOP:mux1h#9" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#12.sva:mx0w11)(0).itm}
load net {VEC_LOOP:acc#10.cse#13.sva:mx0w12(0)} -pin  "VEC_LOOP:mux1h#9" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#13.sva:mx0w12)(0).itm}
load net {VEC_LOOP:acc#10.cse#14.sva:mx0w13(0)} -pin  "VEC_LOOP:mux1h#9" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#14.sva:mx0w13)(0).itm}
load net {VEC_LOOP:acc#10.cse#15.sva:mx0w14(0)} -pin  "VEC_LOOP:mux1h#9" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#15.sva:mx0w14)(0).itm}
load net {VEC_LOOP:acc#10.cse#16.sva:mx0w15(0)} -pin  "VEC_LOOP:mux1h#9" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#16.sva:mx0w15)(0).itm}
load net {VEC_LOOP:acc#10.cse#18.sva:mx0w17(0)} -pin  "VEC_LOOP:mux1h#9" {A17(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#18.sva:mx0w17)(0).itm}
load net {VEC_LOOP:acc#10.cse#19.sva:mx0w18(0)} -pin  "VEC_LOOP:mux1h#9" {A18(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#19.sva:mx0w18)(0).itm}
load net {VEC_LOOP:acc#10.cse#20.sva:mx0w19(0)} -pin  "VEC_LOOP:mux1h#9" {A19(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#20.sva:mx0w19)(0).itm}
load net {VEC_LOOP:acc#10.cse#21.sva:mx0w20(0)} -pin  "VEC_LOOP:mux1h#9" {A20(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#21.sva:mx0w20)(0).itm}
load net {VEC_LOOP:acc#10.cse#22.sva:mx0w21(0)} -pin  "VEC_LOOP:mux1h#9" {A21(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#22.sva:mx0w21)(0).itm}
load net {VEC_LOOP:acc#10.cse#23.sva:mx0w22(0)} -pin  "VEC_LOOP:mux1h#9" {A22(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#23.sva:mx0w22)(0).itm}
load net {VEC_LOOP:acc#10.cse#24.sva:mx0w23(0)} -pin  "VEC_LOOP:mux1h#9" {A23(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#24.sva:mx0w23)(0).itm}
load net {VEC_LOOP:acc#10.cse#26.sva:mx0w25(0)} -pin  "VEC_LOOP:mux1h#9" {A24(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#26.sva:mx0w25)(0).itm}
load net {VEC_LOOP:acc#10.cse#27.sva:mx0w26(0)} -pin  "VEC_LOOP:mux1h#9" {A25(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#27.sva:mx0w26)(0).itm}
load net {VEC_LOOP:acc#10.cse#28.sva:mx0w27(0)} -pin  "VEC_LOOP:mux1h#9" {A26(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#28.sva:mx0w27)(0).itm}
load net {VEC_LOOP:acc#10.cse#29.sva:mx0w28(0)} -pin  "VEC_LOOP:mux1h#9" {A27(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#29.sva:mx0w28)(0).itm}
load net {VEC_LOOP:acc#10.cse#30.sva:mx0w29(0)} -pin  "VEC_LOOP:mux1h#9" {A28(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#30.sva:mx0w29)(0).itm}
load net {VEC_LOOP:acc#10.cse#31.sva:mx0w30(0)} -pin  "VEC_LOOP:mux1h#9" {A29(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse#31.sva:mx0w30)(0).itm}
load net {VEC_LOOP:acc#10.cse.sva:mx0w31(0)} -pin  "VEC_LOOP:mux1h#9" {A30(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#10.cse.sva:mx0w31)(0).itm}
load net {and#134.itm} -pin  "VEC_LOOP:mux1h#9" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#134.itm}
load net {and.dcpl#41} -pin  "VEC_LOOP:mux1h#9" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load net {and.dcpl#44} -pin  "VEC_LOOP:mux1h#9" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#44}
load net {and.dcpl#49} -pin  "VEC_LOOP:mux1h#9" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#49}
load net {and.dcpl#55} -pin  "VEC_LOOP:mux1h#9" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#55}
load net {and.dcpl#58} -pin  "VEC_LOOP:mux1h#9" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#58}
load net {and.dcpl#63} -pin  "VEC_LOOP:mux1h#9" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#63}
load net {and.dcpl#65} -pin  "VEC_LOOP:mux1h#9" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#65}
load net {and.dcpl#66} -pin  "VEC_LOOP:mux1h#9" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#66}
load net {VEC_LOOP:or#13.cse} -pin  "VEC_LOOP:mux1h#9" {S9} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1841 -attr oid 1838 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#13.cse}
load net {and.dcpl#74} -pin  "VEC_LOOP:mux1h#9" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#74}
load net {and.dcpl#76} -pin  "VEC_LOOP:mux1h#9" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#76}
load net {and.dcpl#77} -pin  "VEC_LOOP:mux1h#9" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#77}
load net {and.dcpl#80} -pin  "VEC_LOOP:mux1h#9" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#80}
load net {and.dcpl#81} -pin  "VEC_LOOP:mux1h#9" {S14} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#81}
load net {and.dcpl#83} -pin  "VEC_LOOP:mux1h#9" {S15} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#83}
load net {and.dcpl#84} -pin  "VEC_LOOP:mux1h#9" {S16} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#84}
load net {and.dcpl#89} -pin  "VEC_LOOP:mux1h#9" {S17} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#89}
load net {and.dcpl#92} -pin  "VEC_LOOP:mux1h#9" {S18} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#92}
load net {and.dcpl#93} -pin  "VEC_LOOP:mux1h#9" {S19} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#93}
load net {and.dcpl#95} -pin  "VEC_LOOP:mux1h#9" {S20} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#95}
load net {and.dcpl#96} -pin  "VEC_LOOP:mux1h#9" {S21} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#96}
load net {and.dcpl#98} -pin  "VEC_LOOP:mux1h#9" {S22} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#98}
load net {and.dcpl#99} -pin  "VEC_LOOP:mux1h#9" {S23} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#99}
load net {and.dcpl#102} -pin  "VEC_LOOP:mux1h#9" {S24} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#102}
load net {and.dcpl#104} -pin  "VEC_LOOP:mux1h#9" {S25} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#104}
load net {and.dcpl#105} -pin  "VEC_LOOP:mux1h#9" {S26} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#105}
load net {and.dcpl#107} -pin  "VEC_LOOP:mux1h#9" {S27} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#107}
load net {and.dcpl#108} -pin  "VEC_LOOP:mux1h#9" {S28} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#108}
load net {and.dcpl#110} -pin  "VEC_LOOP:mux1h#9" {S29} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#110}
load net {and.dcpl#111} -pin  "VEC_LOOP:mux1h#9" {S30} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#111}
load net {VEC_LOOP:mux1h#9.itm} -pin  "VEC_LOOP:mux1h#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#9.itm}
load inst "not#434" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1842 -attr oid 1839 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#434} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#434" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#86.itm}
load net {not#434.itm} -pin  "not#434" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#434.itm}
load inst "and#289" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1843 -attr oid 1840 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#289} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {fsm_output(0)} -pin  "and#289" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#70.itm}
load net {fsm_output(1)} -pin  "and#289" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#92.itm}
load net {not#434.itm} -pin  "and#289" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#434.itm}
load net {and.dcpl#242} -pin  "and#289" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#242}
load inst "not#433" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1844 -attr oid 1841 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#433} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#433" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#75.itm}
load net {not#433.itm} -pin  "not#433" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#433.itm}
load inst "and#290" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1845 -attr oid 1842 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#290} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#242} -pin  "and#290" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#242}
load net {not#433.itm} -pin  "and#290" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#433.itm}
load net {fsm_output(6)} -pin  "and#290" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#71.itm}
load net {and.dcpl#243} -pin  "and#290" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load inst "and#291" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1846 -attr oid 1843 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#291} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#243} -pin  "and#291" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and#243.cse} -pin  "and#291" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.cse}
load net {and.dcpl#126} -pin  "and#291" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#244} -pin  "and#291" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load inst "and#293" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1847 -attr oid 1844 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#293} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#71} -pin  "and#293" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#126} -pin  "and#293" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#246} -pin  "and#293" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#246}
load inst "not#348" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1848 -attr oid 1845 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#348} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#348" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#84.itm}
load net {not#348.itm} -pin  "not#348" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#348.itm}
load inst "not#344" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1849 -attr oid 1846 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#344} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#344" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#71.itm}
load net {not#344.itm} -pin  "not#344" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#344.itm}
load inst "and#298" "and(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1850 -attr oid 1847 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#298} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {not#348.itm} -pin  "and#298" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#348.itm}
load net {fsm_output(1)} -pin  "and#298" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#78.itm}
load net {not#344.itm} -pin  "and#298" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#344.itm}
load net {and.dcpl#32} -pin  "and#298" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#246} -pin  "and#298" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#246}
load net {and.dcpl#251} -pin  "and#298" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#251}
load inst "not#432" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1851 -attr oid 1848 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#432} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#432" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#95.itm}
load net {not#432.itm} -pin  "not#432" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#432.itm}
load inst "and#299" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1852 -attr oid 1849 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#299} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#432.itm} -pin  "and#299" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#432.itm}
load net {fsm_output(3)} -pin  "and#299" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#68.itm}
load net {and.dcpl#252} -pin  "and#299" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load inst "and#300" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1853 -attr oid 1850 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#300} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#71} -pin  "and#300" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#252} -pin  "and#300" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#253} -pin  "and#300" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#253}
load inst "and#301" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1854 -attr oid 1851 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#301} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#242} -pin  "and#301" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#242}
load net {and.dcpl#32} -pin  "and#301" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#254} -pin  "and#301" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load inst "and#302" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1855 -attr oid 1852 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#302} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#254} -pin  "and#302" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#253} -pin  "and#302" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#253}
load net {and.dcpl#255} -pin  "and#302" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#255}
load inst "not#436" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1856 -attr oid 1853 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#436} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#436" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#95.itm}
load net {not#436.itm} -pin  "not#436" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#436.itm}
load inst "and#303" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1857 -attr oid 1854 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#303} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {not#436.itm} -pin  "and#303" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#436.itm}
load net {fsm_output(4)} -pin  "and#303" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#66.itm}
load net {and.dcpl#256} -pin  "and#303" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#256}
load inst "and#304" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1858 -attr oid 1855 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#304} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#256} -pin  "and#304" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#256}
load net {and.dcpl#252} -pin  "and#304" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#257} -pin  "and#304" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load inst "and#305" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1859 -attr oid 1856 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#305} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#254} -pin  "and#305" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#257} -pin  "and#305" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#258} -pin  "and#305" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#258}
load inst "not#345" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1860 -attr oid 1857 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#345} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#345" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#80.itm}
load net {not#345.itm} -pin  "not#345" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#345.itm}
load inst "and#306" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1861 -attr oid 1858 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#306} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(5)} -pin  "and#306" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#80.itm}
load net {not#345.itm} -pin  "and#306" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#345.itm}
load net {and.dcpl#259} -pin  "and#306" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load inst "and#307" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1862 -attr oid 1859 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#307} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#259} -pin  "and#307" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#252} -pin  "and#307" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#260} -pin  "and#307" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#260}
load inst "and#308" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1863 -attr oid 1860 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#308} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#254} -pin  "and#308" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#260} -pin  "and#308" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#260}
load net {and.dcpl#261} -pin  "and#308" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load inst "and#309" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1864 -attr oid 1861 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#309} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and#243.cse} -pin  "and#309" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.cse}
load net {and.dcpl#252} -pin  "and#309" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and.dcpl#262} -pin  "and#309" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#262}
load inst "and#310" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1865 -attr oid 1862 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#310} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#254} -pin  "and#310" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#262} -pin  "and#310" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#262}
load net {and.dcpl#263} -pin  "and#310" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load inst "and#311" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1866 -attr oid 1863 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#311} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#243} -pin  "and#311" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#253} -pin  "and#311" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#253}
load net {and.dcpl#264} -pin  "and#311" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load inst "and#312" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1867 -attr oid 1864 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#312} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#243} -pin  "and#312" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#257} -pin  "and#312" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#265} -pin  "and#312" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load inst "and#313" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1868 -attr oid 1865 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#313} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#243} -pin  "and#313" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#260} -pin  "and#313" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#260}
load net {and.dcpl#266} -pin  "and#313" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#266}
load inst "and#314" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1869 -attr oid 1866 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#314} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#243} -pin  "and#314" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#262} -pin  "and#314" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#262}
load net {and.dcpl#267} -pin  "and#314" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#267}
load inst "and#315" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1870 -attr oid 1867 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#315} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(7)} -pin  "and#315" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#67.itm}
load net {fsm_output(3)} -pin  "and#315" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#56.itm}
load net {and.dcpl#268} -pin  "and#315" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load inst "and#316" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1871 -attr oid 1868 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#316} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#71} -pin  "and#316" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#268} -pin  "and#316" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {and.dcpl#269} -pin  "and#316" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load inst "and#317" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1872 -attr oid 1869 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#317} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#254} -pin  "and#317" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#269} -pin  "and#317" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#270} -pin  "and#317" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load inst "and#318" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1873 -attr oid 1870 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#318} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#256} -pin  "and#318" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#256}
load net {and.dcpl#268} -pin  "and#318" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {and.dcpl#271} -pin  "and#318" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#271}
load inst "and#319" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1874 -attr oid 1871 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#319} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#254} -pin  "and#319" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#271} -pin  "and#319" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#271}
load net {and.dcpl#272} -pin  "and#319" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#272}
load inst "and#321" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1875 -attr oid 1872 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#321} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#254} -pin  "and#321" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and#243.cse} -pin  "and#321" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.cse}
load net {and.dcpl#268} -pin  "and#321" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {and.dcpl#274} -pin  "and#321" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#274}
load inst "and#322" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1876 -attr oid 1873 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#322} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#243} -pin  "and#322" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#269} -pin  "and#322" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#275} -pin  "and#322" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load inst "and#323" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1877 -attr oid 1874 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#323} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#243} -pin  "and#323" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#271} -pin  "and#323" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#271}
load net {and.dcpl#276} -pin  "and#323" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#276}
load inst "and#325" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1878 -attr oid 1875 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#325} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#243} -pin  "and#325" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#259} -pin  "and#325" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#268} -pin  "and#325" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {and.dcpl#278} -pin  "and#325" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load inst "and#326" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1879 -attr oid 1876 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#326} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#254} -pin  "and#326" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#246} -pin  "and#326" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#246}
load net {and.dcpl#279} -pin  "and#326" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#279}
load inst "and#328" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1880 -attr oid 1877 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#328} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#243} -pin  "and#328" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#259} -pin  "and#328" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#126} -pin  "and#328" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#281} -pin  "and#328" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#281}
load inst "not#341" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1881 -attr oid 1878 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#341} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#341" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#67.itm}
load net {not#341.itm} -pin  "not#341" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#341.itm}
load inst "and#329" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1882 -attr oid 1879 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#329} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(7)} -pin  "and#329" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#81.itm}
load net {not#341.itm} -pin  "and#329" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#341.itm}
load net {and.dcpl#282} -pin  "and#329" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#282}
load inst "and#330" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1883 -attr oid 1880 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#330} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#71} -pin  "and#330" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#282} -pin  "and#330" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#282}
load net {and.dcpl#283} -pin  "and#330" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#283}
load inst "and#331" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1884 -attr oid 1881 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#331} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#254} -pin  "and#331" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#283} -pin  "and#331" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#283}
load net {and.dcpl#284} -pin  "and#331" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#284}
load inst "and#332" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1885 -attr oid 1882 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#332} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#259} -pin  "and#332" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#282} -pin  "and#332" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#282}
load net {and.dcpl#285} -pin  "and#332" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#285}
load inst "and#333" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1886 -attr oid 1883 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#333} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#254} -pin  "and#333" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#254}
load net {and.dcpl#285} -pin  "and#333" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#285}
load net {and.dcpl#286} -pin  "and#333" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#286}
load inst "and#334" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1887 -attr oid 1884 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#334} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#243} -pin  "and#334" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#283} -pin  "and#334" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#283}
load net {and.dcpl#287} -pin  "and#334" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#287}
load inst "and#335" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1888 -attr oid 1885 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#335} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#243} -pin  "and#335" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#285} -pin  "and#335" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#285}
load net {and.dcpl#288} -pin  "and#335" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#288}
load inst "and#338" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1889 -attr oid 1886 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#338} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#256} -pin  "and#338" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#256}
load net {and.dcpl#126} -pin  "and#338" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#291} -pin  "and#338" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#291}
load inst "not#439" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1890 -attr oid 1887 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#439} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#439" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#76.itm}
load net {not#439.itm} -pin  "not#439" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#439.itm}
load inst "not#352" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1891 -attr oid 1888 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#352} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#352" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#72.itm}
load net {not#352.itm} -pin  "not#352" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#352.itm}
load inst "and#342" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1892 -attr oid 1889 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#342} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#242} -pin  "and#342" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#242}
load net {not#439.itm} -pin  "and#342" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#439.itm}
load net {not#352.itm} -pin  "and#342" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#352.itm}
load net {and.dcpl#295} -pin  "and#342" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#295}
load inst "and#343" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1893 -attr oid 1890 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#343} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#295} -pin  "and#343" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#295}
load net {and.dcpl#291} -pin  "and#343" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#291}
load net {and.dcpl#296} -pin  "and#343" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#296}
load inst "and#346" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1894 -attr oid 1891 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#346} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#295} -pin  "and#346" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#295}
load net {and#243.cse} -pin  "and#346" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.cse}
load net {and.dcpl#126} -pin  "and#346" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#299} -pin  "and#346" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#299}
load inst "and#349" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1895 -attr oid 1892 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#349} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#295} -pin  "and#349" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#295}
load net {and#243.cse} -pin  "and#349" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.cse}
load net {and.dcpl#282} -pin  "and#349" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#282}
load net {and.dcpl#302} -pin  "and#349" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#302}
load inst "and#352" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1896 -attr oid 1893 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#352} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#243} -pin  "and#352" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#291} -pin  "and#352" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#291}
load net {and.dcpl#305} -pin  "and#352" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#305}
load inst "and#353" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1897 -attr oid 1894 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#353} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#256} -pin  "and#353" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#256}
load net {and.dcpl#282} -pin  "and#353" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#282}
load net {and.dcpl#306} -pin  "and#353" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#306}
load inst "and#354" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1898 -attr oid 1895 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#354} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#295} -pin  "and#354" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#295}
load net {and.dcpl#306} -pin  "and#354" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#306}
load net {and.dcpl#307} -pin  "and#354" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#307}
load inst "and#355" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1899 -attr oid 1896 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#355} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#243} -pin  "and#355" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {and.dcpl#306} -pin  "and#355" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#306}
load net {and.dcpl#308} -pin  "and#355" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#308}
load inst "not#440" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1900 -attr oid 1897 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#440} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#440" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#95.itm}
load net {not#440.itm} -pin  "not#440" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#440.itm}
load inst "and#358" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1901 -attr oid 1898 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#358} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#295} -pin  "and#358" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#295}
load net {fsm_output(5)} -pin  "and#358" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#82.itm}
load net {not#440.itm} -pin  "and#358" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#440.itm}
load net {and.dcpl#126} -pin  "and#358" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#311} -pin  "and#358" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#311}
load inst "not#351" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1902 -attr oid 1899 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#351} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#351" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#81.itm}
load net {not#351.itm} -pin  "not#351" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#351.itm}
load inst "not#355" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1903 -attr oid 1900 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#355} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not#355" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#67.itm}
load net {not#355.itm} -pin  "not#355" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#355.itm}
load inst "and#361" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1904 -attr oid 1901 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#361} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#243} -pin  "and#361" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#243}
load net {not#351.itm} -pin  "and#361" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#351.itm}
load net {not#355.itm} -pin  "and#361" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#355.itm}
load net {and.dcpl#126} -pin  "and#361" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#314} -pin  "and#361" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#314}
load inst "not#471" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1905 -attr oid 1902 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#471} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#471" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#80.itm}
load net {not#471.itm} -pin  "not#471" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#471.itm}
load inst "nor#103" "nor(9,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1906 -attr oid 1903 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#103} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,9)"
load net {fsm_output(0)} -pin  "nor#103" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#85.itm}
load net {not#471.itm} -pin  "nor#103" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#471.itm}
load net {fsm_output(2)} -pin  "nor#103" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#73.itm}
load net {fsm_output(8)} -pin  "nor#103" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#63.itm}
load net {fsm_output(6)} -pin  "nor#103" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#60.itm}
load net {fsm_output(5)} -pin  "nor#103" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#68.itm}
load net {fsm_output(4)} -pin  "nor#103" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#68.itm}
load net {fsm_output(7)} -pin  "nor#103" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#83.itm}
load net {fsm_output(3)} -pin  "nor#103" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#58.itm}
load net {and.dcpl#329} -pin  "nor#103" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#329}
load inst "not#443" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1907 -attr oid 1904 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#443} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#443" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#94.itm}
load net {not#443.itm} -pin  "not#443" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#443.itm}
load inst "not#368" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1908 -attr oid 1905 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#368} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#368" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#73.itm}
load net {not#368.itm} -pin  "not#368" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#368.itm}
load inst "and#385" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1909 -attr oid 1906 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#385} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#443.itm} -pin  "and#385" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#443.itm}
load net {not#368.itm} -pin  "and#385" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#368.itm}
load net {fsm_output(2)} -pin  "and#385" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#74.itm}
load net {and.dcpl#338} -pin  "and#385" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#338}
load inst "not#442" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1910 -attr oid 1907 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#442} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#442" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#78.itm}
load net {not#442.itm} -pin  "not#442" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#442.itm}
load inst "and#386" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1911 -attr oid 1908 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#386} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#338} -pin  "and#386" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#338}
load net {not#442.itm} -pin  "and#386" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#442.itm}
load net {fsm_output(6)} -pin  "and#386" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#73.itm}
load net {and.dcpl#339} -pin  "and#386" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#339}
load inst "and#387" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1912 -attr oid 1909 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#387} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#339} -pin  "and#387" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#339}
load net {and.dcpl#285} -pin  "and#387" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#285}
load net {and.dcpl#340} -pin  "and#387" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#340}
load inst "and#389" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1913 -attr oid 1910 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#389} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and#243.cse} -pin  "and#389" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.cse}
load net {and.dcpl#282} -pin  "and#389" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#282}
load net {and.dcpl#342} -pin  "and#389" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#342}
load inst "and#390" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1914 -attr oid 1911 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#390} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#339} -pin  "and#390" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#339}
load net {and.dcpl#342} -pin  "and#390" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#342}
load net {and.dcpl#343} -pin  "and#390" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#343}
load inst "and#392" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1915 -attr oid 1912 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#392} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#259} -pin  "and#392" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#268} -pin  "and#392" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {and.dcpl#345} -pin  "and#392" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#345}
load inst "and#393" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1916 -attr oid 1913 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#393} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#339} -pin  "and#393" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#339}
load net {and.dcpl#345} -pin  "and#393" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#345}
load net {and.dcpl#346} -pin  "and#393" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#346}
load inst "and#396" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1917 -attr oid 1914 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#396} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#339} -pin  "and#396" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#339}
load net {and.dcpl#306} -pin  "and#396" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#306}
load net {and.dcpl#349} -pin  "and#396" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#349}
load inst "not#364" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1918 -attr oid 1915 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#364} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#364" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#64.itm}
load net {not#364.itm} -pin  "not#364" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#364.itm}
load inst "not#370" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1919 -attr oid 1916 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#370} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#370" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#61.itm}
load net {not#370.itm} -pin  "not#370" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#370.itm}
load inst "and#398" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1920 -attr oid 1917 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#398} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#338} -pin  "and#398" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#338}
load net {not#364.itm} -pin  "and#398" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#364.itm}
load net {not#370.itm} -pin  "and#398" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#370.itm}
load net {and.dcpl#351} -pin  "and#398" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#351}
load inst "and#399" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1921 -attr oid 1918 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#399} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#351} -pin  "and#399" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#351}
load net {and.dcpl#342} -pin  "and#399" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#342}
load net {and.dcpl#352} -pin  "and#399" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#352}
load inst "and#402" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1922 -attr oid 1919 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#402} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#339} -pin  "and#402" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#339}
load net {and.dcpl#269} -pin  "and#402" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#355} -pin  "and#402" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#355}
load inst "and#404" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1923 -attr oid 1920 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#404} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#339} -pin  "and#404" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#339}
load net {and.dcpl#283} -pin  "and#404" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#283}
load net {and.dcpl#357} -pin  "and#404" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#357}
load inst "and#405" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1924 -attr oid 1921 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#405} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#351} -pin  "and#405" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#351}
load net {and.dcpl#306} -pin  "and#405" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#306}
load net {and.dcpl#358} -pin  "and#405" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#358}
load inst "and#407" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1925 -attr oid 1922 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#407} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and#243.cse} -pin  "and#407" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.cse}
load net {and.dcpl#126} -pin  "and#407" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#360} -pin  "and#407" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#360}
load inst "and#408" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1926 -attr oid 1923 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#408} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#339} -pin  "and#408" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#339}
load net {and.dcpl#360} -pin  "and#408" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#360}
load net {and.dcpl#361} -pin  "and#408" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#361}
load inst "and#410" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1927 -attr oid 1924 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#410} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#339} -pin  "and#410" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#339}
load net {and.dcpl#256} -pin  "and#410" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#256}
load net {and.dcpl#126} -pin  "and#410" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#363} -pin  "and#410" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#363}
load inst "and#411" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1928 -attr oid 1925 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#411} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#351} -pin  "and#411" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#351}
load net {and.dcpl#360} -pin  "and#411" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#360}
load net {and.dcpl#364} -pin  "and#411" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#364}
load inst "and#412" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1929 -attr oid 1926 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#412} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#351} -pin  "and#412" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#351}
load net {and.dcpl#345} -pin  "and#412" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#345}
load net {and.dcpl#365} -pin  "and#412" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#365}
load inst "and#413" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1930 -attr oid 1927 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#413} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#351} -pin  "and#413" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#351}
load net {and.dcpl#285} -pin  "and#413" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#285}
load net {and.dcpl#366} -pin  "and#413" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#366}
load inst "and#414" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1931 -attr oid 1928 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#414} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#351} -pin  "and#414" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#351}
load net {and.dcpl#269} -pin  "and#414" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and.dcpl#367} -pin  "and#414" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#367}
load inst "and#415" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1932 -attr oid 1929 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#415} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#351} -pin  "and#415" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#351}
load net {and.dcpl#283} -pin  "and#415" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#283}
load net {and.dcpl#368} -pin  "and#415" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#368}
load inst "not#447" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1933 -attr oid 1930 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#447} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#447" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#96.itm}
load net {not#447.itm} -pin  "not#447" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#447.itm}
load inst "and#418" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1934 -attr oid 1931 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#418} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#351} -pin  "and#418" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#351}
load net {and.dcpl#259} -pin  "and#418" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {not#447.itm} -pin  "and#418" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#447.itm}
load net {fsm_output(3)} -pin  "and#418" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#59.itm}
load net {and.dcpl#371} -pin  "and#418" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#371}
load inst "and#424" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1935 -attr oid 1932 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#424} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {nor#56.cse} -pin  "and#424" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#56.cse}
load net {fsm_output(2)} -pin  "and#424" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#75.itm}
load net {and.dcpl#377} -pin  "and#424" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#377}
load inst "not#450" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1936 -attr oid 1933 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#450} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#450" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#79.itm}
load net {not#450.itm} -pin  "not#450" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#450.itm}
load inst "not#376" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1937 -attr oid 1934 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#376} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#376" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#74.itm}
load net {not#376.itm} -pin  "not#376" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#376.itm}
load inst "and#425" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1938 -attr oid 1935 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#425} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#377} -pin  "and#425" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#377}
load net {not#450.itm} -pin  "and#425" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#450.itm}
load net {not#376.itm} -pin  "and#425" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#376.itm}
load net {and.dcpl#378} -pin  "and#425" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#378}
load inst "not#377" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1939 -attr oid 1936 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#377} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#377" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#65.itm}
load net {not#377.itm} -pin  "not#377" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#377.itm}
load inst "and#431" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1940 -attr oid 1937 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#431} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#377} -pin  "and#431" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#377}
load net {not#377.itm} -pin  "and#431" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#377.itm}
load net {fsm_output(6)} -pin  "and#431" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#62.itm}
load net {and.dcpl#384} -pin  "and#431" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#384}
load inst "and#433" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1941 -attr oid 1938 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#433} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#259} -pin  "and#433" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#126} -pin  "and#433" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and.dcpl#386} -pin  "and#433" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#386}
load inst "not#457" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1942 -attr oid 1939 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#457} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#457" {A(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#95.itm}
load net {not#457.itm} -pin  "not#457" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#457.itm}
load inst "and#447" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1943 -attr oid 1940 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#447} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {not#457.itm} -pin  "and#447" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#457.itm}
load net {fsm_output(0)} -pin  "and#447" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#87.itm}
load net {fsm_output(2)} -pin  "and#447" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#85.itm}
load net {and.dcpl#400} -pin  "and#447" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#400}
load inst "and#448" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1944 -attr oid 1941 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#448} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#400} -pin  "and#448" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#400}
load net {and.dcpl#32} -pin  "and#448" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#401} -pin  "and#448" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load inst "and#449" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1945 -attr oid 1942 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#449} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#401} -pin  "and#449" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {and.dcpl#283} -pin  "and#449" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#283}
load net {and.dcpl#402} -pin  "and#449" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load inst "and#453" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1946 -attr oid 1943 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#453} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#401} -pin  "and#453" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {and.dcpl#386} -pin  "and#453" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#386}
load net {and.dcpl#406} -pin  "and#453" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load inst "and#455" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1947 -attr oid 1944 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#455} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#400} -pin  "and#455" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#400}
load net {and.dcpl#67} -pin  "and#455" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and.dcpl#408} -pin  "and#455" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load inst "and#456" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1948 -attr oid 1945 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#456} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#408} -pin  "and#456" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#386} -pin  "and#456" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#386}
load net {and.dcpl#409} -pin  "and#456" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load inst "and#458" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1949 -attr oid 1946 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#458} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#401} -pin  "and#458" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {and.dcpl#285} -pin  "and#458" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#285}
load net {and.dcpl#411} -pin  "and#458" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load inst "and#459" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1950 -attr oid 1947 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#459} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#408} -pin  "and#459" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#285} -pin  "and#459" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#285}
load net {and.dcpl#412} -pin  "and#459" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load inst "and#462" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1951 -attr oid 1948 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#462} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#401} -pin  "and#462" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {and.dcpl#291} -pin  "and#462" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#291}
load net {and.dcpl#415} -pin  "and#462" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load inst "and#465" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1952 -attr oid 1949 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#465} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#401} -pin  "and#465" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {and.dcpl#360} -pin  "and#465" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#360}
load net {and.dcpl#418} -pin  "and#465" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load inst "and#466" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1953 -attr oid 1950 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#466} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#408} -pin  "and#466" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#291} -pin  "and#466" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#291}
load net {and.dcpl#419} -pin  "and#466" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load inst "and#467" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1954 -attr oid 1951 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#467} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#408} -pin  "and#467" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#360} -pin  "and#467" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#360}
load net {and.dcpl#420} -pin  "and#467" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load inst "and#469" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1955 -attr oid 1952 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#469} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#401} -pin  "and#469" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {and.dcpl#306} -pin  "and#469" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#306}
load net {and.dcpl#422} -pin  "and#469" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load inst "and#471" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1956 -attr oid 1953 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#471} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#401} -pin  "and#471" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#401}
load net {and.dcpl#342} -pin  "and#471" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#342}
load net {and.dcpl#424} -pin  "and#471" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load inst "and#472" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1957 -attr oid 1954 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#472} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#408} -pin  "and#472" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#306} -pin  "and#472" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#306}
load net {and.dcpl#425} -pin  "and#472" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load inst "and#473" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1958 -attr oid 1955 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#473} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#408} -pin  "and#473" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#342} -pin  "and#473" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#342}
load net {and.dcpl#426} -pin  "and#473" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load inst "and#475" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1959 -attr oid 1956 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#475} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#408} -pin  "and#475" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#246} -pin  "and#475" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#246}
load net {and.dcpl#428} -pin  "and#475" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load inst "and#476" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1960 -attr oid 1957 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#476} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#408} -pin  "and#476" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#408}
load net {and.dcpl#283} -pin  "and#476" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#283}
load net {and.dcpl#429} -pin  "and#476" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load inst "not#384" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1961 -attr oid 1958 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#384} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#384" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#75.itm}
load net {not#384.itm} -pin  "not#384" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#384.itm}
load inst "and#477" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1962 -attr oid 1959 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#477} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {fsm_output(8)} -pin  "and#477" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#66.itm}
load net {not#384.itm} -pin  "and#477" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#384.itm}
load net {and.dcpl#430} -pin  "and#477" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#430}
load inst "and#481" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1963 -attr oid 1960 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#481} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#338} -pin  "and#481" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#338}
load net {and.dcpl#430} -pin  "and#481" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#430}
load net {and.dcpl#246} -pin  "and#481" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#246}
load net {and.dcpl#434} -pin  "and#481" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load inst "and#483" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1964 -attr oid 1961 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#483} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and#243.cse} -pin  "and#483" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#243.cse}
load net {and.dcpl#268} -pin  "and#483" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#268}
load net {and.dcpl#436} -pin  "and#483" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#436}
load inst "and#484" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1965 -attr oid 1962 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#484} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#338} -pin  "and#484" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#338}
load net {and.dcpl#67} -pin  "and#484" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#67}
load net {and.dcpl#437} -pin  "and#484" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#437}
load inst "and#485" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1966 -attr oid 1963 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#485} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#437} -pin  "and#485" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#437}
load net {and.dcpl#436} -pin  "and#485" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#436}
load net {and.dcpl#438} -pin  "and#485" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load inst "and#487" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1967 -attr oid 1964 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#487} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#437} -pin  "and#487" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#437}
load net {and.dcpl#271} -pin  "and#487" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#271}
load net {and.dcpl#440} -pin  "and#487" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load inst "and#488" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1968 -attr oid 1965 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#488} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#338} -pin  "and#488" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#338}
load net {and.dcpl#32} -pin  "and#488" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#32}
load net {and.dcpl#441} -pin  "and#488" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#441}
load inst "and#489" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1969 -attr oid 1966 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#489} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#441} -pin  "and#489" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#441}
load net {and.dcpl#436} -pin  "and#489" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#436}
load net {and.dcpl#442} -pin  "and#489" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load inst "and#490" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1970 -attr oid 1967 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#490} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#441} -pin  "and#490" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#441}
load net {and.dcpl#271} -pin  "and#490" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#271}
load net {and.dcpl#443} -pin  "and#490" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load inst "and#493" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1971 -attr oid 1968 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#493} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#437} -pin  "and#493" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#437}
load net {and.dcpl#262} -pin  "and#493" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#262}
load net {and.dcpl#446} -pin  "and#493" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load inst "and#494" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1972 -attr oid 1969 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#494} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#441} -pin  "and#494" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#441}
load net {and.dcpl#262} -pin  "and#494" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#262}
load net {and.dcpl#447} -pin  "and#494" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load inst "and#496" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1973 -attr oid 1970 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#496} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#437} -pin  "and#496" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#437}
load net {and.dcpl#257} -pin  "and#496" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#449} -pin  "and#496" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load inst "and#497" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1974 -attr oid 1971 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#497} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#441} -pin  "and#497" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#441}
load net {and.dcpl#257} -pin  "and#497" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and.dcpl#450} -pin  "and#497" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load inst "and#499" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1975 -attr oid 1972 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#499} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#400} -pin  "and#499" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#400}
load net {and.dcpl#430} -pin  "and#499" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#430}
load net {and.dcpl#246} -pin  "and#499" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#246}
load net {and.dcpl#452} -pin  "and#499" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load inst "not#460" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1976 -attr oid 1973 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#460} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#460" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#81.itm}
load net {not#460.itm} -pin  "not#460" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#460.itm}
load inst "and#506" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1977 -attr oid 1974 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#506} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#400} -pin  "and#506" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#400}
load net {not#460.itm} -pin  "and#506" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#460.itm}
load net {fsm_output(6)} -pin  "and#506" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#76.itm}
load net {and.dcpl#459} -pin  "and#506" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load inst "not#389" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1978 -attr oid 1975 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#389} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#389" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#62.itm}
load net {not#389.itm} -pin  "not#389" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#389.itm}
load inst "and#509" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1979 -attr oid 1976 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#509} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#71} -pin  "and#509" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {fsm_output(7)} -pin  "and#509" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#73.itm}
load net {not#389.itm} -pin  "and#509" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#389.itm}
load net {and.dcpl#462} -pin  "and#509" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#462}
load inst "not#393" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1980 -attr oid 1977 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#393} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#393" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#67.itm}
load net {not#393.itm} -pin  "not#393" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#393.itm}
load inst "not#395" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1981 -attr oid 1978 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#395} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#395" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#64.itm}
load net {not#395.itm} -pin  "not#395" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#395.itm}
load inst "and#512" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1982 -attr oid 1979 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#512} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#400} -pin  "and#512" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#400}
load net {not#393.itm} -pin  "and#512" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#393.itm}
load net {not#395.itm} -pin  "and#512" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#395.itm}
load net {and.dcpl#462} -pin  "and#512" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#462}
load net {and.dcpl#465} -pin  "and#512" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#465}
load inst "not#463" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1983 -attr oid 1980 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#463} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#463" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#82.itm}
load net {not#463.itm} -pin  "not#463" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#463.itm}
load inst "not#399" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1984 -attr oid 1981 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#399} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#399" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#77.itm}
load net {not#399.itm} -pin  "not#399" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#399.itm}
load inst "and#520" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1985 -attr oid 1982 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#520} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#400} -pin  "and#520" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#400}
load net {not#463.itm} -pin  "and#520" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#463.itm}
load net {not#399.itm} -pin  "and#520" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#399.itm}
load net {and.dcpl#473} -pin  "and#520" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load inst "not#410" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1986 -attr oid 1983 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#410} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#410" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#92.itm}
load net {not#410.itm} -pin  "not#410" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#410.itm}
load inst "not#469" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1987 -attr oid 1984 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#469} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#469" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#84.itm}
load net {not#469.itm} -pin  "not#469" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#469.itm}
load inst "and#608" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1988 -attr oid 1985 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#608} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#71} -pin  "and#608" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {not#410.itm} -pin  "and#608" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#410.itm}
load net {not#469.itm} -pin  "and#608" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#469.itm}
load net {and.dcpl#561} -pin  "and#608" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#561}
load inst "not#421" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1989 -attr oid 1986 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#421} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#421" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#80.itm}
load net {not#421.itm} -pin  "not#421" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#421.itm}
load inst "not#420" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1990 -attr oid 1987 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#420} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#420" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#71.itm}
load net {not#420.itm} -pin  "not#420" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#420.itm}
load inst "and#628" "and(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1991 -attr oid 1988 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#628} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,5)"
load net {or#30.cse} -pin  "and#628" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#30.cse}
load net {not#421.itm} -pin  "and#628" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#421.itm}
load net {fsm_output(1)} -pin  "and#628" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#88.itm}
load net {fsm_output(2)} -pin  "and#628" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#81.itm}
load net {not#420.itm} -pin  "and#628" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#420.itm}
load net {and#628.cse} -pin  "and#628" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#628.cse}
load inst "COMP_LOOP:twiddle_f:or#13" "or(14,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1992 -attr oid 1989 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#13} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,14)"
load net {and.dcpl#255} -pin  "COMP_LOOP:twiddle_f:or#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#255}
load net {and.dcpl#258} -pin  "COMP_LOOP:twiddle_f:or#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#258}
load net {and.dcpl#261} -pin  "COMP_LOOP:twiddle_f:or#13" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#263} -pin  "COMP_LOOP:twiddle_f:or#13" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {and.dcpl#264} -pin  "COMP_LOOP:twiddle_f:or#13" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and.dcpl#265} -pin  "COMP_LOOP:twiddle_f:or#13" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load net {and.dcpl#266} -pin  "COMP_LOOP:twiddle_f:or#13" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#266}
load net {and.dcpl#267} -pin  "COMP_LOOP:twiddle_f:or#13" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#267}
load net {and.dcpl#270} -pin  "COMP_LOOP:twiddle_f:or#13" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load net {and.dcpl#272} -pin  "COMP_LOOP:twiddle_f:or#13" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#272}
load net {and.dcpl#274} -pin  "COMP_LOOP:twiddle_f:or#13" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#274}
load net {and.dcpl#275} -pin  "COMP_LOOP:twiddle_f:or#13" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load net {and.dcpl#276} -pin  "COMP_LOOP:twiddle_f:or#13" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#276}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:or#13" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {COMP_LOOP:twiddle_f:or.ssc} -pin  "COMP_LOOP:twiddle_f:or#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.ssc}
load inst "and#616" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1993 -attr oid 1990 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#616} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#616" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#561} -pin  "and#616" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#561}
load net {and#616.ssc} -pin  "and#616" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#616.ssc}
load inst "and#620" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1994 -attr oid 1991 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#620} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#620" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#462} -pin  "and#620" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#462}
load net {and#620.ssc} -pin  "and#620" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#620.ssc}
load inst "not#516" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1995 -attr oid 1992 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#516} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "not#516" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#97.itm}
load net {not#516.itm} -pin  "not#516" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#516.itm}
load inst "or#285" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1996 -attr oid 1993 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or#285} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {fsm_output(2)} -pin  "or#285" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#90.itm}
load net {fsm_output(5)} -pin  "or#285" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#107.itm}
load net {not#516.itm} -pin  "or#285" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#516.itm}
load net {or.tmp#89} -pin  "or#285" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/or.tmp#89}
load inst "and#165" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1997 -attr oid 1994 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#165} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#26} -pin  "and#165" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#26}
load net {and.dcpl#50} -pin  "and#165" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#50}
load net {and#165.itm} -pin  "and#165" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#165.itm}
load inst "not#340" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1998 -attr oid 1995 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#340} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(0)} -pin  "not#340" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#82.itm}
load net {not#340.itm} -pin  "not#340" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#340.itm}
load inst "not#338" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-1999 -attr oid 1996 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#338} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(2)} -pin  "not#338" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#83.itm}
load net {not#338.itm} -pin  "not#338" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#338.itm}
load inst "nor#97" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2000 -attr oid 1997 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#97} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(8)} -pin  "nor#97" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#73.itm}
load net {fsm_output(6)} -pin  "nor#97" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(6)#70.itm}
load net {nor#97.itm} -pin  "nor#97" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#97.itm}
load inst "nor#98" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2001 -attr oid 1998 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#98} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(5)} -pin  "nor#98" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#78.itm}
load net {fsm_output(4)} -pin  "nor#98" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#78.itm}
load net {nor#98.itm} -pin  "nor#98" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#98.itm}
load inst "nor#99" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2002 -attr oid 1999 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#99} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {fsm_output(7)} -pin  "nor#99" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#79.itm}
load net {fsm_output(3)} -pin  "nor#99" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#66.itm}
load net {nor#99.itm} -pin  "nor#99" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#99.itm}
load inst "and#283" "and(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2003 -attr oid 2000 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#283} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,6)"
load net {fsm_output(1)} -pin  "and#283" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#90.itm}
load net {not#340.itm} -pin  "and#283" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#340.itm}
load net {not#338.itm} -pin  "and#283" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#338.itm}
load net {nor#97.itm} -pin  "and#283" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#97.itm}
load net {nor#98.itm} -pin  "and#283" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#98.itm}
load net {nor#99.itm} -pin  "and#283" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nor#99.itm}
load net {and#283.itm} -pin  "and#283" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#283.itm}
load inst "STAGE_LOOP:mux#1" "mux(2,4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2004 -attr oid 2001 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1} -attr area 4.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(4,1,2)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(0)} -pin  "STAGE_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(1)} -pin  "STAGE_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(2)} -pin  "STAGE_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {COMP_LOOP-1:twiddle_f:acc.cse.sva#1(3)} -pin  "STAGE_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva#1}
load net {and#283.itm} -pin  "STAGE_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#283.itm}
load net {STAGE_LOOP:mux#1.itm(0)} -pin  "STAGE_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(1)} -pin  "STAGE_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(2)} -pin  "STAGE_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load net {STAGE_LOOP:mux#1.itm(3)} -pin  "STAGE_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:mux#1.itm}
load inst "COMP_LOOP:twiddle_f:mux#9" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2005 -attr oid 2002 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#9} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(9)} -pin  "COMP_LOOP:twiddle_f:mux#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(9).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(9).itm}
load net {COMP_LOOP:twiddle_f:or.ssc} -pin  "COMP_LOOP:twiddle_f:mux#9" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.ssc}
load net {COMP_LOOP:twiddle_f:mux#9.itm} -pin  "COMP_LOOP:twiddle_f:mux#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#9.itm}
load inst "COMP_LOOP:twiddle_f:nor#1" "nor(7,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2006 -attr oid 2003 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#244} -pin  "COMP_LOOP:twiddle_f:nor#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#279} -pin  "COMP_LOOP:twiddle_f:nor#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#279}
load net {and.dcpl#281} -pin  "COMP_LOOP:twiddle_f:nor#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#281}
load net {and.dcpl#284} -pin  "COMP_LOOP:twiddle_f:nor#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#284}
load net {and.dcpl#286} -pin  "COMP_LOOP:twiddle_f:nor#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#286}
load net {and.dcpl#287} -pin  "COMP_LOOP:twiddle_f:nor#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#287}
load net {and.dcpl#288} -pin  "COMP_LOOP:twiddle_f:nor#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#288}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:nor#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2007 -attr oid 2004 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux#9.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#9.itm}
load net {COMP_LOOP:twiddle_f:nor#1.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#1.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#2.itm}
load inst "COMP_LOOP:twiddle_f:or" "or(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2008 -attr oid 2005 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {and.dcpl#281} -pin  "COMP_LOOP:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#281}
load net {and.dcpl#284} -pin  "COMP_LOOP:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#284}
load net {and.dcpl#286} -pin  "COMP_LOOP:twiddle_f:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#286}
load net {and.dcpl#287} -pin  "COMP_LOOP:twiddle_f:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#287}
load net {and.dcpl#288} -pin  "COMP_LOOP:twiddle_f:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#288}
load net {COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#100" "mux1h(5,9)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2009 -attr oid 2006 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100} -attr area 19.930348 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(9,5)"
load net {COMP_LOOP-17:twiddle_f:lshift.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#35.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#35.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#35.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#35.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#35.itm}
load net {COMP_LOOP-17:twiddle_f:lshift.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#35.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A0(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#35.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A0(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#35.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A0(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#35.itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva#1)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A2(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A2(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-2:twiddle_f:lshift.ncse.sva)(8-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A3(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A3(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva#1}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A4(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A4(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A4(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {A4(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:twiddle_f:lshift.ncse.sva}
load net {and.dcpl#244} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#251} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#251}
load net {COMP_LOOP:twiddle_f:or.ssc} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2010 -attr oid 2007 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.ssc}
load net {and.dcpl#279} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#279}
load net {COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {S4} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2011 -attr oid 2008 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100.itm}
load net {COMP_LOOP:twiddle_f:mux1h#100.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux1h#100" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#100.itm}
load inst "COMP_LOOP:twiddle_f:nor#2" "nor(7,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2012 -attr oid 2009 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#244} -pin  "COMP_LOOP:twiddle_f:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {and.dcpl#279} -pin  "COMP_LOOP:twiddle_f:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#279}
load net {and.dcpl#281} -pin  "COMP_LOOP:twiddle_f:nor#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#281}
load net {and.dcpl#284} -pin  "COMP_LOOP:twiddle_f:nor#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#284}
load net {and.dcpl#286} -pin  "COMP_LOOP:twiddle_f:nor#2" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#286}
load net {and.dcpl#287} -pin  "COMP_LOOP:twiddle_f:nor#2" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#287}
load net {and.dcpl#288} -pin  "COMP_LOOP:twiddle_f:nor#2" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#288}
load net {COMP_LOOP:twiddle_f:nor#2.itm} -pin  "COMP_LOOP:twiddle_f:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm}
load inst "COMP_LOOP:twiddle_f:and#13" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2013 -attr oid 2010 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "COMP_LOOP:twiddle_f:and#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(4).itm}
load net {COMP_LOOP:twiddle_f:nor#2.itm} -pin  "COMP_LOOP:twiddle_f:and#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#2.itm}
load net {COMP_LOOP:twiddle_f:and#13.itm} -pin  "COMP_LOOP:twiddle_f:and#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#13.itm}
load inst "COMP_LOOP:twiddle_f:or#20" "or(15,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2014 -attr oid 2011 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#20} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,15)"
load net {and.dcpl#251} -pin  "COMP_LOOP:twiddle_f:or#20" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#251}
load net {and.dcpl#255} -pin  "COMP_LOOP:twiddle_f:or#20" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#255}
load net {and.dcpl#258} -pin  "COMP_LOOP:twiddle_f:or#20" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#258}
load net {and.dcpl#261} -pin  "COMP_LOOP:twiddle_f:or#20" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#263} -pin  "COMP_LOOP:twiddle_f:or#20" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {and.dcpl#264} -pin  "COMP_LOOP:twiddle_f:or#20" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and.dcpl#265} -pin  "COMP_LOOP:twiddle_f:or#20" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load net {and.dcpl#266} -pin  "COMP_LOOP:twiddle_f:or#20" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#266}
load net {and.dcpl#267} -pin  "COMP_LOOP:twiddle_f:or#20" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#267}
load net {and.dcpl#270} -pin  "COMP_LOOP:twiddle_f:or#20" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load net {and.dcpl#272} -pin  "COMP_LOOP:twiddle_f:or#20" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#272}
load net {and.dcpl#274} -pin  "COMP_LOOP:twiddle_f:or#20" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#274}
load net {and.dcpl#275} -pin  "COMP_LOOP:twiddle_f:or#20" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load net {and.dcpl#276} -pin  "COMP_LOOP:twiddle_f:or#20" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#276}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:or#20" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {COMP_LOOP:twiddle_f:or#20.itm} -pin  "COMP_LOOP:twiddle_f:or#20" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#20.itm}
load inst "COMP_LOOP:twiddle_f:or#21" "or(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2015 -attr oid 2012 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#21} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {and.dcpl#279} -pin  "COMP_LOOP:twiddle_f:or#21" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#279}
load net {and.dcpl#281} -pin  "COMP_LOOP:twiddle_f:or#21" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#281}
load net {and.dcpl#284} -pin  "COMP_LOOP:twiddle_f:or#21" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#284}
load net {and.dcpl#286} -pin  "COMP_LOOP:twiddle_f:or#21" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#286}
load net {and.dcpl#287} -pin  "COMP_LOOP:twiddle_f:or#21" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#287}
load net {and.dcpl#288} -pin  "COMP_LOOP:twiddle_f:or#21" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#288}
load net {COMP_LOOP:twiddle_f:or#21.itm} -pin  "COMP_LOOP:twiddle_f:or#21" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#21.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#101" "mux1h(3,4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2016 -attr oid 2013 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#101} -attr area 5.786304 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(4,3)"
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:conc#167.itm(9:5))(3-0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(4-1).itm}
load net {and.dcpl#244} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#244}
load net {COMP_LOOP:twiddle_f:or#20.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2017 -attr oid 2014 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#20.itm}
load net {COMP_LOOP:twiddle_f:or#21.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2018 -attr oid 2015 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#21.itm}
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#101.itm}
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#101.itm}
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#101.itm}
load net {COMP_LOOP:twiddle_f:mux1h#101.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#101" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#101.itm}
load inst "COMP_LOOP:twiddle_f:or#22" "or(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2019 -attr oid 2016 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#22} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {and.dcpl#279} -pin  "COMP_LOOP:twiddle_f:or#22" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#279}
load net {and.dcpl#281} -pin  "COMP_LOOP:twiddle_f:or#22" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#281}
load net {and.dcpl#284} -pin  "COMP_LOOP:twiddle_f:or#22" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#284}
load net {and.dcpl#286} -pin  "COMP_LOOP:twiddle_f:or#22" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#286}
load net {and.dcpl#287} -pin  "COMP_LOOP:twiddle_f:or#22" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#287}
load net {and.dcpl#288} -pin  "COMP_LOOP:twiddle_f:or#22" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#288}
load net {COMP_LOOP:twiddle_f:or#22.itm} -pin  "COMP_LOOP:twiddle_f:or#22" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#22.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2020 -attr oid 2017 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(5:1))(3).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#3(8:4))(0).itm}
load net {COMP_LOOP:twiddle_f:or#22.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#22.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load inst "COMP_LOOP:twiddle_f:nor#3" "nor(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2021 -attr oid 2018 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3} -attr area 2.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,8)"
load net {and.dcpl#251} -pin  "COMP_LOOP:twiddle_f:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#251}
load net {and.dcpl#255} -pin  "COMP_LOOP:twiddle_f:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#255}
load net {and.dcpl#258} -pin  "COMP_LOOP:twiddle_f:nor#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#258}
load net {and.dcpl#261} -pin  "COMP_LOOP:twiddle_f:nor#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#263} -pin  "COMP_LOOP:twiddle_f:nor#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {and.dcpl#264} -pin  "COMP_LOOP:twiddle_f:nor#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and.dcpl#265} -pin  "COMP_LOOP:twiddle_f:nor#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load net {and.dcpl#266} -pin  "COMP_LOOP:twiddle_f:nor#3" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#266}
load net {COMP_LOOP:twiddle_f:nor#3.itm} -pin  "COMP_LOOP:twiddle_f:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3.itm}
load inst "COMP_LOOP:twiddle_f:and#14" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2022 -attr oid 2019 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#14} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm} -pin  "COMP_LOOP:twiddle_f:and#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm}
load net {COMP_LOOP:twiddle_f:nor#3.itm} -pin  "COMP_LOOP:twiddle_f:and#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#3.itm}
load net {COMP_LOOP:twiddle_f:and#14.itm} -pin  "COMP_LOOP:twiddle_f:and#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#14.itm}
load inst "COMP_LOOP:twiddle_f:or#14" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2023 -attr oid 2020 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {COMP_LOOP:twiddle_f:and#14.itm} -pin  "COMP_LOOP:twiddle_f:or#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#14.itm}
load net {and.dcpl#267} -pin  "COMP_LOOP:twiddle_f:or#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#267}
load net {and.dcpl#270} -pin  "COMP_LOOP:twiddle_f:or#14" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load net {and.dcpl#272} -pin  "COMP_LOOP:twiddle_f:or#14" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#272}
load net {and.dcpl#274} -pin  "COMP_LOOP:twiddle_f:or#14" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#274}
load net {and.dcpl#275} -pin  "COMP_LOOP:twiddle_f:or#14" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load net {and.dcpl#276} -pin  "COMP_LOOP:twiddle_f:or#14" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#276}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:or#14" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {COMP_LOOP:twiddle_f:or#14.itm} -pin  "COMP_LOOP:twiddle_f:or#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#14.itm}
load inst "COMP_LOOP:twiddle_f:nor#4" "nor(9,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2024 -attr oid 2021 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4} -attr area 2.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,9)"
load net {and.dcpl#251} -pin  "COMP_LOOP:twiddle_f:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#251}
load net {and.dcpl#255} -pin  "COMP_LOOP:twiddle_f:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#255}
load net {and.dcpl#258} -pin  "COMP_LOOP:twiddle_f:nor#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#258}
load net {and.dcpl#261} -pin  "COMP_LOOP:twiddle_f:nor#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#267} -pin  "COMP_LOOP:twiddle_f:nor#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#267}
load net {and.dcpl#270} -pin  "COMP_LOOP:twiddle_f:nor#4" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load net {and.dcpl#272} -pin  "COMP_LOOP:twiddle_f:nor#4" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#272}
load net {and.dcpl#279} -pin  "COMP_LOOP:twiddle_f:nor#4" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#279}
load net {and.dcpl#281} -pin  "COMP_LOOP:twiddle_f:nor#4" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#281}
load net {COMP_LOOP:twiddle_f:nor#4.itm} -pin  "COMP_LOOP:twiddle_f:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4.itm}
load inst "COMP_LOOP:twiddle_f:and#15" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2025 -attr oid 2022 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#15} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "COMP_LOOP:twiddle_f:and#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(5:1))(2).itm}
load net {COMP_LOOP:twiddle_f:nor#4.itm} -pin  "COMP_LOOP:twiddle_f:and#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#4.itm}
load net {COMP_LOOP:twiddle_f:and#15.itm} -pin  "COMP_LOOP:twiddle_f:and#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#15.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" "or(13,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2026 -attr oid 2023 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,13)"
load net {COMP_LOOP:twiddle_f:and#15.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#15.itm}
load net {and.dcpl#263} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {and.dcpl#264} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and.dcpl#265} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load net {and.dcpl#266} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#266}
load net {and.dcpl#274} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#274}
load net {and.dcpl#275} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load net {and.dcpl#276} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#276}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {and.dcpl#284} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#284}
load net {and.dcpl#286} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#286}
load net {and.dcpl#287} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#287}
load net {and.dcpl#288} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#288}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or.itm}
load inst "COMP_LOOP:twiddle_f:nor#5" "nor(11,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2027 -attr oid 2024 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#5} -attr area 2.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,11)"
load net {and.dcpl#251} -pin  "COMP_LOOP:twiddle_f:nor#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#251}
load net {and.dcpl#255} -pin  "COMP_LOOP:twiddle_f:nor#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#255}
load net {and.dcpl#263} -pin  "COMP_LOOP:twiddle_f:nor#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {and.dcpl#264} -pin  "COMP_LOOP:twiddle_f:nor#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and.dcpl#267} -pin  "COMP_LOOP:twiddle_f:nor#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#267}
load net {and.dcpl#270} -pin  "COMP_LOOP:twiddle_f:nor#5" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load net {and.dcpl#274} -pin  "COMP_LOOP:twiddle_f:nor#5" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#274}
load net {and.dcpl#275} -pin  "COMP_LOOP:twiddle_f:nor#5" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load net {and.dcpl#279} -pin  "COMP_LOOP:twiddle_f:nor#5" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#279}
load net {and.dcpl#284} -pin  "COMP_LOOP:twiddle_f:nor#5" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#284}
load net {and.dcpl#286} -pin  "COMP_LOOP:twiddle_f:nor#5" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#286}
load net {COMP_LOOP:twiddle_f:nor#5.itm} -pin  "COMP_LOOP:twiddle_f:nor#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#5.itm}
load inst "COMP_LOOP:twiddle_f:and#16" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2028 -attr oid 2025 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#16} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "COMP_LOOP:twiddle_f:and#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(5:1))(1).itm}
load net {COMP_LOOP:twiddle_f:nor#5.itm} -pin  "COMP_LOOP:twiddle_f:and#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#5.itm}
load net {COMP_LOOP:twiddle_f:and#16.itm} -pin  "COMP_LOOP:twiddle_f:and#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#16.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" "or(11,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2029 -attr oid 2026 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,11)"
load net {COMP_LOOP:twiddle_f:and#16.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#16.itm}
load net {and.dcpl#258} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#258}
load net {and.dcpl#261} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#265} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load net {and.dcpl#266} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#266}
load net {and.dcpl#272} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#272}
load net {and.dcpl#276} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#276}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {and.dcpl#281} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#281}
load net {and.dcpl#287} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#287}
load net {and.dcpl#288} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#288}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#1.itm}
load inst "COMP_LOOP:twiddle_f:nor#6" "nor(11,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2030 -attr oid 2027 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#6} -attr area 2.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,11)"
load net {and.dcpl#251} -pin  "COMP_LOOP:twiddle_f:nor#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#251}
load net {and.dcpl#258} -pin  "COMP_LOOP:twiddle_f:nor#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#258}
load net {and.dcpl#263} -pin  "COMP_LOOP:twiddle_f:nor#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#263}
load net {and.dcpl#265} -pin  "COMP_LOOP:twiddle_f:nor#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#265}
load net {and.dcpl#267} -pin  "COMP_LOOP:twiddle_f:nor#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#267}
load net {and.dcpl#272} -pin  "COMP_LOOP:twiddle_f:nor#6" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#272}
load net {and.dcpl#274} -pin  "COMP_LOOP:twiddle_f:nor#6" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#274}
load net {and.dcpl#276} -pin  "COMP_LOOP:twiddle_f:nor#6" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#276}
load net {and.dcpl#279} -pin  "COMP_LOOP:twiddle_f:nor#6" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#279}
load net {and.dcpl#284} -pin  "COMP_LOOP:twiddle_f:nor#6" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#284}
load net {and.dcpl#287} -pin  "COMP_LOOP:twiddle_f:nor#6" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#287}
load net {COMP_LOOP:twiddle_f:nor#6.itm} -pin  "COMP_LOOP:twiddle_f:nor#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#6.itm}
load inst "COMP_LOOP:twiddle_f:and#17" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2031 -attr oid 2028 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#17} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "COMP_LOOP:twiddle_f:and#17" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#1(5:1))(0).itm}
load net {COMP_LOOP:twiddle_f:nor#6.itm} -pin  "COMP_LOOP:twiddle_f:and#17" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#6.itm}
load net {COMP_LOOP:twiddle_f:and#17.itm} -pin  "COMP_LOOP:twiddle_f:and#17" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#17.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" "or(11,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2032 -attr oid 2029 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,11)"
load net {COMP_LOOP:twiddle_f:and#17.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#17.itm}
load net {and.dcpl#255} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#255}
load net {and.dcpl#261} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#261}
load net {and.dcpl#264} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#264}
load net {and.dcpl#266} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#266}
load net {and.dcpl#270} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#270}
load net {and.dcpl#275} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#275}
load net {and.dcpl#278} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#278}
load net {and.dcpl#281} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#281}
load net {and.dcpl#286} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#286}
load net {and.dcpl#288} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#288}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#2.itm}
load inst "COMP_LOOP:twiddle_f:nor#7" "nor(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2033 -attr oid 2030 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,6)"
load net {and.dcpl#296} -pin  "COMP_LOOP:twiddle_f:nor#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#296}
load net {and.dcpl#299} -pin  "COMP_LOOP:twiddle_f:nor#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#299}
load net {and.dcpl#302} -pin  "COMP_LOOP:twiddle_f:nor#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#302}
load net {and.dcpl#305} -pin  "COMP_LOOP:twiddle_f:nor#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#305}
load net {and.dcpl#307} -pin  "COMP_LOOP:twiddle_f:nor#7" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#307}
load net {and.dcpl#308} -pin  "COMP_LOOP:twiddle_f:nor#7" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#308}
load net {COMP_LOOP:twiddle_f:nor#7.itm} -pin  "COMP_LOOP:twiddle_f:nor#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#7.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2034 -attr oid 2031 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(8).itm}
load net {COMP_LOOP:twiddle_f:nor#7.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#7.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#3.itm}
load inst "COMP_LOOP:twiddle_f:or#15" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2035 -attr oid 2032 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#311} -pin  "COMP_LOOP:twiddle_f:or#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#311}
load net {and.dcpl#314} -pin  "COMP_LOOP:twiddle_f:or#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#314}
load net {COMP_LOOP:twiddle_f:or#15.itm} -pin  "COMP_LOOP:twiddle_f:or#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.itm}
load inst "COMP_LOOP:twiddle_f:mux#10" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2036 -attr oid 2033 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#10} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(7).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(7).itm}
load net {COMP_LOOP:twiddle_f:or#15.itm} -pin  "COMP_LOOP:twiddle_f:mux#10" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#15.itm}
load net {COMP_LOOP:twiddle_f:mux#10.itm} -pin  "COMP_LOOP:twiddle_f:mux#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#10.itm}
load inst "COMP_LOOP:twiddle_f:nor#8" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2037 -attr oid 2034 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#8} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#299} -pin  "COMP_LOOP:twiddle_f:nor#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#299}
load net {and.dcpl#302} -pin  "COMP_LOOP:twiddle_f:nor#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#302}
load net {COMP_LOOP:twiddle_f:nor#8.itm} -pin  "COMP_LOOP:twiddle_f:nor#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#8.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2038 -attr oid 2035 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux#10.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#10.itm}
load net {COMP_LOOP:twiddle_f:nor#8.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#8.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#4.itm}
load inst "COMP_LOOP:twiddle_f:or#16" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2039 -attr oid 2036 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#16} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#296} -pin  "COMP_LOOP:twiddle_f:or#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#296}
load net {and.dcpl#305} -pin  "COMP_LOOP:twiddle_f:or#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#305}
load net {and.dcpl#307} -pin  "COMP_LOOP:twiddle_f:or#16" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#307}
load net {and.dcpl#308} -pin  "COMP_LOOP:twiddle_f:or#16" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#308}
load net {COMP_LOOP:twiddle_f:or#16.itm} -pin  "COMP_LOOP:twiddle_f:or#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#16.itm}
load inst "COMP_LOOP:twiddle_f:or#17" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2040 -attr oid 2037 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#299} -pin  "COMP_LOOP:twiddle_f:or#17" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#299}
load net {and.dcpl#302} -pin  "COMP_LOOP:twiddle_f:or#17" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#302}
load net {COMP_LOOP:twiddle_f:or#17.itm} -pin  "COMP_LOOP:twiddle_f:or#17" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm}
load inst "COMP_LOOP:twiddle_f:or#18" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2041 -attr oid 2038 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#18} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#311} -pin  "COMP_LOOP:twiddle_f:or#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#311}
load net {and.dcpl#314} -pin  "COMP_LOOP:twiddle_f:or#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#314}
load net {COMP_LOOP:twiddle_f:or#18.itm} -pin  "COMP_LOOP:twiddle_f:or#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#18.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#98" "mux1h(3,7)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2042 -attr oid 2039 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#98} -attr area 10.125282 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(7,3)"
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-5:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-5:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-9:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP-3:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP-3:twiddle_f:lshift.ncse.sva)(6-0).itm}
load net {COMP_LOOP:twiddle_f:or#16.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {S0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2043 -attr oid 2040 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#16.itm}
load net {COMP_LOOP:twiddle_f:or#17.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2044 -attr oid 2041 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#17.itm}
load net {COMP_LOOP:twiddle_f:or#18.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2045 -attr oid 2042 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#18.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#98.itm}
load net {COMP_LOOP:twiddle_f:mux1h#98.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux1h#98" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#98.itm}
load inst "COMP_LOOP:twiddle_f:nor#9" "nor(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2046 -attr oid 2043 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#9} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,6)"
load net {and.dcpl#296} -pin  "COMP_LOOP:twiddle_f:nor#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#296}
load net {and.dcpl#299} -pin  "COMP_LOOP:twiddle_f:nor#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#299}
load net {and.dcpl#302} -pin  "COMP_LOOP:twiddle_f:nor#9" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#302}
load net {and.dcpl#305} -pin  "COMP_LOOP:twiddle_f:nor#9" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#305}
load net {and.dcpl#307} -pin  "COMP_LOOP:twiddle_f:nor#9" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#307}
load net {and.dcpl#308} -pin  "COMP_LOOP:twiddle_f:nor#9" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#308}
load net {COMP_LOOP:twiddle_f:nor#9.itm} -pin  "COMP_LOOP:twiddle_f:nor#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#9.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#5" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2047 -attr oid 2044 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#27(8:4))(4).itm}
load net {COMP_LOOP:twiddle_f:nor#9.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#9.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#5.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#5.itm}
load inst "COMP_LOOP:twiddle_f:or#23" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2048 -attr oid 2045 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#23} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#311} -pin  "COMP_LOOP:twiddle_f:or#23" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#311}
load net {and.dcpl#314} -pin  "COMP_LOOP:twiddle_f:or#23" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#314}
load net {COMP_LOOP:twiddle_f:or#23.itm} -pin  "COMP_LOOP:twiddle_f:or#23" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#23.itm}
load inst "COMP_LOOP:twiddle_f:mux#13" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2049 -attr oid 2046 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#13} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3).itm}
load net {COMP_LOOP:twiddle_f:or#23.itm} -pin  "COMP_LOOP:twiddle_f:mux#13" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#23.itm}
load net {COMP_LOOP:twiddle_f:mux#13.itm} -pin  "COMP_LOOP:twiddle_f:mux#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#13.itm}
load inst "COMP_LOOP:twiddle_f:nor#12" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2050 -attr oid 2047 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#12} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#299} -pin  "COMP_LOOP:twiddle_f:nor#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#299}
load net {and.dcpl#302} -pin  "COMP_LOOP:twiddle_f:nor#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#302}
load net {COMP_LOOP:twiddle_f:nor#12.itm} -pin  "COMP_LOOP:twiddle_f:nor#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#12.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#7" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2051 -attr oid 2048 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux#13.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#13.itm}
load net {COMP_LOOP:twiddle_f:nor#12.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#12.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#7.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#7.itm}
load inst "COMP_LOOP:twiddle_f:or#24" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2052 -attr oid 2049 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#24} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#296} -pin  "COMP_LOOP:twiddle_f:or#24" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#296}
load net {and.dcpl#305} -pin  "COMP_LOOP:twiddle_f:or#24" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#305}
load net {and.dcpl#307} -pin  "COMP_LOOP:twiddle_f:or#24" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#307}
load net {and.dcpl#308} -pin  "COMP_LOOP:twiddle_f:or#24" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#308}
load net {COMP_LOOP:twiddle_f:or#24.itm} -pin  "COMP_LOOP:twiddle_f:or#24" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#24.itm}
load inst "COMP_LOOP:twiddle_f:or#25" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2053 -attr oid 2050 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#25} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#299} -pin  "COMP_LOOP:twiddle_f:or#25" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#299}
load net {and.dcpl#302} -pin  "COMP_LOOP:twiddle_f:or#25" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#302}
load net {COMP_LOOP:twiddle_f:or#25.itm} -pin  "COMP_LOOP:twiddle_f:or#25" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#25.itm}
load inst "COMP_LOOP:twiddle_f:or#26" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2054 -attr oid 2051 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#26} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#311} -pin  "COMP_LOOP:twiddle_f:or#26" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#311}
load net {and.dcpl#314} -pin  "COMP_LOOP:twiddle_f:or#26" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#314}
load net {COMP_LOOP:twiddle_f:or#26.itm} -pin  "COMP_LOOP:twiddle_f:or#26" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#26.itm}
load inst "COMP_LOOP:twiddle_f:mux1h#99" "mux1h(3,3)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2055 -attr oid 2052 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#99} -attr area 4.339978 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(3,3)"
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(3-1).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(4-2).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(2-0).itm}
load net {COMP_LOOP:twiddle_f:or#24.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {S0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2056 -attr oid 2053 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#24.itm}
load net {COMP_LOOP:twiddle_f:or#25.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2057 -attr oid 2054 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#25.itm}
load net {COMP_LOOP:twiddle_f:or#26.itm} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2058 -attr oid 2055 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#26.itm}
load net {COMP_LOOP:twiddle_f:mux1h#99.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#99.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#99.itm}
load net {COMP_LOOP:twiddle_f:mux1h#99.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux1h#99" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#99.itm}
load inst "COMP_LOOP:twiddle_f:or#27" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2059 -attr oid 2056 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#27} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#299} -pin  "COMP_LOOP:twiddle_f:or#27" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#299}
load net {and.dcpl#302} -pin  "COMP_LOOP:twiddle_f:or#27" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#302}
load net {COMP_LOOP:twiddle_f:or#27.itm} -pin  "COMP_LOOP:twiddle_f:or#27" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#27.itm}
load inst "COMP_LOOP:twiddle_f:mux#14" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2060 -attr oid 2057 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#14} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:k(10:5).sva(4:0))(1).itm}
load net {COMP_LOOP:twiddle_f:or#27.itm} -pin  "COMP_LOOP:twiddle_f:mux#14" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or#27.itm}
load net {COMP_LOOP:twiddle_f:mux#14.itm} -pin  "COMP_LOOP:twiddle_f:mux#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#14.itm}
load inst "COMP_LOOP:twiddle_f:nor#13" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2061 -attr oid 2058 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#13} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#311} -pin  "COMP_LOOP:twiddle_f:nor#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#311}
load net {and.dcpl#314} -pin  "COMP_LOOP:twiddle_f:nor#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#314}
load net {COMP_LOOP:twiddle_f:nor#13.itm} -pin  "COMP_LOOP:twiddle_f:nor#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#13.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#8" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2062 -attr oid 2059 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:twiddle_f:mux#14.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#14.itm}
load net {COMP_LOOP:twiddle_f:nor#13.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#13.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#8.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#8.itm}
load inst "COMP_LOOP:twiddle_f:nor#10" "nor(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2063 -attr oid 2060 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,3)"
load net {and.dcpl#296} -pin  "COMP_LOOP:twiddle_f:nor#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#296}
load net {and.dcpl#305} -pin  "COMP_LOOP:twiddle_f:nor#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#305}
load net {and.dcpl#311} -pin  "COMP_LOOP:twiddle_f:nor#10" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#311}
load net {COMP_LOOP:twiddle_f:nor#10.itm} -pin  "COMP_LOOP:twiddle_f:nor#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#10.itm}
load inst "COMP_LOOP:twiddle_f:and#18" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2064 -attr oid 2061 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#18} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "COMP_LOOP:twiddle_f:and#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(exu.tmp#17(6:2))(0).itm}
load net {COMP_LOOP:twiddle_f:nor#10.itm} -pin  "COMP_LOOP:twiddle_f:and#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#10.itm}
load net {COMP_LOOP:twiddle_f:and#18.itm} -pin  "COMP_LOOP:twiddle_f:and#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#18.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2065 -attr oid 2062 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {COMP_LOOP:twiddle_f:and#18.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#18.itm}
load net {and.dcpl#307} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#307}
load net {and.dcpl#308} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#308}
load net {and.dcpl#314} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#314}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#3.itm}
load inst "COMP_LOOP:twiddle_f:nor#11" "nor(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2066 -attr oid 2063 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and.dcpl#296} -pin  "COMP_LOOP:twiddle_f:nor#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#296}
load net {and.dcpl#299} -pin  "COMP_LOOP:twiddle_f:nor#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#299}
load net {and.dcpl#307} -pin  "COMP_LOOP:twiddle_f:nor#11" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#307}
load net {and.dcpl#314} -pin  "COMP_LOOP:twiddle_f:nor#11" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#314}
load net {COMP_LOOP:twiddle_f:nor#11.itm} -pin  "COMP_LOOP:twiddle_f:nor#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#11.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4" "or(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2067 -attr oid 2064 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {COMP_LOOP:twiddle_f:nor#11.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:nor#11.itm}
load net {and.dcpl#302} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#302}
load net {and.dcpl#305} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#305}
load net {and.dcpl#308} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#308}
load net {and.dcpl#311} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#311}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:or#4.itm}
load inst "COMP_LOOP:twiddle_f:mux#8" "mux(2,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2068 -attr oid 2065 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(0)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(1)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(2)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(3)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(4)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(5)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(6)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(7)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(8)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-2:twiddle_f:lshift.ncse.sva(9)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:lshift.ncse.sva}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {COMP_LOOP-1:twiddle_f:lshift.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux#8" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux#8" {A1(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux#8" {A1(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux#8" {A1(7)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux#8" {A1(8)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux#8" {A1(9)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#50.itm}
load net {and.dcpl#329} -pin  "COMP_LOOP:twiddle_f:mux#8" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#329}
load net {COMP_LOOP:twiddle_f:mux#8.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux#8" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux#8" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux#8" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux#8" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux#8" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(5)} -pin  "COMP_LOOP:twiddle_f:mux#8" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(6)} -pin  "COMP_LOOP:twiddle_f:mux#8" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(7)} -pin  "COMP_LOOP:twiddle_f:mux#8" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(8)} -pin  "COMP_LOOP:twiddle_f:mux#8" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load net {COMP_LOOP:twiddle_f:mux#8.itm(9)} -pin  "COMP_LOOP:twiddle_f:mux#8" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#8.itm}
load inst "not#476" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2069 -attr oid 2066 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#476} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {and.dcpl#329} -pin  "not#476" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#329}
load net {not#476.itm} -pin  "not#476" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#476.itm}
load inst "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" "and(2,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2070 -attr oid 2067 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6} -attr area 5.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(5,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {not#476.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {not#476.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {not#476.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {not#476.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {not#476.itm} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:exs.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(0)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(1)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(2)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(3)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm}
load net {COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm(4)} -pin  "COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:and#6.itm}
load inst "COMP_LOOP:twiddle_f:mux#7" "mux(2,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2071 -attr oid 2068 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#7} -attr area 5.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(5,1,2)"
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#4}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux#7" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#4}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux#7" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#4}
load net {GND} -pin  "COMP_LOOP:twiddle_f:mux#7" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#4}
load net {PWR} -pin  "COMP_LOOP:twiddle_f:mux#7" {A0(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#4}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "COMP_LOOP:twiddle_f:mux#7" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "COMP_LOOP:twiddle_f:mux#7" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "COMP_LOOP:twiddle_f:mux#7" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "COMP_LOOP:twiddle_f:mux#7" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "COMP_LOOP:twiddle_f:mux#7" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {and.dcpl#329} -pin  "COMP_LOOP:twiddle_f:mux#7" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#329}
load net {COMP_LOOP:twiddle_f:mux#7.itm(0)} -pin  "COMP_LOOP:twiddle_f:mux#7" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#7.itm}
load net {COMP_LOOP:twiddle_f:mux#7.itm(1)} -pin  "COMP_LOOP:twiddle_f:mux#7" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#7.itm}
load net {COMP_LOOP:twiddle_f:mux#7.itm(2)} -pin  "COMP_LOOP:twiddle_f:mux#7" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#7.itm}
load net {COMP_LOOP:twiddle_f:mux#7.itm(3)} -pin  "COMP_LOOP:twiddle_f:mux#7" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#7.itm}
load net {COMP_LOOP:twiddle_f:mux#7.itm(4)} -pin  "COMP_LOOP:twiddle_f:mux#7" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux#7.itm}
load inst "VEC_LOOP:VEC_LOOP:or" "or(17,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2072 -attr oid 2069 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or} -attr area 4.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,17)"
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:or" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10).itm}
load net {and.dcpl#340} -pin  "VEC_LOOP:VEC_LOOP:or" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#340}
load net {and.dcpl#343} -pin  "VEC_LOOP:VEC_LOOP:or" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#343}
load net {and.dcpl#346} -pin  "VEC_LOOP:VEC_LOOP:or" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#346}
load net {and.dcpl#349} -pin  "VEC_LOOP:VEC_LOOP:or" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#349}
load net {and.dcpl#352} -pin  "VEC_LOOP:VEC_LOOP:or" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#352}
load net {and.dcpl#355} -pin  "VEC_LOOP:VEC_LOOP:or" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#355}
load net {and.dcpl#357} -pin  "VEC_LOOP:VEC_LOOP:or" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#357}
load net {and.dcpl#358} -pin  "VEC_LOOP:VEC_LOOP:or" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#358}
load net {and.dcpl#361} -pin  "VEC_LOOP:VEC_LOOP:or" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#361}
load net {and.dcpl#363} -pin  "VEC_LOOP:VEC_LOOP:or" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#363}
load net {and.dcpl#364} -pin  "VEC_LOOP:VEC_LOOP:or" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#364}
load net {and.dcpl#365} -pin  "VEC_LOOP:VEC_LOOP:or" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#365}
load net {and.dcpl#366} -pin  "VEC_LOOP:VEC_LOOP:or" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#366}
load net {and.dcpl#367} -pin  "VEC_LOOP:VEC_LOOP:or" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#367}
load net {and.dcpl#368} -pin  "VEC_LOOP:VEC_LOOP:or" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#368}
load net {and.dcpl#371} -pin  "VEC_LOOP:VEC_LOOP:or" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#371}
load net {VEC_LOOP:VEC_LOOP:or.itm} -pin  "VEC_LOOP:VEC_LOOP:or" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or.itm}
load inst "COMP_LOOP-2:not#27" "not(10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2073 -attr oid 2070 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(10)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP-2:not#27" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP-2:not#27" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-2:not#27" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-2:not#27" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-2:not#27" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-2:not#27" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-2:not#27" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-2:not#27" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-2:not#27" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-2:not#27" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#49.itm}
load net {COMP_LOOP-2:not#27.itm(0)} -pin  "COMP_LOOP-2:not#27" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(1)} -pin  "COMP_LOOP-2:not#27" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(2)} -pin  "COMP_LOOP-2:not#27" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(3)} -pin  "COMP_LOOP-2:not#27" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(4)} -pin  "COMP_LOOP-2:not#27" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(5)} -pin  "COMP_LOOP-2:not#27" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(6)} -pin  "COMP_LOOP-2:not#27" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(7)} -pin  "COMP_LOOP-2:not#27" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(8)} -pin  "COMP_LOOP-2:not#27" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(9)} -pin  "COMP_LOOP-2:not#27" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load inst "VEC_LOOP:or#38" "or(16,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2074 -attr oid 2071 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#38} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,16)"
load net {and.dcpl#340} -pin  "VEC_LOOP:or#38" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#340}
load net {and.dcpl#343} -pin  "VEC_LOOP:or#38" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#343}
load net {and.dcpl#346} -pin  "VEC_LOOP:or#38" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#346}
load net {and.dcpl#349} -pin  "VEC_LOOP:or#38" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#349}
load net {and.dcpl#352} -pin  "VEC_LOOP:or#38" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#352}
load net {and.dcpl#355} -pin  "VEC_LOOP:or#38" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#355}
load net {and.dcpl#357} -pin  "VEC_LOOP:or#38" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#357}
load net {and.dcpl#358} -pin  "VEC_LOOP:or#38" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#358}
load net {and.dcpl#361} -pin  "VEC_LOOP:or#38" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#361}
load net {and.dcpl#363} -pin  "VEC_LOOP:or#38" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#363}
load net {and.dcpl#364} -pin  "VEC_LOOP:or#38" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#364}
load net {and.dcpl#365} -pin  "VEC_LOOP:or#38" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#365}
load net {and.dcpl#366} -pin  "VEC_LOOP:or#38" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#366}
load net {and.dcpl#367} -pin  "VEC_LOOP:or#38" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#367}
load net {and.dcpl#368} -pin  "VEC_LOOP:or#38" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#368}
load net {and.dcpl#371} -pin  "VEC_LOOP:or#38" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#371}
load net {VEC_LOOP:or#38.itm} -pin  "VEC_LOOP:or#38" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#38.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#2" "mux(2,10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2075 -attr oid 2072 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2} -attr area 10.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(10,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(9-0).itm}
load net {COMP_LOOP-2:not#27.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {COMP_LOOP-2:not#27.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#27.itm}
load net {VEC_LOOP:or#38.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#38.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load net {VEC_LOOP:VEC_LOOP:mux#2.itm(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#2" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#2.itm}
load inst "VEC_LOOP:or#39" "or(16,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2076 -attr oid 2073 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#39} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,16)"
load net {and.dcpl#340} -pin  "VEC_LOOP:or#39" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#340}
load net {and.dcpl#343} -pin  "VEC_LOOP:or#39" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#343}
load net {and.dcpl#346} -pin  "VEC_LOOP:or#39" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#346}
load net {and.dcpl#349} -pin  "VEC_LOOP:or#39" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#349}
load net {and.dcpl#352} -pin  "VEC_LOOP:or#39" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#352}
load net {and.dcpl#355} -pin  "VEC_LOOP:or#39" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#355}
load net {and.dcpl#357} -pin  "VEC_LOOP:or#39" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#357}
load net {and.dcpl#358} -pin  "VEC_LOOP:or#39" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#358}
load net {and.dcpl#361} -pin  "VEC_LOOP:or#39" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#361}
load net {and.dcpl#363} -pin  "VEC_LOOP:or#39" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#363}
load net {and.dcpl#364} -pin  "VEC_LOOP:or#39" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#364}
load net {and.dcpl#365} -pin  "VEC_LOOP:or#39" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#365}
load net {and.dcpl#366} -pin  "VEC_LOOP:or#39" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#366}
load net {and.dcpl#367} -pin  "VEC_LOOP:or#39" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#367}
load net {and.dcpl#368} -pin  "VEC_LOOP:or#39" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#368}
load net {and.dcpl#371} -pin  "VEC_LOOP:or#39" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#371}
load net {VEC_LOOP:or#39.itm} -pin  "VEC_LOOP:or#39" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#39.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#3" "mux(2,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2077 -attr oid 2074 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3} -attr area 5.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(5,1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-5)#3.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {VEC_LOOP:or#39.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#39.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#3.itm}
load inst "VEC_LOOP:nor#2" "nor(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2078 -attr oid 2075 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and.dcpl#361} -pin  "VEC_LOOP:nor#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#361}
load net {and.dcpl#363} -pin  "VEC_LOOP:nor#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#363}
load net {and.dcpl#364} -pin  "VEC_LOOP:nor#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#364}
load net {and.dcpl#371} -pin  "VEC_LOOP:nor#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#371}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:nor#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2.itm}
load inst "VEC_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2079 -attr oid 2076 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:and#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(4)#1.itm}
load net {VEC_LOOP:nor#2.itm} -pin  "VEC_LOOP:and#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#2.itm}
load net {VEC_LOOP:and#3.itm} -pin  "VEC_LOOP:and#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#3.itm}
load inst "VEC_LOOP:VEC_LOOP:or#1" "or(13,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2080 -attr oid 2077 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#1} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,13)"
load net {VEC_LOOP:and#3.itm} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#3.itm}
load net {and.dcpl#340} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#340}
load net {and.dcpl#343} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#343}
load net {and.dcpl#346} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#346}
load net {and.dcpl#349} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#349}
load net {and.dcpl#352} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#352}
load net {and.dcpl#355} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#355}
load net {and.dcpl#357} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#357}
load net {and.dcpl#358} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#358}
load net {and.dcpl#365} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#365}
load net {and.dcpl#366} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#366}
load net {and.dcpl#367} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#367}
load net {and.dcpl#368} -pin  "VEC_LOOP:VEC_LOOP:or#1" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#368}
load net {VEC_LOOP:VEC_LOOP:or#1.itm} -pin  "VEC_LOOP:VEC_LOOP:or#1" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#1.itm}
load inst "VEC_LOOP:nor#3" "nor(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2081 -attr oid 2078 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3} -attr area 2.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,8)"
load net {and.dcpl#352} -pin  "VEC_LOOP:nor#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#352}
load net {and.dcpl#358} -pin  "VEC_LOOP:nor#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#358}
load net {and.dcpl#364} -pin  "VEC_LOOP:nor#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#364}
load net {and.dcpl#365} -pin  "VEC_LOOP:nor#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#365}
load net {and.dcpl#366} -pin  "VEC_LOOP:nor#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#366}
load net {and.dcpl#367} -pin  "VEC_LOOP:nor#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#367}
load net {and.dcpl#368} -pin  "VEC_LOOP:nor#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#368}
load net {and.dcpl#371} -pin  "VEC_LOOP:nor#3" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#371}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:nor#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3.itm}
load inst "VEC_LOOP:and#4" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2082 -attr oid 2079 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:and#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(3).itm}
load net {VEC_LOOP:nor#3.itm} -pin  "VEC_LOOP:and#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#3.itm}
load net {VEC_LOOP:and#4.itm} -pin  "VEC_LOOP:and#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#4.itm}
load inst "VEC_LOOP:VEC_LOOP:or#2" "or(9,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2083 -attr oid 2080 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#2} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,9)"
load net {VEC_LOOP:and#4.itm} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#4.itm}
load net {and.dcpl#340} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#340}
load net {and.dcpl#343} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#343}
load net {and.dcpl#346} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#346}
load net {and.dcpl#349} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#349}
load net {and.dcpl#355} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#355}
load net {and.dcpl#357} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#357}
load net {and.dcpl#361} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#361}
load net {and.dcpl#363} -pin  "VEC_LOOP:VEC_LOOP:or#2" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#363}
load net {VEC_LOOP:VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:nor#4" "nor(7,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2084 -attr oid 2081 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4} -attr area 2.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#349} -pin  "VEC_LOOP:nor#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#349}
load net {and.dcpl#355} -pin  "VEC_LOOP:nor#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#355}
load net {and.dcpl#357} -pin  "VEC_LOOP:nor#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#357}
load net {and.dcpl#358} -pin  "VEC_LOOP:nor#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#358}
load net {and.dcpl#363} -pin  "VEC_LOOP:nor#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#363}
load net {and.dcpl#367} -pin  "VEC_LOOP:nor#4" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#367}
load net {and.dcpl#368} -pin  "VEC_LOOP:nor#4" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#368}
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:nor#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4.itm}
load inst "VEC_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2085 -attr oid 2082 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:and#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(2).itm}
load net {VEC_LOOP:nor#4.itm} -pin  "VEC_LOOP:and#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#4.itm}
load net {VEC_LOOP:and#5.itm} -pin  "VEC_LOOP:and#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5.itm}
load inst "VEC_LOOP:VEC_LOOP:or#3" "or(10,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2086 -attr oid 2083 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#3} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,10)"
load net {VEC_LOOP:and#5.itm} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#5.itm}
load net {and.dcpl#340} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#340}
load net {and.dcpl#343} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#343}
load net {and.dcpl#346} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#346}
load net {and.dcpl#352} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#352}
load net {and.dcpl#361} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#361}
load net {and.dcpl#364} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#364}
load net {and.dcpl#365} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#365}
load net {and.dcpl#366} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#366}
load net {and.dcpl#371} -pin  "VEC_LOOP:VEC_LOOP:or#3" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#371}
load net {VEC_LOOP:VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#3.itm}
load inst "VEC_LOOP:nor#5" "nor(9,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2087 -attr oid 2084 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5} -attr area 2.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,9)"
load net {and.dcpl#340} -pin  "VEC_LOOP:nor#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#340}
load net {and.dcpl#346} -pin  "VEC_LOOP:nor#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#346}
load net {and.dcpl#355} -pin  "VEC_LOOP:nor#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#355}
load net {and.dcpl#357} -pin  "VEC_LOOP:nor#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#357}
load net {and.dcpl#365} -pin  "VEC_LOOP:nor#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#365}
load net {and.dcpl#366} -pin  "VEC_LOOP:nor#5" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#366}
load net {and.dcpl#367} -pin  "VEC_LOOP:nor#5" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#367}
load net {and.dcpl#368} -pin  "VEC_LOOP:nor#5" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#368}
load net {and.dcpl#371} -pin  "VEC_LOOP:nor#5" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#371}
load net {VEC_LOOP:nor#5.itm} -pin  "VEC_LOOP:nor#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5.itm}
load inst "VEC_LOOP:and#6" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2088 -attr oid 2085 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:and#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(1).itm}
load net {VEC_LOOP:nor#5.itm} -pin  "VEC_LOOP:and#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#5.itm}
load net {VEC_LOOP:and#6.itm} -pin  "VEC_LOOP:and#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6.itm}
load inst "VEC_LOOP:VEC_LOOP:or#4" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2089 -attr oid 2086 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#4} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {VEC_LOOP:and#6.itm} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#6.itm}
load net {and.dcpl#343} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#343}
load net {and.dcpl#349} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#349}
load net {and.dcpl#352} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#352}
load net {and.dcpl#358} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#358}
load net {and.dcpl#361} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#361}
load net {and.dcpl#363} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#363}
load net {and.dcpl#364} -pin  "VEC_LOOP:VEC_LOOP:or#4" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#364}
load net {VEC_LOOP:VEC_LOOP:or#4.itm} -pin  "VEC_LOOP:VEC_LOOP:or#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#4.itm}
load inst "VEC_LOOP:nor#6" "nor(11,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2090 -attr oid 2087 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#6} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,11)"
load net {and.dcpl#340} -pin  "VEC_LOOP:nor#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#340}
load net {and.dcpl#343} -pin  "VEC_LOOP:nor#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#343}
load net {and.dcpl#349} -pin  "VEC_LOOP:nor#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#349}
load net {and.dcpl#352} -pin  "VEC_LOOP:nor#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#352}
load net {and.dcpl#357} -pin  "VEC_LOOP:nor#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#357}
load net {and.dcpl#358} -pin  "VEC_LOOP:nor#6" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#358}
load net {and.dcpl#361} -pin  "VEC_LOOP:nor#6" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#361}
load net {and.dcpl#363} -pin  "VEC_LOOP:nor#6" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#363}
load net {and.dcpl#364} -pin  "VEC_LOOP:nor#6" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#364}
load net {and.dcpl#366} -pin  "VEC_LOOP:nor#6" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#366}
load net {and.dcpl#368} -pin  "VEC_LOOP:nor#6" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#368}
load net {VEC_LOOP:nor#6.itm} -pin  "VEC_LOOP:nor#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#6.itm}
load inst "VEC_LOOP:and#7" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2091 -attr oid 2088 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(0)} -pin  "VEC_LOOP:and#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(0).itm}
load net {VEC_LOOP:nor#6.itm} -pin  "VEC_LOOP:and#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#6.itm}
load net {VEC_LOOP:and#7.itm} -pin  "VEC_LOOP:and#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7.itm}
load inst "VEC_LOOP:VEC_LOOP:or#5" "or(6,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2092 -attr oid 2089 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#5} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,6)"
load net {VEC_LOOP:and#7.itm} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#7.itm}
load net {and.dcpl#346} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#346}
load net {and.dcpl#355} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#355}
load net {and.dcpl#365} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#365}
load net {and.dcpl#367} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#367}
load net {and.dcpl#371} -pin  "VEC_LOOP:VEC_LOOP:or#5" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#371}
load net {VEC_LOOP:VEC_LOOP:or#5.itm} -pin  "VEC_LOOP:VEC_LOOP:or#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#5.itm}
load inst "not#365" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2093 -attr oid 2090 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#365} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#365" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(1)#81.itm}
load net {not#365.itm} -pin  "not#365" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#365.itm}
load inst "not#441" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2094 -attr oid 2091 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#441} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(8)} -pin  "not#441" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(8)#77.itm}
load net {not#441.itm} -pin  "not#441" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#441.itm}
load inst "nand#8" "nand(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2095 -attr oid 2092 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#8} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,4)"
load net {not#365.itm} -pin  "nand#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#365.itm}
load net {fsm_output(0)} -pin  "nand#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#86.itm}
load net {fsm_output(2)} -pin  "nand#8" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(2)#84.itm}
load net {not#441.itm} -pin  "nand#8" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#441.itm}
load net {nand#8.itm} -pin  "nand#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#8.itm}
load inst "VEC_LOOP:or#3" "or(17,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2096 -attr oid 2093 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3} -attr area 4.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,17)"
load net {nand#8.itm} -pin  "VEC_LOOP:or#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#8.itm}
load net {and.dcpl#340} -pin  "VEC_LOOP:or#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#340}
load net {and.dcpl#343} -pin  "VEC_LOOP:or#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#343}
load net {and.dcpl#346} -pin  "VEC_LOOP:or#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#346}
load net {and.dcpl#349} -pin  "VEC_LOOP:or#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#349}
load net {and.dcpl#352} -pin  "VEC_LOOP:or#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#352}
load net {and.dcpl#355} -pin  "VEC_LOOP:or#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#355}
load net {and.dcpl#357} -pin  "VEC_LOOP:or#3" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#357}
load net {and.dcpl#358} -pin  "VEC_LOOP:or#3" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#358}
load net {and.dcpl#361} -pin  "VEC_LOOP:or#3" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#361}
load net {and.dcpl#363} -pin  "VEC_LOOP:or#3" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#363}
load net {and.dcpl#364} -pin  "VEC_LOOP:or#3" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#364}
load net {and.dcpl#365} -pin  "VEC_LOOP:or#3" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#365}
load net {and.dcpl#366} -pin  "VEC_LOOP:or#3" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#366}
load net {and.dcpl#367} -pin  "VEC_LOOP:or#3" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#367}
load net {and.dcpl#368} -pin  "VEC_LOOP:or#3" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#368}
load net {and.dcpl#371} -pin  "VEC_LOOP:or#3" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#371}
load net {VEC_LOOP:or#3.itm} -pin  "VEC_LOOP:or#3" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#3.itm}
load inst "COMP_LOOP-2:not#8" "not(10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2097 -attr oid 2094 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(10)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP-2:not#8" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP-2:not#8" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-2:not#8" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-2:not#8" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-2:not#8" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-2:not#8" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-2:not#8" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-2:not#8" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-2:not#8" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-2:not#8" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#30.itm}
load net {COMP_LOOP-2:not#8.itm(0)} -pin  "COMP_LOOP-2:not#8" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load net {COMP_LOOP-2:not#8.itm(1)} -pin  "COMP_LOOP-2:not#8" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load net {COMP_LOOP-2:not#8.itm(2)} -pin  "COMP_LOOP-2:not#8" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load net {COMP_LOOP-2:not#8.itm(3)} -pin  "COMP_LOOP-2:not#8" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load net {COMP_LOOP-2:not#8.itm(4)} -pin  "COMP_LOOP-2:not#8" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load net {COMP_LOOP-2:not#8.itm(5)} -pin  "COMP_LOOP-2:not#8" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load net {COMP_LOOP-2:not#8.itm(6)} -pin  "COMP_LOOP-2:not#8" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load net {COMP_LOOP-2:not#8.itm(7)} -pin  "COMP_LOOP-2:not#8" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load net {COMP_LOOP-2:not#8.itm(8)} -pin  "COMP_LOOP-2:not#8" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load net {COMP_LOOP-2:not#8.itm(9)} -pin  "COMP_LOOP-2:not#8" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#8.itm}
load inst "not#449" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2098 -attr oid 2095 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#449} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#449" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(5)#98.itm}
load net {not#449.itm} -pin  "not#449" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#449.itm}
load inst "and#426" "and(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2099 -attr oid 2096 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#426} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,4)"
load net {and.dcpl#378} -pin  "and#426" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#378}
load net {not#449.itm} -pin  "and#426" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#449.itm}
load net {fsm_output(4)} -pin  "and#426" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(4)#85.itm}
load net {and.dcpl#126} -pin  "and#426" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and#426.itm} -pin  "and#426" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#426.itm}
load inst "and#432" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2100 -attr oid 2097 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#432} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#384} -pin  "and#432" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#384}
load net {and.dcpl#259} -pin  "and#432" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#259}
load net {and.dcpl#252} -pin  "and#432" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#252}
load net {and#432.itm} -pin  "and#432" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#432.itm}
load inst "and#434" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2101 -attr oid 2098 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#434} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#384} -pin  "and#434" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#384}
load net {and.dcpl#386} -pin  "and#434" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#386}
load net {and#434.itm} -pin  "and#434" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#434.itm}
load inst "and#437" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2102 -attr oid 2099 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#437} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#384} -pin  "and#437" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#384}
load net {and.dcpl#253} -pin  "and#437" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#253}
load net {and#437.itm} -pin  "and#437" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#437.itm}
load inst "and#439" "and(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2103 -attr oid 2100 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#439} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,3)"
load net {and.dcpl#384} -pin  "and#439" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#384}
load net {and.dcpl#71} -pin  "and#439" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {and.dcpl#126} -pin  "and#439" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#126}
load net {and#439.itm} -pin  "and#439" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#439.itm}
load inst "and#440" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2104 -attr oid 2101 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#440} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#378} -pin  "and#440" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#378}
load net {and.dcpl#386} -pin  "and#440" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#386}
load net {and#440.itm} -pin  "and#440" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#440.itm}
load inst "and#441" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2105 -attr oid 2102 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#441} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#378} -pin  "and#441" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#378}
load net {and.dcpl#253} -pin  "and#441" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#253}
load net {and#441.itm} -pin  "and#441" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#441.itm}
load inst "COMP_LOOP:mux1h#3" "mux1h(7,4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2106 -attr oid 2103 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:mux1h#3} -attr area 11.929672 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(4,7)"
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#9}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#9}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#9}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#9}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#5}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#5}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#5}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A1(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#5}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#6}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A2(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#6}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A2(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#6}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A2(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#6}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#5}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A3(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#5}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A3(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#5}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A3(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#5}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/8#10}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A4(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/8#10}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A4(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/8#10}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A4(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/8#10}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#7}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A5(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#7}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A5(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#7}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A5(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#7}
load net {PWR} -pin  "COMP_LOOP:mux1h#3" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#22}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A6(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#22}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A6(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#22}
load net {GND} -pin  "COMP_LOOP:mux1h#3" {A6(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#22}
load net {and#426.itm} -pin  "COMP_LOOP:mux1h#3" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#426.itm}
load net {and#432.itm} -pin  "COMP_LOOP:mux1h#3" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#432.itm}
load net {and#434.itm} -pin  "COMP_LOOP:mux1h#3" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#434.itm}
load net {and#437.itm} -pin  "COMP_LOOP:mux1h#3" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#437.itm}
load net {and#439.itm} -pin  "COMP_LOOP:mux1h#3" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#439.itm}
load net {and#440.itm} -pin  "COMP_LOOP:mux1h#3" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#440.itm}
load net {and#441.itm} -pin  "COMP_LOOP:mux1h#3" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#441.itm}
load net {COMP_LOOP:mux1h#3.itm(0)} -pin  "COMP_LOOP:mux1h#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:mux1h#3.itm}
load net {COMP_LOOP:mux1h#3.itm(1)} -pin  "COMP_LOOP:mux1h#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:mux1h#3.itm}
load net {COMP_LOOP:mux1h#3.itm(2)} -pin  "COMP_LOOP:mux1h#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:mux1h#3.itm}
load net {COMP_LOOP:mux1h#3.itm(3)} -pin  "COMP_LOOP:mux1h#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:mux1h#3.itm}
load inst "VEC_LOOP:nor#7" "nor(13,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2107 -attr oid 2104 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#7} -attr area 3.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,13)"
load net {and.dcpl#402} -pin  "VEC_LOOP:nor#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {and.dcpl#406} -pin  "VEC_LOOP:nor#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#409} -pin  "VEC_LOOP:nor#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#411} -pin  "VEC_LOOP:nor#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#412} -pin  "VEC_LOOP:nor#7" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {and.dcpl#428} -pin  "VEC_LOOP:nor#7" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:nor#7" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#434} -pin  "VEC_LOOP:nor#7" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#438} -pin  "VEC_LOOP:nor#7" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {and.dcpl#442} -pin  "VEC_LOOP:nor#7" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#446} -pin  "VEC_LOOP:nor#7" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {and.dcpl#447} -pin  "VEC_LOOP:nor#7" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {and.dcpl#452} -pin  "VEC_LOOP:nor#7" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:nor#7.itm} -pin  "VEC_LOOP:nor#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#7.itm}
load inst "VEC_LOOP:and#8" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2108 -attr oid 2105 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:and#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9).itm}
load net {VEC_LOOP:nor#7.itm} -pin  "VEC_LOOP:and#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#7.itm}
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:and#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8.itm}
load inst "VEC_LOOP:VEC_LOOP:or#6" "or(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2109 -attr oid 2106 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#6} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:and#8.itm} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#8.itm}
load net {and.dcpl#440} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#443} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {and.dcpl#449} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#450} -pin  "VEC_LOOP:VEC_LOOP:or#6" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {VEC_LOOP:VEC_LOOP:or#6.itm} -pin  "VEC_LOOP:VEC_LOOP:or#6" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#6.itm}
load inst "COMP_LOOP-4:not#9" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2110 -attr oid 2107 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#9} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-4:not#9" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3)#4.itm}
load net {COMP_LOOP-4:not#9.itm} -pin  "COMP_LOOP-4:not#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#9.itm}
load inst "VEC_LOOP:or#29" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2111 -attr oid 2108 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#29} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#406} -pin  "VEC_LOOP:or#29" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#409} -pin  "VEC_LOOP:or#29" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#411} -pin  "VEC_LOOP:or#29" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#412} -pin  "VEC_LOOP:or#29" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {VEC_LOOP:or#29.itm} -pin  "VEC_LOOP:or#29" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#29.itm}
load inst "VEC_LOOP:or#30" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2112 -attr oid 2109 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#30} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#415} -pin  "VEC_LOOP:or#30" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load net {and.dcpl#418} -pin  "VEC_LOOP:or#30" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load net {and.dcpl#419} -pin  "VEC_LOOP:or#30" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load net {and.dcpl#420} -pin  "VEC_LOOP:or#30" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load net {and.dcpl#422} -pin  "VEC_LOOP:or#30" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load net {and.dcpl#424} -pin  "VEC_LOOP:or#30" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load net {and.dcpl#425} -pin  "VEC_LOOP:or#30" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {and.dcpl#426} -pin  "VEC_LOOP:or#30" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load net {VEC_LOOP:or#30.itm} -pin  "VEC_LOOP:or#30" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#30.itm}
load inst "VEC_LOOP:or#40" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2113 -attr oid 2110 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#40} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#440} -pin  "VEC_LOOP:or#40" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#443} -pin  "VEC_LOOP:or#40" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {and.dcpl#449} -pin  "VEC_LOOP:or#40" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#450} -pin  "VEC_LOOP:or#40" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {VEC_LOOP:or#40.itm} -pin  "VEC_LOOP:or#40" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#40.itm}
load inst "VEC_LOOP:mux1h#18" "mux1h(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2114 -attr oid 2111 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18} -attr area 1.447326 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,3)"
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8).itm}
load net {COMP_LOOP-4:not#9.itm} -pin  "VEC_LOOP:mux1h#18" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#9.itm}
load net {VEC_LOOP:or#29.itm} -pin  "VEC_LOOP:mux1h#18" {S0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2115 -attr oid 2112 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#29.itm}
load net {VEC_LOOP:or#30.itm} -pin  "VEC_LOOP:mux1h#18" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2116 -attr oid 2113 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#30.itm}
load net {VEC_LOOP:or#40.itm} -pin  "VEC_LOOP:mux1h#18" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2117 -attr oid 2114 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#40.itm}
load net {VEC_LOOP:mux1h#18.itm} -pin  "VEC_LOOP:mux1h#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load inst "VEC_LOOP:nor#8" "nor(7,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2118 -attr oid 2115 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#8} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#402} -pin  "VEC_LOOP:nor#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {and.dcpl#428} -pin  "VEC_LOOP:nor#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:nor#8" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#434} -pin  "VEC_LOOP:nor#8" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#438} -pin  "VEC_LOOP:nor#8" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {and.dcpl#446} -pin  "VEC_LOOP:nor#8" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {and.dcpl#452} -pin  "VEC_LOOP:nor#8" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:nor#8.itm} -pin  "VEC_LOOP:nor#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#8.itm}
load inst "VEC_LOOP:and#9" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2119 -attr oid 2116 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:mux1h#18.itm} -pin  "VEC_LOOP:and#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#18.itm}
load net {VEC_LOOP:nor#8.itm} -pin  "VEC_LOOP:and#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#8.itm}
load net {VEC_LOOP:and#9.itm} -pin  "VEC_LOOP:and#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9.itm}
load inst "VEC_LOOP:or#28" "or(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2120 -attr oid 2117 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#28} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,3)"
load net {VEC_LOOP:and#9.itm} -pin  "VEC_LOOP:or#28" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#9.itm}
load net {and.dcpl#442} -pin  "VEC_LOOP:or#28" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#447} -pin  "VEC_LOOP:or#28" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {VEC_LOOP:or#28.itm} -pin  "VEC_LOOP:or#28" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#28.itm}
load inst "COMP_LOOP-32:not#3" "not(5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2121 -attr oid 2118 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(5)"
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-32:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-32:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-32:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-32:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-32:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6).itm}
load net {COMP_LOOP-32:not#3.itm(0)} -pin  "COMP_LOOP-32:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:not#3.itm}
load net {COMP_LOOP-32:not#3.itm(1)} -pin  "COMP_LOOP-32:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:not#3.itm}
load net {COMP_LOOP-32:not#3.itm(2)} -pin  "COMP_LOOP-32:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:not#3.itm}
load net {COMP_LOOP-32:not#3.itm(3)} -pin  "COMP_LOOP-32:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:not#3.itm}
load net {COMP_LOOP-32:not#3.itm(4)} -pin  "COMP_LOOP-32:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:not#3.itm}
load inst "COMP_LOOP-4:not#4" "not(7)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2122 -attr oid 2119 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(7)"
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-4:not#4" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-4:not#4" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-4:not#4" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-4:not#4" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-4:not#4" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-4:not#4" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-4:not#4" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-3).itm}
load net {COMP_LOOP-4:not#4.itm(0)} -pin  "COMP_LOOP-4:not#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(1)} -pin  "COMP_LOOP-4:not#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(2)} -pin  "COMP_LOOP-4:not#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(3)} -pin  "COMP_LOOP-4:not#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(4)} -pin  "COMP_LOOP-4:not#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(5)} -pin  "COMP_LOOP-4:not#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(6)} -pin  "COMP_LOOP-4:not#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load inst "COMP_LOOP-8:not#4" "not(7)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2123 -attr oid 2120 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(7)"
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-8:not#4" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-8:not#4" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-8:not#4" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-8:not#4" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-8:not#4" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-8:not#4" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-8:not#4" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#1.itm}
load net {COMP_LOOP-8:not#4.itm(0)} -pin  "COMP_LOOP-8:not#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(1)} -pin  "COMP_LOOP-8:not#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(2)} -pin  "COMP_LOOP-8:not#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(3)} -pin  "COMP_LOOP-8:not#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(4)} -pin  "COMP_LOOP-8:not#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(5)} -pin  "COMP_LOOP-8:not#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(6)} -pin  "COMP_LOOP-8:not#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load inst "COMP_LOOP-16:not#3" "not(6)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2124 -attr oid 2121 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(6)"
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-16:not#3" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-16:not#3" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-16:not#3" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-16:not#3" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-16:not#3" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-16:not#3" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-5)#1.itm}
load net {COMP_LOOP-16:not#3.itm(0)} -pin  "COMP_LOOP-16:not#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(1)} -pin  "COMP_LOOP-16:not#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(2)} -pin  "COMP_LOOP-16:not#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(3)} -pin  "COMP_LOOP-16:not#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(4)} -pin  "COMP_LOOP-16:not#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load net {COMP_LOOP-16:not#3.itm(5)} -pin  "COMP_LOOP-16:not#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not#3.itm}
load inst "STAGE_LOOP:i:not" "not(4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2125 -attr oid 2122 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva#2(0)} -pin  "STAGE_LOOP:i:not" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(1)} -pin  "STAGE_LOOP:i:not" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(2)} -pin  "STAGE_LOOP:i:not" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i(3:0).sva#2(3)} -pin  "STAGE_LOOP:i:not" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva#2}
load net {STAGE_LOOP:i:not.itm(0)} -pin  "STAGE_LOOP:i:not" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "STAGE_LOOP:i:not" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "STAGE_LOOP:i:not" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "STAGE_LOOP:i:not" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i:not.itm}
load inst "VEC_LOOP:or#31" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2126 -attr oid 2123 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#31} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#406} -pin  "VEC_LOOP:or#31" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#409} -pin  "VEC_LOOP:or#31" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#411} -pin  "VEC_LOOP:or#31" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#412} -pin  "VEC_LOOP:or#31" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {VEC_LOOP:or#31.itm} -pin  "VEC_LOOP:or#31" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#31.itm}
load inst "VEC_LOOP:or#32" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2127 -attr oid 2124 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#32} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#415} -pin  "VEC_LOOP:or#32" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load net {and.dcpl#418} -pin  "VEC_LOOP:or#32" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load net {and.dcpl#419} -pin  "VEC_LOOP:or#32" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load net {and.dcpl#420} -pin  "VEC_LOOP:or#32" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load net {and.dcpl#422} -pin  "VEC_LOOP:or#32" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load net {and.dcpl#424} -pin  "VEC_LOOP:or#32" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load net {and.dcpl#425} -pin  "VEC_LOOP:or#32" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {and.dcpl#426} -pin  "VEC_LOOP:or#32" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load net {VEC_LOOP:or#32.itm} -pin  "VEC_LOOP:or#32" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#32.itm}
load inst "VEC_LOOP:or#33" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2128 -attr oid 2125 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#33} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#428} -pin  "VEC_LOOP:or#33" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:or#33" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {VEC_LOOP:or#33.itm} -pin  "VEC_LOOP:or#33" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#33.itm}
load inst "VEC_LOOP:or#41" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2129 -attr oid 2126 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#41} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#440} -pin  "VEC_LOOP:or#41" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#443} -pin  "VEC_LOOP:or#41" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {and.dcpl#449} -pin  "VEC_LOOP:or#41" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#450} -pin  "VEC_LOOP:or#41" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {VEC_LOOP:or#41.itm} -pin  "VEC_LOOP:or#41" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#41.itm}
load inst "VEC_LOOP:or#42" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2130 -attr oid 2127 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#42} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#442} -pin  "VEC_LOOP:or#42" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#447} -pin  "VEC_LOOP:or#42" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {VEC_LOOP:or#42.itm} -pin  "VEC_LOOP:or#42" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#42.itm}
load inst "VEC_LOOP:mux1h#29" "mux1h(10,7)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2131 -attr oid 2128 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29} -attr area 28.942409 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(7,10)"
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#29" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#52.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h#29" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#52.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h#29" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#52.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h#29" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#52.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h#29" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#52.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h#29" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#52.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A0(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#52.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#29" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#29" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#29" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h#29" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h#29" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h#29" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h#29" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(8-2).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(1)} -pin  "VEC_LOOP:mux1h#29" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(2)} -pin  "VEC_LOOP:mux1h#29" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#29" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#29" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h#29" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h#29" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h#29" {A2(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(7-1).itm}
load net {VEC_LOOP:acc#1.cse#10.sva(3)} -pin  "VEC_LOOP:mux1h#29" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(4)} -pin  "VEC_LOOP:mux1h#29" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(5)} -pin  "VEC_LOOP:mux1h#29" {A3(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(6)} -pin  "VEC_LOOP:mux1h#29" {A3(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(7)} -pin  "VEC_LOOP:mux1h#29" {A3(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(8)} -pin  "VEC_LOOP:mux1h#29" {A3(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm}
load net {VEC_LOOP:acc#1.cse#10.sva(9)} -pin  "VEC_LOOP:mux1h#29" {A3(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(VEC_LOOP:acc#1.cse#10.sva)(9-3)#1.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:mux1h#29" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#59.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:mux1h#29" {A4(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#59.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:mux1h#29" {A4(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#59.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:mux1h#29" {A4(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#59.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:mux1h#29" {A4(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#59.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A4(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#59.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A4(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#59.itm}
load net {COMP_LOOP-32:not#3.itm(0)} -pin  "VEC_LOOP:mux1h#29" {A5(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-32:not#3.itm(1)} -pin  "VEC_LOOP:mux1h#29" {A5(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-32:not#3.itm(2)} -pin  "VEC_LOOP:mux1h#29" {A5(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-32:not#3.itm(3)} -pin  "VEC_LOOP:mux1h#29" {A5(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-32:not#3.itm(4)} -pin  "VEC_LOOP:mux1h#29" {A5(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A5(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A5(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#22.itm}
load net {COMP_LOOP-4:not#4.itm(0)} -pin  "VEC_LOOP:mux1h#29" {A6(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(1)} -pin  "VEC_LOOP:mux1h#29" {A6(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(2)} -pin  "VEC_LOOP:mux1h#29" {A6(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(3)} -pin  "VEC_LOOP:mux1h#29" {A6(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(4)} -pin  "VEC_LOOP:mux1h#29" {A6(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(5)} -pin  "VEC_LOOP:mux1h#29" {A6(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-4:not#4.itm(6)} -pin  "VEC_LOOP:mux1h#29" {A6(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(0)} -pin  "VEC_LOOP:mux1h#29" {A7(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(1)} -pin  "VEC_LOOP:mux1h#29" {A7(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(2)} -pin  "VEC_LOOP:mux1h#29" {A7(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(3)} -pin  "VEC_LOOP:mux1h#29" {A7(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(4)} -pin  "VEC_LOOP:mux1h#29" {A7(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(5)} -pin  "VEC_LOOP:mux1h#29" {A7(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-8:not#4.itm(6)} -pin  "VEC_LOOP:mux1h#29" {A7(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not#4.itm}
load net {COMP_LOOP-16:not#3.itm(0)} -pin  "VEC_LOOP:mux1h#29" {A8(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#27.itm}
load net {COMP_LOOP-16:not#3.itm(1)} -pin  "VEC_LOOP:mux1h#29" {A8(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#27.itm}
load net {COMP_LOOP-16:not#3.itm(2)} -pin  "VEC_LOOP:mux1h#29" {A8(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#27.itm}
load net {COMP_LOOP-16:not#3.itm(3)} -pin  "VEC_LOOP:mux1h#29" {A8(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#27.itm}
load net {COMP_LOOP-16:not#3.itm(4)} -pin  "VEC_LOOP:mux1h#29" {A8(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#27.itm}
load net {COMP_LOOP-16:not#3.itm(5)} -pin  "VEC_LOOP:mux1h#29" {A8(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#27.itm}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A8(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#27.itm}
load net {STAGE_LOOP:i:not.itm(0)} -pin  "VEC_LOOP:mux1h#29" {A9(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#33.itm}
load net {STAGE_LOOP:i:not.itm(1)} -pin  "VEC_LOOP:mux1h#29" {A9(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#33.itm}
load net {STAGE_LOOP:i:not.itm(2)} -pin  "VEC_LOOP:mux1h#29" {A9(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#33.itm}
load net {STAGE_LOOP:i:not.itm(3)} -pin  "VEC_LOOP:mux1h#29" {A9(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#33.itm}
load net {PWR} -pin  "VEC_LOOP:mux1h#29" {A9(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#33.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A9(5)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#33.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#29" {A9(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#33.itm}
load net {and.dcpl#402} -pin  "VEC_LOOP:mux1h#29" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {VEC_LOOP:or#31.itm} -pin  "VEC_LOOP:mux1h#29" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2132 -attr oid 2129 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#31.itm}
load net {VEC_LOOP:or#32.itm} -pin  "VEC_LOOP:mux1h#29" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2133 -attr oid 2130 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#32.itm}
load net {VEC_LOOP:or#33.itm} -pin  "VEC_LOOP:mux1h#29" {S3} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2134 -attr oid 2131 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#33.itm}
load net {and.dcpl#434} -pin  "VEC_LOOP:mux1h#29" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#438} -pin  "VEC_LOOP:mux1h#29" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {VEC_LOOP:or#41.itm} -pin  "VEC_LOOP:mux1h#29" {S6} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2135 -attr oid 2132 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#41.itm}
load net {VEC_LOOP:or#42.itm} -pin  "VEC_LOOP:mux1h#29" {S7} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2136 -attr oid 2133 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#42.itm}
load net {and.dcpl#446} -pin  "VEC_LOOP:mux1h#29" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {and.dcpl#452} -pin  "VEC_LOOP:mux1h#29" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:mux1h#29.itm(0)} -pin  "VEC_LOOP:mux1h#29" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(1)} -pin  "VEC_LOOP:mux1h#29" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(2)} -pin  "VEC_LOOP:mux1h#29" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(3)} -pin  "VEC_LOOP:mux1h#29" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(4)} -pin  "VEC_LOOP:mux1h#29" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(5)} -pin  "VEC_LOOP:mux1h#29" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load net {VEC_LOOP:mux1h#29.itm(6)} -pin  "VEC_LOOP:mux1h#29" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#29.itm}
load inst "VEC_LOOP:nor#9" "nor(17,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2137 -attr oid 2134 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#9} -attr area 4.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,17)"
load net {and.dcpl#402} -pin  "VEC_LOOP:nor#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {and.dcpl#406} -pin  "VEC_LOOP:nor#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#409} -pin  "VEC_LOOP:nor#9" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#411} -pin  "VEC_LOOP:nor#9" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#412} -pin  "VEC_LOOP:nor#9" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {and.dcpl#428} -pin  "VEC_LOOP:nor#9" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:nor#9" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#434} -pin  "VEC_LOOP:nor#9" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#438} -pin  "VEC_LOOP:nor#9" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {and.dcpl#440} -pin  "VEC_LOOP:nor#9" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#442} -pin  "VEC_LOOP:nor#9" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#443} -pin  "VEC_LOOP:nor#9" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {and.dcpl#446} -pin  "VEC_LOOP:nor#9" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {and.dcpl#447} -pin  "VEC_LOOP:nor#9" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {and.dcpl#449} -pin  "VEC_LOOP:nor#9" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#450} -pin  "VEC_LOOP:nor#9" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {and.dcpl#452} -pin  "VEC_LOOP:nor#9" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:nor#9.itm} -pin  "VEC_LOOP:nor#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#9.itm}
load inst "VEC_LOOP:and#10" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2138 -attr oid 2135 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:and#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(4).itm}
load net {VEC_LOOP:nor#9.itm} -pin  "VEC_LOOP:and#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#9.itm}
load net {VEC_LOOP:and#10.itm} -pin  "VEC_LOOP:and#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#10.itm}
load inst "VEC_LOOP:or#45" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2139 -attr oid 2136 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#45} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#415} -pin  "VEC_LOOP:or#45" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load net {and.dcpl#418} -pin  "VEC_LOOP:or#45" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load net {and.dcpl#419} -pin  "VEC_LOOP:or#45" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load net {and.dcpl#420} -pin  "VEC_LOOP:or#45" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load net {and.dcpl#422} -pin  "VEC_LOOP:or#45" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load net {and.dcpl#424} -pin  "VEC_LOOP:or#45" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load net {and.dcpl#425} -pin  "VEC_LOOP:or#45" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {and.dcpl#426} -pin  "VEC_LOOP:or#45" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load net {VEC_LOOP:or#45.itm} -pin  "VEC_LOOP:or#45" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#45.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#4" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2140 -attr oid 2137 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#35(7:3))(4).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(3).itm}
load net {VEC_LOOP:or#45.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#45.itm}
load net {VEC_LOOP:VEC_LOOP:mux#4.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#4" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load inst "VEC_LOOP:nor#10" "nor(9,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2141 -attr oid 2138 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#10} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,9)"
load net {and.dcpl#402} -pin  "VEC_LOOP:nor#10" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {and.dcpl#428} -pin  "VEC_LOOP:nor#10" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:nor#10" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#434} -pin  "VEC_LOOP:nor#10" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#438} -pin  "VEC_LOOP:nor#10" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {and.dcpl#442} -pin  "VEC_LOOP:nor#10" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#446} -pin  "VEC_LOOP:nor#10" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {and.dcpl#447} -pin  "VEC_LOOP:nor#10" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {and.dcpl#452} -pin  "VEC_LOOP:nor#10" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:nor#10.itm} -pin  "VEC_LOOP:nor#10" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#10.itm}
load inst "VEC_LOOP:and#11" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2142 -attr oid 2139 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#11} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:VEC_LOOP:mux#4.itm} -pin  "VEC_LOOP:and#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#4.itm}
load net {VEC_LOOP:nor#10.itm} -pin  "VEC_LOOP:and#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#10.itm}
load net {VEC_LOOP:and#11.itm} -pin  "VEC_LOOP:and#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#11.itm}
load inst "VEC_LOOP:or#46" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2143 -attr oid 2140 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#406} -pin  "VEC_LOOP:or#46" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#409} -pin  "VEC_LOOP:or#46" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#411} -pin  "VEC_LOOP:or#46" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#412} -pin  "VEC_LOOP:or#46" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {and.dcpl#440} -pin  "VEC_LOOP:or#46" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#443} -pin  "VEC_LOOP:or#46" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {and.dcpl#449} -pin  "VEC_LOOP:or#46" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#450} -pin  "VEC_LOOP:or#46" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {VEC_LOOP:or#46.itm} -pin  "VEC_LOOP:or#46" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46.itm}
load inst "VEC_LOOP:or#47" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2144 -attr oid 2141 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#415} -pin  "VEC_LOOP:or#47" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load net {and.dcpl#418} -pin  "VEC_LOOP:or#47" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load net {and.dcpl#419} -pin  "VEC_LOOP:or#47" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load net {and.dcpl#420} -pin  "VEC_LOOP:or#47" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load net {and.dcpl#422} -pin  "VEC_LOOP:or#47" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load net {and.dcpl#424} -pin  "VEC_LOOP:or#47" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load net {and.dcpl#425} -pin  "VEC_LOOP:or#47" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {and.dcpl#426} -pin  "VEC_LOOP:or#47" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load net {VEC_LOOP:or#47.itm} -pin  "VEC_LOOP:or#47" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47.itm}
load inst "VEC_LOOP:or#48" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2145 -attr oid 2142 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#428} -pin  "VEC_LOOP:or#48" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:or#48" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#442} -pin  "VEC_LOOP:or#48" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#447} -pin  "VEC_LOOP:or#48" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {VEC_LOOP:or#48.itm} -pin  "VEC_LOOP:or#48" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48.itm}
load inst "VEC_LOOP:mux1h#31" "mux1h(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2146 -attr oid 2143 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#31} -attr area 1.447326 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,3)"
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:mux1h#31" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#35(7:3))(3).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:mux1h#31" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(2).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:mux1h#31" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#43(6:2))(4).itm}
load net {VEC_LOOP:or#46.itm} -pin  "VEC_LOOP:mux1h#31" {S0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2147 -attr oid 2144 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#46.itm}
load net {VEC_LOOP:or#47.itm} -pin  "VEC_LOOP:mux1h#31" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2148 -attr oid 2145 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#47.itm}
load net {VEC_LOOP:or#48.itm} -pin  "VEC_LOOP:mux1h#31" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2149 -attr oid 2146 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#48.itm}
load net {VEC_LOOP:mux1h#31.itm} -pin  "VEC_LOOP:mux1h#31" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#31.itm}
load inst "VEC_LOOP:nor#11" "nor(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2150 -attr oid 2147 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#11} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,5)"
load net {and.dcpl#402} -pin  "VEC_LOOP:nor#11" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {and.dcpl#434} -pin  "VEC_LOOP:nor#11" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#438} -pin  "VEC_LOOP:nor#11" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {and.dcpl#446} -pin  "VEC_LOOP:nor#11" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {and.dcpl#452} -pin  "VEC_LOOP:nor#11" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:nor#11.itm} -pin  "VEC_LOOP:nor#11" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#11.itm}
load inst "VEC_LOOP:and#12" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2151 -attr oid 2148 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:mux1h#31.itm} -pin  "VEC_LOOP:and#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#31.itm}
load net {VEC_LOOP:nor#11.itm} -pin  "VEC_LOOP:and#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#11.itm}
load net {VEC_LOOP:and#12.itm} -pin  "VEC_LOOP:and#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#12.itm}
load inst "VEC_LOOP:or#49" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2152 -attr oid 2149 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#402} -pin  "VEC_LOOP:or#49" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {and.dcpl#446} -pin  "VEC_LOOP:or#49" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {VEC_LOOP:or#49.itm} -pin  "VEC_LOOP:or#49" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49.itm}
load inst "VEC_LOOP:or#50" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2153 -attr oid 2150 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#406} -pin  "VEC_LOOP:or#50" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#409} -pin  "VEC_LOOP:or#50" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#411} -pin  "VEC_LOOP:or#50" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#412} -pin  "VEC_LOOP:or#50" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {and.dcpl#440} -pin  "VEC_LOOP:or#50" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#443} -pin  "VEC_LOOP:or#50" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {and.dcpl#449} -pin  "VEC_LOOP:or#50" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#450} -pin  "VEC_LOOP:or#50" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {VEC_LOOP:or#50.itm} -pin  "VEC_LOOP:or#50" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.itm}
load inst "VEC_LOOP:or#51" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2154 -attr oid 2151 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#415} -pin  "VEC_LOOP:or#51" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load net {and.dcpl#418} -pin  "VEC_LOOP:or#51" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load net {and.dcpl#419} -pin  "VEC_LOOP:or#51" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load net {and.dcpl#420} -pin  "VEC_LOOP:or#51" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load net {and.dcpl#422} -pin  "VEC_LOOP:or#51" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load net {and.dcpl#424} -pin  "VEC_LOOP:or#51" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load net {and.dcpl#425} -pin  "VEC_LOOP:or#51" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {and.dcpl#426} -pin  "VEC_LOOP:or#51" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load net {VEC_LOOP:or#51.itm} -pin  "VEC_LOOP:or#51" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.itm}
load inst "VEC_LOOP:or#52" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2155 -attr oid 2152 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#52} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#428} -pin  "VEC_LOOP:or#52" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:or#52" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#442} -pin  "VEC_LOOP:or#52" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#447} -pin  "VEC_LOOP:or#52" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {VEC_LOOP:or#52.itm} -pin  "VEC_LOOP:or#52" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#52.itm}
load inst "VEC_LOOP:mux1h#32" "mux1h(5,2)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2156 -attr oid 2153 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#32} -attr area 4.429744 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(2,5)"
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:mux1h#32" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(4-3).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:mux1h#32" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(4-3).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:mux1h#32" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(2-1).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:mux1h#32" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(2-1).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:mux1h#32" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(1-0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:mux1h#32" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:twiddle_f:conc#145.itm(8:4))(1-0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:mux1h#32" {A3(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(3-2).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:mux1h#32" {A3(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(3-2).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:mux1h#32" {A4(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#60.itm}
load net {GND} -pin  "VEC_LOOP:mux1h#32" {A4(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#60.itm}
load net {VEC_LOOP:or#49.itm} -pin  "VEC_LOOP:mux1h#32" {S0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2157 -attr oid 2154 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#49.itm}
load net {VEC_LOOP:or#50.itm} -pin  "VEC_LOOP:mux1h#32" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2158 -attr oid 2155 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#50.itm}
load net {VEC_LOOP:or#51.itm} -pin  "VEC_LOOP:mux1h#32" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2159 -attr oid 2156 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#51.itm}
load net {VEC_LOOP:or#52.itm} -pin  "VEC_LOOP:mux1h#32" {S3} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2160 -attr oid 2157 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#52.itm}
load net {and.dcpl#438} -pin  "VEC_LOOP:mux1h#32" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {VEC_LOOP:mux1h#32.itm(0)} -pin  "VEC_LOOP:mux1h#32" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#32.itm}
load net {VEC_LOOP:mux1h#32.itm(1)} -pin  "VEC_LOOP:mux1h#32" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#32.itm}
load inst "VEC_LOOP:or#54" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2161 -attr oid 2158 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#402} -pin  "VEC_LOOP:or#54" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {and.dcpl#446} -pin  "VEC_LOOP:or#54" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {VEC_LOOP:or#54.itm} -pin  "VEC_LOOP:or#54" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.itm}
load inst "VEC_LOOP:or#55" "or(8,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2162 -attr oid 2159 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,8)"
load net {and.dcpl#406} -pin  "VEC_LOOP:or#55" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#409} -pin  "VEC_LOOP:or#55" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#411} -pin  "VEC_LOOP:or#55" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#412} -pin  "VEC_LOOP:or#55" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {and.dcpl#440} -pin  "VEC_LOOP:or#55" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#443} -pin  "VEC_LOOP:or#55" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {and.dcpl#449} -pin  "VEC_LOOP:or#55" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#450} -pin  "VEC_LOOP:or#55" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {VEC_LOOP:or#55.itm} -pin  "VEC_LOOP:or#55" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.itm}
load inst "VEC_LOOP:or#56" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2163 -attr oid 2160 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#428} -pin  "VEC_LOOP:or#56" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:or#56" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#442} -pin  "VEC_LOOP:or#56" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#447} -pin  "VEC_LOOP:or#56" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {VEC_LOOP:or#56.itm} -pin  "VEC_LOOP:or#56" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.itm}
load inst "VEC_LOOP:mux1h#35" "mux1h(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2164 -attr oid 2161 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#35} -attr area 1.831349 -attr delay 1.500000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,4)"
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:mux1h#35" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(2)#1.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:mux1h#35" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(0)#1.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:mux1h#35" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(1)#1.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:mux1h#35" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(3).itm}
load net {VEC_LOOP:or#54.itm} -pin  "VEC_LOOP:mux1h#35" {S0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2165 -attr oid 2162 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#54.itm}
load net {VEC_LOOP:or#55.itm} -pin  "VEC_LOOP:mux1h#35" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2166 -attr oid 2163 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#55.itm}
load net {VEC_LOOP:or#56.itm} -pin  "VEC_LOOP:mux1h#35" {S2} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2167 -attr oid 2164 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#56.itm}
load net {and.dcpl#438} -pin  "VEC_LOOP:mux1h#35" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {VEC_LOOP:mux1h#35.itm} -pin  "VEC_LOOP:mux1h#35" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#35.itm}
load inst "VEC_LOOP:nor#16" "nor(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2168 -attr oid 2165 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#16} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,4)"
load net {and.dcpl#415} -pin  "VEC_LOOP:nor#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load net {and.dcpl#418} -pin  "VEC_LOOP:nor#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load net {and.dcpl#419} -pin  "VEC_LOOP:nor#16" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load net {and.dcpl#420} -pin  "VEC_LOOP:nor#16" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load net {VEC_LOOP:nor#16.itm} -pin  "VEC_LOOP:nor#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#16.itm}
load inst "VEC_LOOP:and#18" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2169 -attr oid 2166 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#18} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:mux1h#35.itm} -pin  "VEC_LOOP:and#18" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#35.itm}
load net {VEC_LOOP:nor#16.itm} -pin  "VEC_LOOP:and#18" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#16.itm}
load net {VEC_LOOP:and#18.itm} -pin  "VEC_LOOP:and#18" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#18.itm}
load inst "VEC_LOOP:or#53" "or(5,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2170 -attr oid 2167 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#53} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,5)"
load net {VEC_LOOP:and#18.itm} -pin  "VEC_LOOP:or#53" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#18.itm}
load net {and.dcpl#422} -pin  "VEC_LOOP:or#53" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load net {and.dcpl#424} -pin  "VEC_LOOP:or#53" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load net {and.dcpl#425} -pin  "VEC_LOOP:or#53" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {and.dcpl#426} -pin  "VEC_LOOP:or#53" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load net {VEC_LOOP:or#53.itm} -pin  "VEC_LOOP:or#53" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#53.itm}
load inst "VEC_LOOP:nor#12" "nor(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2171 -attr oid 2168 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#12} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,2)"
load net {and.dcpl#434} -pin  "VEC_LOOP:nor#12" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#452} -pin  "VEC_LOOP:nor#12" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:nor#12.itm} -pin  "VEC_LOOP:nor#12" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#12.itm}
load inst "VEC_LOOP:and#13" "and(2,3)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2172 -attr oid 2169 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13} -attr area 3.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(3,2)"
load net {VEC_LOOP:or#53.itm} -pin  "VEC_LOOP:and#13" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#435.itm}
load net {VEC_LOOP:mux1h#32.itm(0)} -pin  "VEC_LOOP:and#13" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#435.itm}
load net {VEC_LOOP:mux1h#32.itm(1)} -pin  "VEC_LOOP:and#13" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#435.itm}
load net {VEC_LOOP:nor#12.itm} -pin  "VEC_LOOP:and#13" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#4.itm}
load net {VEC_LOOP:nor#12.itm} -pin  "VEC_LOOP:and#13" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#4.itm}
load net {VEC_LOOP:nor#12.itm} -pin  "VEC_LOOP:and#13" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#4.itm}
load net {VEC_LOOP:and#13.itm(0)} -pin  "VEC_LOOP:and#13" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13.itm}
load net {VEC_LOOP:and#13.itm(1)} -pin  "VEC_LOOP:and#13" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13.itm}
load net {VEC_LOOP:and#13.itm(2)} -pin  "VEC_LOOP:and#13" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#13.itm}
load inst "VEC_LOOP:or#57" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2173 -attr oid 2170 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and.dcpl#402} -pin  "VEC_LOOP:or#57" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {and.dcpl#446} -pin  "VEC_LOOP:or#57" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {VEC_LOOP:or#57.itm} -pin  "VEC_LOOP:or#57" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.itm}
load inst "VEC_LOOP:or#58" "or(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2174 -attr oid 2171 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,4)"
load net {and.dcpl#428} -pin  "VEC_LOOP:or#58" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:or#58" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#442} -pin  "VEC_LOOP:or#58" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#447} -pin  "VEC_LOOP:or#58" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {VEC_LOOP:or#58.itm} -pin  "VEC_LOOP:or#58" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58.itm}
load inst "VEC_LOOP:mux1h#33" "mux1h(3,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2175 -attr oid 2172 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#33} -attr area 1.447326 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(1,3)"
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:mux1h#33" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#33(5:1))(1).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:mux1h#33" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#43(6:2))(0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:mux1h#33" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(2).itm}
load net {VEC_LOOP:or#57.itm} -pin  "VEC_LOOP:mux1h#33" {S0} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2176 -attr oid 2173 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#57.itm}
load net {VEC_LOOP:or#58.itm} -pin  "VEC_LOOP:mux1h#33" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2177 -attr oid 2174 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#58.itm}
load net {and.dcpl#438} -pin  "VEC_LOOP:mux1h#33" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {VEC_LOOP:mux1h#33.itm} -pin  "VEC_LOOP:mux1h#33" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#33.itm}
load inst "VEC_LOOP:nor#13" "nor(10,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2178 -attr oid 2175 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#13} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,10)"
load net {and.dcpl#406} -pin  "VEC_LOOP:nor#13" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#409} -pin  "VEC_LOOP:nor#13" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#415} -pin  "VEC_LOOP:nor#13" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load net {and.dcpl#418} -pin  "VEC_LOOP:nor#13" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load net {and.dcpl#422} -pin  "VEC_LOOP:nor#13" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load net {and.dcpl#424} -pin  "VEC_LOOP:nor#13" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load net {and.dcpl#434} -pin  "VEC_LOOP:nor#13" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#449} -pin  "VEC_LOOP:nor#13" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#450} -pin  "VEC_LOOP:nor#13" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {and.dcpl#452} -pin  "VEC_LOOP:nor#13" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:nor#13.itm} -pin  "VEC_LOOP:nor#13" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#13.itm}
load inst "VEC_LOOP:and#14" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2179 -attr oid 2176 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#14} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:mux1h#33.itm} -pin  "VEC_LOOP:and#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#33.itm}
load net {VEC_LOOP:nor#13.itm} -pin  "VEC_LOOP:and#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#13.itm}
load net {VEC_LOOP:and#14.itm} -pin  "VEC_LOOP:and#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#14.itm}
load inst "VEC_LOOP:or#34" "or(9,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2180 -attr oid 2177 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#34} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,9)"
load net {VEC_LOOP:and#14.itm} -pin  "VEC_LOOP:or#34" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#14.itm}
load net {and.dcpl#411} -pin  "VEC_LOOP:or#34" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#412} -pin  "VEC_LOOP:or#34" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {and.dcpl#419} -pin  "VEC_LOOP:or#34" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load net {and.dcpl#420} -pin  "VEC_LOOP:or#34" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load net {and.dcpl#425} -pin  "VEC_LOOP:or#34" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {and.dcpl#426} -pin  "VEC_LOOP:or#34" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load net {and.dcpl#440} -pin  "VEC_LOOP:or#34" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#443} -pin  "VEC_LOOP:or#34" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {VEC_LOOP:or#34.itm} -pin  "VEC_LOOP:or#34" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#34.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#5" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2181 -attr oid 2178 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#33(5:1))(0).itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(1).itm}
load net {and.dcpl#438} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {VEC_LOOP:VEC_LOOP:mux#5.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#5" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load inst "VEC_LOOP:nor#14" "nor(12,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2182 -attr oid 2179 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#14} -attr area 3.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,12)"
load net {and.dcpl#406} -pin  "VEC_LOOP:nor#14" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#411} -pin  "VEC_LOOP:nor#14" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#415} -pin  "VEC_LOOP:nor#14" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load net {and.dcpl#419} -pin  "VEC_LOOP:nor#14" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load net {and.dcpl#422} -pin  "VEC_LOOP:nor#14" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load net {and.dcpl#425} -pin  "VEC_LOOP:nor#14" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {and.dcpl#428} -pin  "VEC_LOOP:nor#14" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#434} -pin  "VEC_LOOP:nor#14" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#443} -pin  "VEC_LOOP:nor#14" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {and.dcpl#447} -pin  "VEC_LOOP:nor#14" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {and.dcpl#450} -pin  "VEC_LOOP:nor#14" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {and.dcpl#452} -pin  "VEC_LOOP:nor#14" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:nor#14.itm} -pin  "VEC_LOOP:nor#14" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#14.itm}
load inst "VEC_LOOP:and#15" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2183 -attr oid 2180 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#15} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {VEC_LOOP:VEC_LOOP:mux#5.itm} -pin  "VEC_LOOP:and#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#5.itm}
load net {VEC_LOOP:nor#14.itm} -pin  "VEC_LOOP:and#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#14.itm}
load net {VEC_LOOP:and#15.itm} -pin  "VEC_LOOP:and#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#15.itm}
load inst "VEC_LOOP:or#35" "or(11,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2184 -attr oid 2181 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#35} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,11)"
load net {VEC_LOOP:and#15.itm} -pin  "VEC_LOOP:or#35" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#15.itm}
load net {and.dcpl#409} -pin  "VEC_LOOP:or#35" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#412} -pin  "VEC_LOOP:or#35" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {and.dcpl#418} -pin  "VEC_LOOP:or#35" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load net {and.dcpl#420} -pin  "VEC_LOOP:or#35" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load net {and.dcpl#424} -pin  "VEC_LOOP:or#35" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load net {and.dcpl#426} -pin  "VEC_LOOP:or#35" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load net {and.dcpl#429} -pin  "VEC_LOOP:or#35" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#440} -pin  "VEC_LOOP:or#35" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#442} -pin  "VEC_LOOP:or#35" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#449} -pin  "VEC_LOOP:or#35" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {VEC_LOOP:or#35.itm} -pin  "VEC_LOOP:or#35" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#35.itm}
load inst "VEC_LOOP:nor#15" "nor(7,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2185 -attr oid 2182 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#15} -attr area 2.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,7)"
load net {and.dcpl#440} -pin  "VEC_LOOP:nor#15" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#442} -pin  "VEC_LOOP:nor#15" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#443} -pin  "VEC_LOOP:nor#15" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {and.dcpl#447} -pin  "VEC_LOOP:nor#15" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {and.dcpl#449} -pin  "VEC_LOOP:nor#15" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#450} -pin  "VEC_LOOP:nor#15" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {and.dcpl#446} -pin  "VEC_LOOP:nor#15" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {VEC_LOOP:nor#15.itm} -pin  "VEC_LOOP:nor#15" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#15.itm}
load inst "VEC_LOOP:and#16" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2186 -attr oid 2183 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#16} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:and#16" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(COMP_LOOP:k(10:5).sva(4:0))(0).itm}
load net {VEC_LOOP:nor#15.itm} -pin  "VEC_LOOP:and#16" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#15.itm}
load net {VEC_LOOP:and#16.itm} -pin  "VEC_LOOP:and#16" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#16.itm}
load inst "VEC_LOOP:VEC_LOOP:or#7" "or(18,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2187 -attr oid 2184 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#7} -attr area 4.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,18)"
load net {VEC_LOOP:and#16.itm} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#16.itm}
load net {and.dcpl#402} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {and.dcpl#406} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#409} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#411} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#412} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {and.dcpl#415} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load net {and.dcpl#418} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load net {and.dcpl#419} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load net {and.dcpl#420} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load net {and.dcpl#422} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load net {and.dcpl#424} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load net {and.dcpl#425} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {and.dcpl#426} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load net {and.dcpl#428} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#434} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#452} -pin  "VEC_LOOP:VEC_LOOP:or#7" {A17(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:VEC_LOOP:or#7.itm} -pin  "VEC_LOOP:VEC_LOOP:or#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#7.itm}
load inst "VEC_LOOP:nor" "nor(17,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2188 -attr oid 2185 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor} -attr area 4.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(1,17)"
load net {and.dcpl#402} -pin  "VEC_LOOP:nor" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#402}
load net {and.dcpl#406} -pin  "VEC_LOOP:nor" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#406}
load net {and.dcpl#409} -pin  "VEC_LOOP:nor" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#409}
load net {and.dcpl#411} -pin  "VEC_LOOP:nor" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#411}
load net {and.dcpl#412} -pin  "VEC_LOOP:nor" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#412}
load net {and.dcpl#415} -pin  "VEC_LOOP:nor" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#415}
load net {and.dcpl#418} -pin  "VEC_LOOP:nor" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#418}
load net {and.dcpl#419} -pin  "VEC_LOOP:nor" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#419}
load net {and.dcpl#420} -pin  "VEC_LOOP:nor" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#420}
load net {and.dcpl#422} -pin  "VEC_LOOP:nor" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#422}
load net {and.dcpl#424} -pin  "VEC_LOOP:nor" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#424}
load net {and.dcpl#425} -pin  "VEC_LOOP:nor" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#425}
load net {and.dcpl#426} -pin  "VEC_LOOP:nor" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#426}
load net {and.dcpl#428} -pin  "VEC_LOOP:nor" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#428}
load net {and.dcpl#429} -pin  "VEC_LOOP:nor" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#429}
load net {and.dcpl#434} -pin  "VEC_LOOP:nor" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#434}
load net {and.dcpl#452} -pin  "VEC_LOOP:nor" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#452}
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:nor" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor.itm}
load inst "VEC_LOOP:or#2" "or(9,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2189 -attr oid 2186 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#2} -attr area 2.000000 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,9)"
load net {VEC_LOOP:nor.itm} -pin  "VEC_LOOP:or#2" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor.itm}
load net {and.dcpl#438} -pin  "VEC_LOOP:or#2" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#438}
load net {and.dcpl#440} -pin  "VEC_LOOP:or#2" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#440}
load net {and.dcpl#442} -pin  "VEC_LOOP:or#2" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#442}
load net {and.dcpl#443} -pin  "VEC_LOOP:or#2" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#443}
load net {and.dcpl#446} -pin  "VEC_LOOP:or#2" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#446}
load net {and.dcpl#447} -pin  "VEC_LOOP:or#2" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#447}
load net {and.dcpl#449} -pin  "VEC_LOOP:or#2" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#449}
load net {and.dcpl#450} -pin  "VEC_LOOP:or#2" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#450}
load net {VEC_LOOP:or#2.itm} -pin  "VEC_LOOP:or#2" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#2.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#6" "mux(2,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2190 -attr oid 2187 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6} -attr area 5.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(5,1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#34.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#34.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#34.itm}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#34.itm}
load net {GND} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {A1(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#34.itm}
load net {and.dcpl#465} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#465}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load net {VEC_LOOP:VEC_LOOP:mux#6.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#6" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#6.itm}
load inst "not#390" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2191 -attr oid 2188 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#390} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(7)} -pin  "not#390" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(7)#88.itm}
load net {not#390.itm} -pin  "not#390" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#390.itm}
load inst "not#459" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2192 -attr oid 2189 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#459} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "not#459" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#82.itm}
load net {not#459.itm} -pin  "not#459" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#459.itm}
load inst "nand#9" "nand(4,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2193 -attr oid 2190 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#9} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nand(1,4)"
load net {and.dcpl#459} -pin  "nand#9" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#71} -pin  "nand#9" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#71}
load net {not#390.itm} -pin  "nand#9" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#390.itm}
load net {not#459.itm} -pin  "nand#9" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#459.itm}
load net {nand#9.itm} -pin  "nand#9" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#9.itm}
load inst "VEC_LOOP:and#17" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2194 -attr oid 2191 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#17} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:and#17" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(exu.tmp#62(5:1))(0).itm}
load net {nand#9.itm} -pin  "VEC_LOOP:and#17" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/nand#9.itm}
load net {VEC_LOOP:and#17.itm} -pin  "VEC_LOOP:and#17" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#17.itm}
load inst "and#513" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2195 -attr oid 2192 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#513} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#513" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#462} -pin  "and#513" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#462}
load net {and#513.itm} -pin  "and#513" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#513.itm}
load inst "VEC_LOOP:VEC_LOOP:or#8" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2196 -attr oid 2193 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#8} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {VEC_LOOP:and#17.itm} -pin  "VEC_LOOP:VEC_LOOP:or#8" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:and#17.itm}
load net {and#513.itm} -pin  "VEC_LOOP:VEC_LOOP:or#8" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#513.itm}
load net {VEC_LOOP:VEC_LOOP:or#8.itm} -pin  "VEC_LOOP:VEC_LOOP:or#8" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:or#8.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#1" "mux(2,7)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2197 -attr oid 2194 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1} -attr area 7.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(7,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-4)#2.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#61.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#61.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#61.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#61.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#61.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#61.itm}
load net {GND} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {A1(6)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/conc#61.itm}
load net {and.dcpl#465} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#465}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(1)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(2)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(3)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(5)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load net {VEC_LOOP:VEC_LOOP:mux#1.itm(6)} -pin  "VEC_LOOP:VEC_LOOP:mux#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#1.itm}
load inst "and#524" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2198 -attr oid 2195 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#524} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#524" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#257} -pin  "and#524" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and#524.itm} -pin  "and#524" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#524.itm}
load inst "and#527" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2199 -attr oid 2196 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#527} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#527" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#260} -pin  "and#527" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#260}
load net {and#527.itm} -pin  "and#527" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#527.itm}
load inst "and#530" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2200 -attr oid 2197 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#530} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#530" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#262} -pin  "and#530" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#262}
load net {and#530.itm} -pin  "and#530" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#530.itm}
load inst "and#533" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2201 -attr oid 2198 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#533} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#533" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#253} -pin  "and#533" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#253}
load net {and#533.itm} -pin  "and#533" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#533.itm}
load inst "and#534" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2202 -attr oid 2199 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#534} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#534" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#257} -pin  "and#534" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and#534.itm} -pin  "and#534" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#534.itm}
load inst "and#535" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2203 -attr oid 2200 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#535} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#535" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#260} -pin  "and#535" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#260}
load net {and#535.itm} -pin  "and#535" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#535.itm}
load inst "and#536" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2204 -attr oid 2201 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#536} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#536" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#262} -pin  "and#536" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#262}
load net {and#536.itm} -pin  "and#536" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#536.itm}
load inst "and#539" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2205 -attr oid 2202 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#539} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#539" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#269} -pin  "and#539" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#539.itm} -pin  "and#539" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#539.itm}
load inst "and#541" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2206 -attr oid 2203 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#541} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#541" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#271} -pin  "and#541" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#271}
load net {and#541.itm} -pin  "and#541" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#541.itm}
load inst "and#543" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2207 -attr oid 2204 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#543} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#543" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#345} -pin  "and#543" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#345}
load net {and#543.itm} -pin  "and#543" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#543.itm}
load inst "and#545" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2208 -attr oid 2205 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#545} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#545" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#436} -pin  "and#545" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#436}
load net {and#545.itm} -pin  "and#545" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#545.itm}
load inst "and#546" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2209 -attr oid 2206 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#546} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#546" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#269} -pin  "and#546" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#546.itm} -pin  "and#546" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#546.itm}
load inst "and#547" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2210 -attr oid 2207 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#547} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#547" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#271} -pin  "and#547" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#271}
load net {and#547.itm} -pin  "and#547" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#547.itm}
load inst "and#548" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2211 -attr oid 2208 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#548} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#548" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#345} -pin  "and#548" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#345}
load net {and#548.itm} -pin  "and#548" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#548.itm}
load inst "VEC_LOOP:mux1h#27" "mux1h(14,4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2212 -attr oid 2209 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27} -attr area 22.682316 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(4,14)"
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/29#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/29#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/29#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/29#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/27#5}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/27#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/27#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A1(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/27#5}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/25#3}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A2(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/25#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A2(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/25#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A2(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/25#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A3(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#5}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A3(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A3(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#5}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/21#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A4(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/21#3}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A4(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/21#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A4(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/21#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/19#5}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A5(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/19#5}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A5(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/19#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A5(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/19#5}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/17#3}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A6(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/17#3}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A6(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/17#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A6(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/17#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/15#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A7(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/15#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A7(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/15#7}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A7(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/15#7}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A8(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A8(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#6}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A8(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#7}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A9(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A9(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#7}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A9(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#7}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#6}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A10(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A10(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#6}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A10(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#25}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A11(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#25}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A11(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#25}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A11(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#25}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A12(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#7}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A12(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#7}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A12(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#7}
load net {PWR} -pin  "VEC_LOOP:mux1h#27" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#23}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A13(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#23}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A13(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#23}
load net {GND} -pin  "VEC_LOOP:mux1h#27" {A13(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#23}
load net {and#524.itm} -pin  "VEC_LOOP:mux1h#27" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#524.itm}
load net {and#527.itm} -pin  "VEC_LOOP:mux1h#27" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#527.itm}
load net {and#530.itm} -pin  "VEC_LOOP:mux1h#27" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#530.itm}
load net {and#533.itm} -pin  "VEC_LOOP:mux1h#27" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#533.itm}
load net {and#534.itm} -pin  "VEC_LOOP:mux1h#27" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#534.itm}
load net {and#535.itm} -pin  "VEC_LOOP:mux1h#27" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#535.itm}
load net {and#536.itm} -pin  "VEC_LOOP:mux1h#27" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#536.itm}
load net {and#539.itm} -pin  "VEC_LOOP:mux1h#27" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#539.itm}
load net {and#541.itm} -pin  "VEC_LOOP:mux1h#27" {S8} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#541.itm}
load net {and#543.itm} -pin  "VEC_LOOP:mux1h#27" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#543.itm}
load net {and#545.itm} -pin  "VEC_LOOP:mux1h#27" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#545.itm}
load net {and#546.itm} -pin  "VEC_LOOP:mux1h#27" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#546.itm}
load net {and#547.itm} -pin  "VEC_LOOP:mux1h#27" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#547.itm}
load net {and#548.itm} -pin  "VEC_LOOP:mux1h#27" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#548.itm}
load net {VEC_LOOP:mux1h#27.itm(0)} -pin  "VEC_LOOP:mux1h#27" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(1)} -pin  "VEC_LOOP:mux1h#27" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(2)} -pin  "VEC_LOOP:mux1h#27" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(3)} -pin  "VEC_LOOP:mux1h#27" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load inst "and#521" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2213 -attr oid 2210 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#521} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#521" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#253} -pin  "and#521" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#253}
load net {and#521.itm} -pin  "and#521" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#521.itm}
load inst "VEC_LOOP:nor#1" "nor(2,4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2214 -attr oid 2211 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1} -attr area 4.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_nor(4,2)"
load net {VEC_LOOP:mux1h#27.itm(0)} -pin  "VEC_LOOP:nor#1" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(1)} -pin  "VEC_LOOP:nor#1" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(2)} -pin  "VEC_LOOP:nor#1" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {VEC_LOOP:mux1h#27.itm(3)} -pin  "VEC_LOOP:nor#1" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#27.itm}
load net {and#521.itm} -pin  "VEC_LOOP:nor#1" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {and#521.itm} -pin  "VEC_LOOP:nor#1" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {and#521.itm} -pin  "VEC_LOOP:nor#1" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {and#521.itm} -pin  "VEC_LOOP:nor#1" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#3.itm}
load net {VEC_LOOP:nor#1.itm(0)} -pin  "VEC_LOOP:nor#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:nor#1.itm(1)} -pin  "VEC_LOOP:nor#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:nor#1.itm(2)} -pin  "VEC_LOOP:nor#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:nor#1.itm(3)} -pin  "VEC_LOOP:nor#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load inst "and#549" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2215 -attr oid 2212 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#549} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#549" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#436} -pin  "and#549" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#436}
load net {and#549.itm} -pin  "and#549" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#549.itm}
load inst "VEC_LOOP:or#26" "or(2,4)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2216 -attr oid 2213 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#26} -attr area 4.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(4,2)"
load net {VEC_LOOP:nor#1.itm(0)} -pin  "VEC_LOOP:or#26" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:nor#1.itm(1)} -pin  "VEC_LOOP:or#26" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:nor#1.itm(2)} -pin  "VEC_LOOP:or#26" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {VEC_LOOP:nor#1.itm(3)} -pin  "VEC_LOOP:or#26" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:nor#1.itm}
load net {and#549.itm} -pin  "VEC_LOOP:or#26" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {and#549.itm} -pin  "VEC_LOOP:or#26" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {and#549.itm} -pin  "VEC_LOOP:or#26" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {and#549.itm} -pin  "VEC_LOOP:or#26" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#1.itm}
load net {VEC_LOOP:or#26.itm(0)} -pin  "VEC_LOOP:or#26" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#26.itm}
load net {VEC_LOOP:or#26.itm(1)} -pin  "VEC_LOOP:or#26" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#26.itm}
load net {VEC_LOOP:or#26.itm(2)} -pin  "VEC_LOOP:or#26" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#26.itm}
load net {VEC_LOOP:or#26.itm(3)} -pin  "VEC_LOOP:or#26" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#26.itm}
load inst "and#557" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2217 -attr oid 2214 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#557} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#557" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#253} -pin  "and#557" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#253}
load net {and#557.itm} -pin  "and#557" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#557.itm}
load inst "and#561" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2218 -attr oid 2215 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#561} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#561" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#291} -pin  "and#561" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#291}
load net {and#561.itm} -pin  "and#561" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#561.itm}
load inst "and#563" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2219 -attr oid 2216 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#563} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#563" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#257} -pin  "and#563" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and#563.itm} -pin  "and#563" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#563.itm}
load inst "and#566" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2220 -attr oid 2217 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#566} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#566" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#386} -pin  "and#566" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#386}
load net {and#566.itm} -pin  "and#566" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#566.itm}
load inst "and#568" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2221 -attr oid 2218 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#568} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#568" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#260} -pin  "and#568" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#260}
load net {and#568.itm} -pin  "and#568" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#568.itm}
load inst "and#571" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2222 -attr oid 2219 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#571} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#571" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#360} -pin  "and#571" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#360}
load net {and#571.itm} -pin  "and#571" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#571.itm}
load inst "and#573" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2223 -attr oid 2220 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#573} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#573" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#262} -pin  "and#573" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#262}
load net {and#573.itm} -pin  "and#573" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#573.itm}
load inst "and#576" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2224 -attr oid 2221 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#576} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#576" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#253} -pin  "and#576" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#253}
load net {and#576.itm} -pin  "and#576" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#576.itm}
load inst "and#577" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2225 -attr oid 2222 -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#577} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#577" {A0(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#291} -pin  "and#577" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#291}
load net {and#577.itm} -pin  "and#577" {Z(0)} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#577.itm}
load inst "and#578" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2226 -attr oid 2223 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#578} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#578" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#257} -pin  "and#578" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#257}
load net {and#578.itm} -pin  "and#578" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#578.itm}
load inst "and#579" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2227 -attr oid 2224 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#579} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#579" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#386} -pin  "and#579" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#386}
load net {and#579.itm} -pin  "and#579" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#579.itm}
load inst "and#580" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2228 -attr oid 2225 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#580} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#580" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#260} -pin  "and#580" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#260}
load net {and#580.itm} -pin  "and#580" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#580.itm}
load inst "and#581" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2229 -attr oid 2226 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#581} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#581" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#360} -pin  "and#581" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#360}
load net {and#581.itm} -pin  "and#581" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#581.itm}
load inst "and#582" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2230 -attr oid 2227 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#582} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#582" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#262} -pin  "and#582" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#262}
load net {and#582.itm} -pin  "and#582" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#582.itm}
load inst "and#585" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2231 -attr oid 2228 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#585} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#585" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#269} -pin  "and#585" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#585.itm} -pin  "and#585" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#585.itm}
load inst "and#588" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2232 -attr oid 2229 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#588} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#588" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#306} -pin  "and#588" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#306}
load net {and#588.itm} -pin  "and#588" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#588.itm}
load inst "and#590" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2233 -attr oid 2230 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#590} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#590" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#271} -pin  "and#590" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#271}
load net {and#590.itm} -pin  "and#590" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#590.itm}
load inst "and#592" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2234 -attr oid 2231 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#592} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#592" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#285} -pin  "and#592" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#285}
load net {and#592.itm} -pin  "and#592" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#592.itm}
load inst "and#594" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2235 -attr oid 2232 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#594} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#594" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#345} -pin  "and#594" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#345}
load net {and#594.itm} -pin  "and#594" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#594.itm}
load inst "and#596" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2236 -attr oid 2233 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#596} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#596" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#342} -pin  "and#596" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#342}
load net {and#596.itm} -pin  "and#596" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#596.itm}
load inst "and#598" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2237 -attr oid 2234 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#598} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#598" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#436} -pin  "and#598" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#436}
load net {and#598.itm} -pin  "and#598" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#598.itm}
load inst "and#599" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2238 -attr oid 2235 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#599} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#599" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#269} -pin  "and#599" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#269}
load net {and#599.itm} -pin  "and#599" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#599.itm}
load inst "and#600" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2239 -attr oid 2236 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#600} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#600" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#306} -pin  "and#600" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#306}
load net {and#600.itm} -pin  "and#600" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#600.itm}
load inst "and#601" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2240 -attr oid 2237 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#601} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#601" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#271} -pin  "and#601" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#271}
load net {and#601.itm} -pin  "and#601" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#601.itm}
load inst "and#602" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2241 -attr oid 2238 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#602} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#602" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#285} -pin  "and#602" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#285}
load net {and#602.itm} -pin  "and#602" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#602.itm}
load inst "and#603" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2242 -attr oid 2239 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#603} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#603" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#345} -pin  "and#603" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#345}
load net {and#603.itm} -pin  "and#603" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#603.itm}
load inst "and#604" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2243 -attr oid 2240 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#604} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#604" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#342} -pin  "and#604" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#342}
load net {and#604.itm} -pin  "and#604" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#604.itm}
load inst "VEC_LOOP:mux1h#28" "mux1h(27,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2244 -attr oid 2241 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28} -attr area 53.314390 -attr delay 1.100000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(5,27)"
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#18}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A0(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#18}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A0(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#18}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A0(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#18}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A0(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#18}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A1(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A1(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A1(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A1(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/2#6}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A2(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#16}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A2(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#16}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A2(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#16}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A2(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#16}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A2(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/3#16}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A3(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A3(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A3(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A3(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A3(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/4#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A4(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A4(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A4(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A4(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A4(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/5#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A5(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A5(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A5(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A5(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A5(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/6#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A6(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#20}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A6(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#20}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A6(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#20}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A6(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#20}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A6(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/7#20}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A7(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#3}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A7(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#3}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A7(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A7(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#3}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A7(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/9#3}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A8(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#9}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A8(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#9}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A8(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#9}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A8(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#9}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A8(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/10#9}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A9(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A9(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A9(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A9(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A9(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/11#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A10(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A10(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A10(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A10(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A10(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/12#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A11(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#3}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A11(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A11(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#3}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A11(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#3}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A11(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/13#3}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A12(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A12(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A12(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A12(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A12(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/14#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A13(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/15#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A13(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/15#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A13(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/15#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A13(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/15#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A13(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/15#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A14(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/17#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A14(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/17#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A14(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/17#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A14(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/17#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A14(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/17#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A15(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/18#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A15(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/18#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A15(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/18#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A15(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/18#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A15(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/18#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A16(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/19#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A16(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/19#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A16(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/19#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A16(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/19#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A16(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/19#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A17(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/20#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A17(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/20#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A17(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/20#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A17(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/20#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A17(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/20#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A18(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/21#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A18(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/21#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A18(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/21#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A18(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/21#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A18(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/21#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A19(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/22#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A19(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/22#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A19(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/22#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A19(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/22#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A19(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/22#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A20(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A20(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A20(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A20(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A20(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/23#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A21(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/25#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A21(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/25#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A21(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/25#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A21(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/25#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A21(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/25#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A22(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/26#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A22(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/26#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A22(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/26#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A22(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/26#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A22(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/26#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A23(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/27#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A23(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/27#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A23(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/27#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A23(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/27#4}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A23(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/27#4}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A24(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/28#5}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A24(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/28#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A24(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/28#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A24(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/28#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A24(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/28#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A25(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/29#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A25(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/29#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A25(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/29#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A25(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/29#2}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A25(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/29#2}
load net {GND} -pin  "VEC_LOOP:mux1h#28" {A26(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/30#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A26(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/30#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A26(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/30#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A26(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/30#5}
load net {PWR} -pin  "VEC_LOOP:mux1h#28" {A26(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/30#5}
load net {and#557.itm} -pin  "VEC_LOOP:mux1h#28" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#557.itm}
load net {and#561.itm} -pin  "VEC_LOOP:mux1h#28" {S1} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#561.itm}
load net {and#563.itm} -pin  "VEC_LOOP:mux1h#28" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#563.itm}
load net {and#566.itm} -pin  "VEC_LOOP:mux1h#28" {S3} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#566.itm}
load net {and#568.itm} -pin  "VEC_LOOP:mux1h#28" {S4} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#568.itm}
load net {and#571.itm} -pin  "VEC_LOOP:mux1h#28" {S5} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#571.itm}
load net {and#573.itm} -pin  "VEC_LOOP:mux1h#28" {S6} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#573.itm}
load net {and#576.itm} -pin  "VEC_LOOP:mux1h#28" {S7} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#576.itm}
load net {and#577.itm} -pin  "VEC_LOOP:mux1h#28" {S8} -attr vt c -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#577.itm}
load net {and#578.itm} -pin  "VEC_LOOP:mux1h#28" {S9} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#578.itm}
load net {and#579.itm} -pin  "VEC_LOOP:mux1h#28" {S10} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#579.itm}
load net {and#580.itm} -pin  "VEC_LOOP:mux1h#28" {S11} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#580.itm}
load net {and#581.itm} -pin  "VEC_LOOP:mux1h#28" {S12} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#581.itm}
load net {and#582.itm} -pin  "VEC_LOOP:mux1h#28" {S13} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#582.itm}
load net {and#585.itm} -pin  "VEC_LOOP:mux1h#28" {S14} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#585.itm}
load net {and#588.itm} -pin  "VEC_LOOP:mux1h#28" {S15} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#588.itm}
load net {and#590.itm} -pin  "VEC_LOOP:mux1h#28" {S16} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#590.itm}
load net {and#592.itm} -pin  "VEC_LOOP:mux1h#28" {S17} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#592.itm}
load net {and#594.itm} -pin  "VEC_LOOP:mux1h#28" {S18} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#594.itm}
load net {and#596.itm} -pin  "VEC_LOOP:mux1h#28" {S19} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#596.itm}
load net {and#598.itm} -pin  "VEC_LOOP:mux1h#28" {S20} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#598.itm}
load net {and#599.itm} -pin  "VEC_LOOP:mux1h#28" {S21} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#599.itm}
load net {and#600.itm} -pin  "VEC_LOOP:mux1h#28" {S22} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#600.itm}
load net {and#601.itm} -pin  "VEC_LOOP:mux1h#28" {S23} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#601.itm}
load net {and#602.itm} -pin  "VEC_LOOP:mux1h#28" {S24} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#602.itm}
load net {and#603.itm} -pin  "VEC_LOOP:mux1h#28" {S25} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#603.itm}
load net {and#604.itm} -pin  "VEC_LOOP:mux1h#28" {S26} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#604.itm}
load net {VEC_LOOP:mux1h#28.itm(0)} -pin  "VEC_LOOP:mux1h#28" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load net {VEC_LOOP:mux1h#28.itm(1)} -pin  "VEC_LOOP:mux1h#28" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load net {VEC_LOOP:mux1h#28.itm(2)} -pin  "VEC_LOOP:mux1h#28" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load net {VEC_LOOP:mux1h#28.itm(3)} -pin  "VEC_LOOP:mux1h#28" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load net {VEC_LOOP:mux1h#28.itm(4)} -pin  "VEC_LOOP:mux1h#28" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load inst "and#605" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2245 -attr oid 2242 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#605} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#459} -pin  "and#605" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#459}
load net {and.dcpl#436} -pin  "and#605" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#436}
load net {and#605.itm} -pin  "and#605" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#605.itm}
load inst "VEC_LOOP:or#27" "or(2,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2246 -attr oid 2243 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#27} -attr area 5.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(5,2)"
load net {VEC_LOOP:mux1h#28.itm(0)} -pin  "VEC_LOOP:or#27" {A0(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load net {VEC_LOOP:mux1h#28.itm(1)} -pin  "VEC_LOOP:or#27" {A0(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load net {VEC_LOOP:mux1h#28.itm(2)} -pin  "VEC_LOOP:or#27" {A0(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load net {VEC_LOOP:mux1h#28.itm(3)} -pin  "VEC_LOOP:or#27" {A0(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load net {VEC_LOOP:mux1h#28.itm(4)} -pin  "VEC_LOOP:or#27" {A0(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#28.itm}
load net {and#605.itm} -pin  "VEC_LOOP:or#27" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {and#605.itm} -pin  "VEC_LOOP:or#27" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {and#605.itm} -pin  "VEC_LOOP:or#27" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {and#605.itm} -pin  "VEC_LOOP:or#27" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {and#605.itm} -pin  "VEC_LOOP:or#27" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:exs#2.itm}
load net {VEC_LOOP:or#27.itm(0)} -pin  "VEC_LOOP:or#27" {Z(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#27.itm}
load net {VEC_LOOP:or#27.itm(1)} -pin  "VEC_LOOP:or#27" {Z(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#27.itm}
load net {VEC_LOOP:or#27.itm(2)} -pin  "VEC_LOOP:or#27" {Z(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#27.itm}
load net {VEC_LOOP:or#27.itm(3)} -pin  "VEC_LOOP:or#27" {Z(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#27.itm}
load net {VEC_LOOP:or#27.itm(4)} -pin  "VEC_LOOP:or#27" {Z(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#27.itm}
load inst "VEC_LOOP:acc#58" "add(5,-1,5,-1,5)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2247 -attr oid 2244 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#58} -attr area 5.001000 -attr delay 0.960000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(5,0,5,0,5)"
load net {COMP_LOOP:k(10:5).sva(4:0)(0)} -pin  "VEC_LOOP:acc#58" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(1)} -pin  "VEC_LOOP:acc#58" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(2)} -pin  "VEC_LOOP:acc#58" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(3)} -pin  "VEC_LOOP:acc#58" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {COMP_LOOP:k(10:5).sva(4:0)(4)} -pin  "VEC_LOOP:acc#58" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:k(10:5).sva(4:0)}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "VEC_LOOP:acc#58" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "VEC_LOOP:acc#58" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "VEC_LOOP:acc#58" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "VEC_LOOP:acc#58" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "VEC_LOOP:acc#58" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-6)#1.itm}
load net {VEC_LOOP:acc#58.itm(0)} -pin  "VEC_LOOP:acc#58" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#58.itm}
load net {VEC_LOOP:acc#58.itm(1)} -pin  "VEC_LOOP:acc#58" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#58.itm}
load net {VEC_LOOP:acc#58.itm(2)} -pin  "VEC_LOOP:acc#58" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#58.itm}
load net {VEC_LOOP:acc#58.itm(3)} -pin  "VEC_LOOP:acc#58" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#58.itm}
load net {VEC_LOOP:acc#58.itm(4)} -pin  "VEC_LOOP:acc#58" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:acc#58.itm}
load inst "and#613" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2248 -attr oid 2245 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#613} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#613" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#561} -pin  "and#613" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#561}
load net {and#613.itm} -pin  "and#613" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#613.itm}
load inst "VEC_LOOP:or#63" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2249 -attr oid 2246 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#63} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#616.ssc} -pin  "VEC_LOOP:or#63" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#616.ssc}
load net {and#620.ssc} -pin  "VEC_LOOP:or#63" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#620.ssc}
load net {VEC_LOOP:or#63.itm} -pin  "VEC_LOOP:or#63" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#63.itm}
load inst "and#619" "and(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2250 -attr oid 2247 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#619} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_and(1,2)"
load net {and.dcpl#473} -pin  "and#619" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#473}
load net {and.dcpl#462} -pin  "and#619" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#462}
load net {and#619.itm} -pin  "and#619" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#619.itm}
load inst "VEC_LOOP:mux1h#25" "mux1h(3,6)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2251 -attr oid 2248 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25} -attr area 8.678956 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(6,3)"
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "VEC_LOOP:mux1h#25" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#418.itm}
load net {VEC_LOOP:acc#58.itm(0)} -pin  "VEC_LOOP:mux1h#25" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#418.itm}
load net {VEC_LOOP:acc#58.itm(1)} -pin  "VEC_LOOP:mux1h#25" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#418.itm}
load net {VEC_LOOP:acc#58.itm(2)} -pin  "VEC_LOOP:mux1h#25" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#418.itm}
load net {VEC_LOOP:acc#58.itm(3)} -pin  "VEC_LOOP:mux1h#25" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#418.itm}
load net {VEC_LOOP:acc#58.itm(4)} -pin  "VEC_LOOP:mux1h#25" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:conc#418.itm}
load net {z.out#7(1)} -pin  "VEC_LOOP:mux1h#25" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(6-1).itm}
load net {z.out#7(2)} -pin  "VEC_LOOP:mux1h#25" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(6-1).itm}
load net {z.out#7(3)} -pin  "VEC_LOOP:mux1h#25" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(6-1).itm}
load net {z.out#7(4)} -pin  "VEC_LOOP:mux1h#25" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(6-1).itm}
load net {z.out#7(5)} -pin  "VEC_LOOP:mux1h#25" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(6-1).itm}
load net {z.out#7(6)} -pin  "VEC_LOOP:mux1h#25" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(6-1).itm}
load net {z.out#7(0)} -pin  "VEC_LOOP:mux1h#25" {A2(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(5-0).itm}
load net {z.out#7(1)} -pin  "VEC_LOOP:mux1h#25" {A2(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(5-0).itm}
load net {z.out#7(2)} -pin  "VEC_LOOP:mux1h#25" {A2(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(5-0).itm}
load net {z.out#7(3)} -pin  "VEC_LOOP:mux1h#25" {A2(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(5-0).itm}
load net {z.out#7(4)} -pin  "VEC_LOOP:mux1h#25" {A2(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(5-0).itm}
load net {z.out#7(5)} -pin  "VEC_LOOP:mux1h#25" {A2(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(5-0).itm}
load net {and#613.itm} -pin  "VEC_LOOP:mux1h#25" {S0} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#613.itm}
load net {VEC_LOOP:or#63.itm} -pin  "VEC_LOOP:mux1h#25" {S1} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2252 -attr oid 2249 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#63.itm}
load net {and#619.itm} -pin  "VEC_LOOP:mux1h#25" {S2} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#619.itm}
load net {VEC_LOOP:mux1h#25.itm(0)} -pin  "VEC_LOOP:mux1h#25" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(1)} -pin  "VEC_LOOP:mux1h#25" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(2)} -pin  "VEC_LOOP:mux1h#25" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(3)} -pin  "VEC_LOOP:mux1h#25" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(4)} -pin  "VEC_LOOP:mux1h#25" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load net {VEC_LOOP:mux1h#25.itm(5)} -pin  "VEC_LOOP:mux1h#25" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux1h#25.itm}
load inst "VEC_LOOP:or#64" "or(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2253 -attr oid 2250 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#64} -attr area 1.000000 -attr delay 0.550000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_or(1,2)"
load net {and#616.ssc} -pin  "VEC_LOOP:or#64" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#616.ssc}
load net {and#620.ssc} -pin  "VEC_LOOP:or#64" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#620.ssc}
load net {VEC_LOOP:or#64.itm} -pin  "VEC_LOOP:or#64" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#64.itm}
load inst "VEC_LOOP:VEC_LOOP:mux#7" "mux(2,1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2254 -attr oid 2251 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7} -attr area 1.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(1,1,2)"
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A0(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(4).itm}
load net {z.out#7(0)} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {A1(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#7)(0).itm}
load net {VEC_LOOP:or#64.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:or#64.itm}
load net {VEC_LOOP:VEC_LOOP:mux#7.itm} -pin  "VEC_LOOP:VEC_LOOP:mux#7" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:VEC_LOOP:mux#7.itm}
load inst "VEC_LOOP:mux" "mux(2,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2255 -attr oid 2252 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#4.itm}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#4.itm}
load net {and#628.cse} -pin  "VEC_LOOP:mux" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#628.cse}
load net {VEC_LOOP:mux.itm(0)} -pin  "VEC_LOOP:mux" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(1)} -pin  "VEC_LOOP:mux" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(2)} -pin  "VEC_LOOP:mux" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(3)} -pin  "VEC_LOOP:mux" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(4)} -pin  "VEC_LOOP:mux" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(5)} -pin  "VEC_LOOP:mux" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(6)} -pin  "VEC_LOOP:mux" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(7)} -pin  "VEC_LOOP:mux" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(8)} -pin  "VEC_LOOP:mux" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(9)} -pin  "VEC_LOOP:mux" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(10)} -pin  "VEC_LOOP:mux" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(11)} -pin  "VEC_LOOP:mux" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(12)} -pin  "VEC_LOOP:mux" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(13)} -pin  "VEC_LOOP:mux" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(14)} -pin  "VEC_LOOP:mux" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(15)} -pin  "VEC_LOOP:mux" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(16)} -pin  "VEC_LOOP:mux" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(17)} -pin  "VEC_LOOP:mux" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(18)} -pin  "VEC_LOOP:mux" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(19)} -pin  "VEC_LOOP:mux" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(20)} -pin  "VEC_LOOP:mux" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(21)} -pin  "VEC_LOOP:mux" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(22)} -pin  "VEC_LOOP:mux" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(23)} -pin  "VEC_LOOP:mux" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(24)} -pin  "VEC_LOOP:mux" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(25)} -pin  "VEC_LOOP:mux" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(26)} -pin  "VEC_LOOP:mux" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(27)} -pin  "VEC_LOOP:mux" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(28)} -pin  "VEC_LOOP:mux" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(29)} -pin  "VEC_LOOP:mux" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(30)} -pin  "VEC_LOOP:mux" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load net {VEC_LOOP:mux.itm(31)} -pin  "VEC_LOOP:mux" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux.itm}
load inst "COMP_LOOP-1:factor2:not#1" "not(32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2256 -attr oid 2253 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(32)"
load net {vec:rsci.qa_d.mxwt(32)} -pin  "COMP_LOOP-1:factor2:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "COMP_LOOP-1:factor2:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "COMP_LOOP-1:factor2:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "COMP_LOOP-1:factor2:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "COMP_LOOP-1:factor2:not#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "COMP_LOOP-1:factor2:not#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "COMP_LOOP-1:factor2:not#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "COMP_LOOP-1:factor2:not#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "COMP_LOOP-1:factor2:not#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "COMP_LOOP-1:factor2:not#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "COMP_LOOP-1:factor2:not#1" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "COMP_LOOP-1:factor2:not#1" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "COMP_LOOP-1:factor2:not#1" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "COMP_LOOP-1:factor2:not#1" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "COMP_LOOP-1:factor2:not#1" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "COMP_LOOP-1:factor2:not#1" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "COMP_LOOP-1:factor2:not#1" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "COMP_LOOP-1:factor2:not#1" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "COMP_LOOP-1:factor2:not#1" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "COMP_LOOP-1:factor2:not#1" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "COMP_LOOP-1:factor2:not#1" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "COMP_LOOP-1:factor2:not#1" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "COMP_LOOP-1:factor2:not#1" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "COMP_LOOP-1:factor2:not#1" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "COMP_LOOP-1:factor2:not#1" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "COMP_LOOP-1:factor2:not#1" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "COMP_LOOP-1:factor2:not#1" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "COMP_LOOP-1:factor2:not#1" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "COMP_LOOP-1:factor2:not#1" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "COMP_LOOP-1:factor2:not#1" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "COMP_LOOP-1:factor2:not#1" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "COMP_LOOP-1:factor2:not#1" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -pin  "COMP_LOOP-1:factor2:not#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load inst "COMP_LOOP-3:factor2:not#1" "not(32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2257 -attr oid 2254 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(32)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "COMP_LOOP-3:factor2:not#1" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "COMP_LOOP-3:factor2:not#1" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "COMP_LOOP-3:factor2:not#1" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "COMP_LOOP-3:factor2:not#1" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "COMP_LOOP-3:factor2:not#1" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "COMP_LOOP-3:factor2:not#1" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "COMP_LOOP-3:factor2:not#1" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "COMP_LOOP-3:factor2:not#1" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "COMP_LOOP-3:factor2:not#1" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "COMP_LOOP-3:factor2:not#1" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "COMP_LOOP-3:factor2:not#1" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "COMP_LOOP-3:factor2:not#1" {A(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "COMP_LOOP-3:factor2:not#1" {A(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "COMP_LOOP-3:factor2:not#1" {A(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "COMP_LOOP-3:factor2:not#1" {A(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "COMP_LOOP-3:factor2:not#1" {A(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "COMP_LOOP-3:factor2:not#1" {A(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "COMP_LOOP-3:factor2:not#1" {A(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "COMP_LOOP-3:factor2:not#1" {A(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "COMP_LOOP-3:factor2:not#1" {A(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "COMP_LOOP-3:factor2:not#1" {A(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "COMP_LOOP-3:factor2:not#1" {A(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "COMP_LOOP-3:factor2:not#1" {A(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "COMP_LOOP-3:factor2:not#1" {A(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "COMP_LOOP-3:factor2:not#1" {A(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "COMP_LOOP-3:factor2:not#1" {A(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "COMP_LOOP-3:factor2:not#1" {A(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "COMP_LOOP-3:factor2:not#1" {A(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "COMP_LOOP-3:factor2:not#1" {A(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "COMP_LOOP-3:factor2:not#1" {A(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "COMP_LOOP-3:factor2:not#1" {A(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "COMP_LOOP-3:factor2:not#1" {A(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -pin  "COMP_LOOP-3:factor2:not#1" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load inst "VEC_LOOP:mux#16" "mux(2,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2258 -attr oid 2255 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {COMP_LOOP-1:factor2:not#1.itm(0)} -pin  "VEC_LOOP:mux#16" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(1)} -pin  "VEC_LOOP:mux#16" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(2)} -pin  "VEC_LOOP:mux#16" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(3)} -pin  "VEC_LOOP:mux#16" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(4)} -pin  "VEC_LOOP:mux#16" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(5)} -pin  "VEC_LOOP:mux#16" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(6)} -pin  "VEC_LOOP:mux#16" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(7)} -pin  "VEC_LOOP:mux#16" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(8)} -pin  "VEC_LOOP:mux#16" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(9)} -pin  "VEC_LOOP:mux#16" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(10)} -pin  "VEC_LOOP:mux#16" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(11)} -pin  "VEC_LOOP:mux#16" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(12)} -pin  "VEC_LOOP:mux#16" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(13)} -pin  "VEC_LOOP:mux#16" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(14)} -pin  "VEC_LOOP:mux#16" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(15)} -pin  "VEC_LOOP:mux#16" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(16)} -pin  "VEC_LOOP:mux#16" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(17)} -pin  "VEC_LOOP:mux#16" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(18)} -pin  "VEC_LOOP:mux#16" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(19)} -pin  "VEC_LOOP:mux#16" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(20)} -pin  "VEC_LOOP:mux#16" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(21)} -pin  "VEC_LOOP:mux#16" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(22)} -pin  "VEC_LOOP:mux#16" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(23)} -pin  "VEC_LOOP:mux#16" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(24)} -pin  "VEC_LOOP:mux#16" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(25)} -pin  "VEC_LOOP:mux#16" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(26)} -pin  "VEC_LOOP:mux#16" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(27)} -pin  "VEC_LOOP:mux#16" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(28)} -pin  "VEC_LOOP:mux#16" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(29)} -pin  "VEC_LOOP:mux#16" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(30)} -pin  "VEC_LOOP:mux#16" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-1:factor2:not#1.itm(31)} -pin  "VEC_LOOP:mux#16" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(0)} -pin  "VEC_LOOP:mux#16" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(1)} -pin  "VEC_LOOP:mux#16" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(2)} -pin  "VEC_LOOP:mux#16" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(3)} -pin  "VEC_LOOP:mux#16" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(4)} -pin  "VEC_LOOP:mux#16" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(5)} -pin  "VEC_LOOP:mux#16" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(6)} -pin  "VEC_LOOP:mux#16" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(7)} -pin  "VEC_LOOP:mux#16" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(8)} -pin  "VEC_LOOP:mux#16" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(9)} -pin  "VEC_LOOP:mux#16" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(10)} -pin  "VEC_LOOP:mux#16" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(11)} -pin  "VEC_LOOP:mux#16" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(12)} -pin  "VEC_LOOP:mux#16" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(13)} -pin  "VEC_LOOP:mux#16" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(14)} -pin  "VEC_LOOP:mux#16" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(15)} -pin  "VEC_LOOP:mux#16" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(16)} -pin  "VEC_LOOP:mux#16" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(17)} -pin  "VEC_LOOP:mux#16" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(18)} -pin  "VEC_LOOP:mux#16" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(19)} -pin  "VEC_LOOP:mux#16" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(20)} -pin  "VEC_LOOP:mux#16" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(21)} -pin  "VEC_LOOP:mux#16" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(22)} -pin  "VEC_LOOP:mux#16" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(23)} -pin  "VEC_LOOP:mux#16" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(24)} -pin  "VEC_LOOP:mux#16" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(25)} -pin  "VEC_LOOP:mux#16" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(26)} -pin  "VEC_LOOP:mux#16" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(27)} -pin  "VEC_LOOP:mux#16" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(28)} -pin  "VEC_LOOP:mux#16" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(29)} -pin  "VEC_LOOP:mux#16" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(30)} -pin  "VEC_LOOP:mux#16" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {COMP_LOOP-3:factor2:not#1.itm(31)} -pin  "VEC_LOOP:mux#16" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:factor2:not#1.itm}
load net {and#628.cse} -pin  "VEC_LOOP:mux#16" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#628.cse}
load net {VEC_LOOP:mux#16.itm(0)} -pin  "VEC_LOOP:mux#16" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(1)} -pin  "VEC_LOOP:mux#16" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(2)} -pin  "VEC_LOOP:mux#16" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(3)} -pin  "VEC_LOOP:mux#16" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(4)} -pin  "VEC_LOOP:mux#16" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(5)} -pin  "VEC_LOOP:mux#16" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(6)} -pin  "VEC_LOOP:mux#16" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(7)} -pin  "VEC_LOOP:mux#16" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(8)} -pin  "VEC_LOOP:mux#16" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(9)} -pin  "VEC_LOOP:mux#16" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(10)} -pin  "VEC_LOOP:mux#16" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(11)} -pin  "VEC_LOOP:mux#16" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(12)} -pin  "VEC_LOOP:mux#16" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(13)} -pin  "VEC_LOOP:mux#16" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(14)} -pin  "VEC_LOOP:mux#16" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(15)} -pin  "VEC_LOOP:mux#16" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(16)} -pin  "VEC_LOOP:mux#16" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(17)} -pin  "VEC_LOOP:mux#16" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(18)} -pin  "VEC_LOOP:mux#16" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(19)} -pin  "VEC_LOOP:mux#16" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(20)} -pin  "VEC_LOOP:mux#16" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(21)} -pin  "VEC_LOOP:mux#16" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(22)} -pin  "VEC_LOOP:mux#16" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(23)} -pin  "VEC_LOOP:mux#16" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(24)} -pin  "VEC_LOOP:mux#16" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(25)} -pin  "VEC_LOOP:mux#16" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(26)} -pin  "VEC_LOOP:mux#16" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(27)} -pin  "VEC_LOOP:mux#16" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(28)} -pin  "VEC_LOOP:mux#16" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(29)} -pin  "VEC_LOOP:mux#16" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(30)} -pin  "VEC_LOOP:mux#16" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load net {VEC_LOOP:mux#16.itm(31)} -pin  "VEC_LOOP:mux#16" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#16.itm}
load inst "VEC_LOOP:mux#17" "mux(2,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2259 -attr oid 2256 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#17" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#17" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#17" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#17" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#17" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#17" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#17" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#17" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#17" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#17" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#17" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#17" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#17" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#17" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#17" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#17" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#17" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#17" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#17" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#17" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#17" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#17" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#17" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#17" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#17" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#17" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#17" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#17" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#17" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#17" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#17" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#17" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#5.itm}
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#17" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#17" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#17" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#17" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#17" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#17" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#17" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#17" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#17" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#17" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#17" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#17" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#17" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#17" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#17" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#17" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#17" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#17" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#17" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#17" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#17" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#17" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#17" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#17" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#17" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#17" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#17" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#17" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#17" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#17" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#17" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#17" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#3.itm}
load net {and#628.cse} -pin  "VEC_LOOP:mux#17" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#628.cse}
load net {VEC_LOOP:mux#17.itm(0)} -pin  "VEC_LOOP:mux#17" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(1)} -pin  "VEC_LOOP:mux#17" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(2)} -pin  "VEC_LOOP:mux#17" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(3)} -pin  "VEC_LOOP:mux#17" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(4)} -pin  "VEC_LOOP:mux#17" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(5)} -pin  "VEC_LOOP:mux#17" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(6)} -pin  "VEC_LOOP:mux#17" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(7)} -pin  "VEC_LOOP:mux#17" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(8)} -pin  "VEC_LOOP:mux#17" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(9)} -pin  "VEC_LOOP:mux#17" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(10)} -pin  "VEC_LOOP:mux#17" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(11)} -pin  "VEC_LOOP:mux#17" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(12)} -pin  "VEC_LOOP:mux#17" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(13)} -pin  "VEC_LOOP:mux#17" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(14)} -pin  "VEC_LOOP:mux#17" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(15)} -pin  "VEC_LOOP:mux#17" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(16)} -pin  "VEC_LOOP:mux#17" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(17)} -pin  "VEC_LOOP:mux#17" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(18)} -pin  "VEC_LOOP:mux#17" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(19)} -pin  "VEC_LOOP:mux#17" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(20)} -pin  "VEC_LOOP:mux#17" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(21)} -pin  "VEC_LOOP:mux#17" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(22)} -pin  "VEC_LOOP:mux#17" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(23)} -pin  "VEC_LOOP:mux#17" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(24)} -pin  "VEC_LOOP:mux#17" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(25)} -pin  "VEC_LOOP:mux#17" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(26)} -pin  "VEC_LOOP:mux#17" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(27)} -pin  "VEC_LOOP:mux#17" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(28)} -pin  "VEC_LOOP:mux#17" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(29)} -pin  "VEC_LOOP:mux#17" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(30)} -pin  "VEC_LOOP:mux#17" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load net {VEC_LOOP:mux#17.itm(31)} -pin  "VEC_LOOP:mux#17" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#17.itm}
load inst "VEC_LOOP:mux#18" "mux(2,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2260 -attr oid 2257 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {vec:rsci.qa_d.mxwt(32)} -pin  "VEC_LOOP:mux#18" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(33)} -pin  "VEC_LOOP:mux#18" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(34)} -pin  "VEC_LOOP:mux#18" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(35)} -pin  "VEC_LOOP:mux#18" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(36)} -pin  "VEC_LOOP:mux#18" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(37)} -pin  "VEC_LOOP:mux#18" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(38)} -pin  "VEC_LOOP:mux#18" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(39)} -pin  "VEC_LOOP:mux#18" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(40)} -pin  "VEC_LOOP:mux#18" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(41)} -pin  "VEC_LOOP:mux#18" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(42)} -pin  "VEC_LOOP:mux#18" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(43)} -pin  "VEC_LOOP:mux#18" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(44)} -pin  "VEC_LOOP:mux#18" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(45)} -pin  "VEC_LOOP:mux#18" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(46)} -pin  "VEC_LOOP:mux#18" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(47)} -pin  "VEC_LOOP:mux#18" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(48)} -pin  "VEC_LOOP:mux#18" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(49)} -pin  "VEC_LOOP:mux#18" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(50)} -pin  "VEC_LOOP:mux#18" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(51)} -pin  "VEC_LOOP:mux#18" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(52)} -pin  "VEC_LOOP:mux#18" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(53)} -pin  "VEC_LOOP:mux#18" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(54)} -pin  "VEC_LOOP:mux#18" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(55)} -pin  "VEC_LOOP:mux#18" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(56)} -pin  "VEC_LOOP:mux#18" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(57)} -pin  "VEC_LOOP:mux#18" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(58)} -pin  "VEC_LOOP:mux#18" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(59)} -pin  "VEC_LOOP:mux#18" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(60)} -pin  "VEC_LOOP:mux#18" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(61)} -pin  "VEC_LOOP:mux#18" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(62)} -pin  "VEC_LOOP:mux#18" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(63)} -pin  "VEC_LOOP:mux#18" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32)#5.itm}
load net {vec:rsci.qa_d.mxwt(0)} -pin  "VEC_LOOP:mux#18" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(1)} -pin  "VEC_LOOP:mux#18" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(2)} -pin  "VEC_LOOP:mux#18" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(3)} -pin  "VEC_LOOP:mux#18" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(4)} -pin  "VEC_LOOP:mux#18" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(5)} -pin  "VEC_LOOP:mux#18" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(6)} -pin  "VEC_LOOP:mux#18" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(7)} -pin  "VEC_LOOP:mux#18" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(8)} -pin  "VEC_LOOP:mux#18" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(9)} -pin  "VEC_LOOP:mux#18" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(10)} -pin  "VEC_LOOP:mux#18" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(11)} -pin  "VEC_LOOP:mux#18" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(12)} -pin  "VEC_LOOP:mux#18" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(13)} -pin  "VEC_LOOP:mux#18" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(14)} -pin  "VEC_LOOP:mux#18" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(15)} -pin  "VEC_LOOP:mux#18" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(16)} -pin  "VEC_LOOP:mux#18" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(17)} -pin  "VEC_LOOP:mux#18" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(18)} -pin  "VEC_LOOP:mux#18" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(19)} -pin  "VEC_LOOP:mux#18" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(20)} -pin  "VEC_LOOP:mux#18" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(21)} -pin  "VEC_LOOP:mux#18" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(22)} -pin  "VEC_LOOP:mux#18" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(23)} -pin  "VEC_LOOP:mux#18" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(24)} -pin  "VEC_LOOP:mux#18" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(25)} -pin  "VEC_LOOP:mux#18" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(26)} -pin  "VEC_LOOP:mux#18" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(27)} -pin  "VEC_LOOP:mux#18" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(28)} -pin  "VEC_LOOP:mux#18" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(29)} -pin  "VEC_LOOP:mux#18" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(30)} -pin  "VEC_LOOP:mux#18" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {vec:rsci.qa_d.mxwt(31)} -pin  "VEC_LOOP:mux#18" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0)#2.itm}
load net {and#628.cse} -pin  "VEC_LOOP:mux#18" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and#628.cse}
load net {VEC_LOOP:mux#18.itm(0)} -pin  "VEC_LOOP:mux#18" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(1)} -pin  "VEC_LOOP:mux#18" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(2)} -pin  "VEC_LOOP:mux#18" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(3)} -pin  "VEC_LOOP:mux#18" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(4)} -pin  "VEC_LOOP:mux#18" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(5)} -pin  "VEC_LOOP:mux#18" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(6)} -pin  "VEC_LOOP:mux#18" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(7)} -pin  "VEC_LOOP:mux#18" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(8)} -pin  "VEC_LOOP:mux#18" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(9)} -pin  "VEC_LOOP:mux#18" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(10)} -pin  "VEC_LOOP:mux#18" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(11)} -pin  "VEC_LOOP:mux#18" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(12)} -pin  "VEC_LOOP:mux#18" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(13)} -pin  "VEC_LOOP:mux#18" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(14)} -pin  "VEC_LOOP:mux#18" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(15)} -pin  "VEC_LOOP:mux#18" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(16)} -pin  "VEC_LOOP:mux#18" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(17)} -pin  "VEC_LOOP:mux#18" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(18)} -pin  "VEC_LOOP:mux#18" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(19)} -pin  "VEC_LOOP:mux#18" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(20)} -pin  "VEC_LOOP:mux#18" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(21)} -pin  "VEC_LOOP:mux#18" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(22)} -pin  "VEC_LOOP:mux#18" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(23)} -pin  "VEC_LOOP:mux#18" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(24)} -pin  "VEC_LOOP:mux#18" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(25)} -pin  "VEC_LOOP:mux#18" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(26)} -pin  "VEC_LOOP:mux#18" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(27)} -pin  "VEC_LOOP:mux#18" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(28)} -pin  "VEC_LOOP:mux#18" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(29)} -pin  "VEC_LOOP:mux#18" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(30)} -pin  "VEC_LOOP:mux#18" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load net {VEC_LOOP:mux#18.itm(31)} -pin  "VEC_LOOP:mux#18" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#18.itm}
load inst "VEC_LOOP:mux#3" "mux(2,32)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2261 -attr oid 2258 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3} -attr area 32.001000 -attr delay 0.080000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(32,1,2)"
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#3" {A0(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#3" {A0(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#3" {A0(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#3" {A0(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#3" {A0(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#3" {A0(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#3" {A0(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#3" {A0(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#3" {A0(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#3" {A0(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#3" {A0(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#3" {A0(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#3" {A0(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#3" {A0(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#3" {A0(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#3" {A0(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#3" {A0(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#3" {A0(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#3" {A0(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#3" {A0(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#3" {A0(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#3" {A0(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#3" {A0(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#3" {A0(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#3" {A0(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#3" {A0(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#3" {A0(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#3" {A0(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#3" {A0(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#3" {A0(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#3" {A0(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:modulo_add():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#3" {A0(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:modulo_add():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(0)} -pin  "VEC_LOOP:mux#3" {A1(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(1)} -pin  "VEC_LOOP:mux#3" {A1(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(2)} -pin  "VEC_LOOP:mux#3" {A1(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(3)} -pin  "VEC_LOOP:mux#3" {A1(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(4)} -pin  "VEC_LOOP:mux#3" {A1(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(5)} -pin  "VEC_LOOP:mux#3" {A1(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(6)} -pin  "VEC_LOOP:mux#3" {A1(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(7)} -pin  "VEC_LOOP:mux#3" {A1(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(8)} -pin  "VEC_LOOP:mux#3" {A1(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(9)} -pin  "VEC_LOOP:mux#3" {A1(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(10)} -pin  "VEC_LOOP:mux#3" {A1(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(11)} -pin  "VEC_LOOP:mux#3" {A1(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(12)} -pin  "VEC_LOOP:mux#3" {A1(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(13)} -pin  "VEC_LOOP:mux#3" {A1(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(14)} -pin  "VEC_LOOP:mux#3" {A1(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(15)} -pin  "VEC_LOOP:mux#3" {A1(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(16)} -pin  "VEC_LOOP:mux#3" {A1(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(17)} -pin  "VEC_LOOP:mux#3" {A1(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(18)} -pin  "VEC_LOOP:mux#3" {A1(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(19)} -pin  "VEC_LOOP:mux#3" {A1(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(20)} -pin  "VEC_LOOP:mux#3" {A1(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(21)} -pin  "VEC_LOOP:mux#3" {A1(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(22)} -pin  "VEC_LOOP:mux#3" {A1(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(23)} -pin  "VEC_LOOP:mux#3" {A1(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(24)} -pin  "VEC_LOOP:mux#3" {A1(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(25)} -pin  "VEC_LOOP:mux#3" {A1(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(26)} -pin  "VEC_LOOP:mux#3" {A1(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(27)} -pin  "VEC_LOOP:mux#3" {A1(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(28)} -pin  "VEC_LOOP:mux#3" {A1(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(29)} -pin  "VEC_LOOP:mux#3" {A1(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(30)} -pin  "VEC_LOOP:mux#3" {A1(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {COMP_LOOP-1:mult():cmp.return_rsc_z(31)} -pin  "VEC_LOOP:mux#3" {A1(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:mult():cmp.return_rsc_z}
load net {and.dcpl#41} -pin  "VEC_LOOP:mux#3" {S(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/and.dcpl#41}
load net {VEC_LOOP:mux#3.itm(0)} -pin  "VEC_LOOP:mux#3" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(1)} -pin  "VEC_LOOP:mux#3" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(2)} -pin  "VEC_LOOP:mux#3" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(3)} -pin  "VEC_LOOP:mux#3" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(4)} -pin  "VEC_LOOP:mux#3" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(5)} -pin  "VEC_LOOP:mux#3" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(6)} -pin  "VEC_LOOP:mux#3" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(7)} -pin  "VEC_LOOP:mux#3" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(8)} -pin  "VEC_LOOP:mux#3" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(9)} -pin  "VEC_LOOP:mux#3" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(10)} -pin  "VEC_LOOP:mux#3" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(11)} -pin  "VEC_LOOP:mux#3" {Z(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(12)} -pin  "VEC_LOOP:mux#3" {Z(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(13)} -pin  "VEC_LOOP:mux#3" {Z(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(14)} -pin  "VEC_LOOP:mux#3" {Z(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(15)} -pin  "VEC_LOOP:mux#3" {Z(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(16)} -pin  "VEC_LOOP:mux#3" {Z(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(17)} -pin  "VEC_LOOP:mux#3" {Z(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(18)} -pin  "VEC_LOOP:mux#3" {Z(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(19)} -pin  "VEC_LOOP:mux#3" {Z(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(20)} -pin  "VEC_LOOP:mux#3" {Z(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(21)} -pin  "VEC_LOOP:mux#3" {Z(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(22)} -pin  "VEC_LOOP:mux#3" {Z(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(23)} -pin  "VEC_LOOP:mux#3" {Z(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(24)} -pin  "VEC_LOOP:mux#3" {Z(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(25)} -pin  "VEC_LOOP:mux#3" {Z(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(26)} -pin  "VEC_LOOP:mux#3" {Z(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(27)} -pin  "VEC_LOOP:mux#3" {Z(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(28)} -pin  "VEC_LOOP:mux#3" {Z(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(29)} -pin  "VEC_LOOP:mux#3" {Z(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(30)} -pin  "VEC_LOOP:mux#3" {Z(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load net {VEC_LOOP:mux#3.itm(31)} -pin  "VEC_LOOP:mux#3" {Z(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:mux#3.itm}
load inst "not#139" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2262 -attr oid 2259 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#139} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#62.itm} -pin  "not#139" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#62.itm}
load net {not#139.itm} -pin  "not#139" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#139.itm}
load inst "not#156" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2263 -attr oid 2260 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#156} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {mux#74.itm} -pin  "not#156" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/mux#74.itm}
load net {not#156.itm} -pin  "not#156" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#156.itm}
load inst "not#134" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2264 -attr oid 2261 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#134} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "not#134" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/run_ac_sync_tmp_dobj.sva}
load net {not#134.itm} -pin  "not#134" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/not#134.itm}
load inst "COMP_LOOP-2:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2265 -attr oid 2262 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#5(10)} -pin  "COMP_LOOP-2:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(z.out#5)(10)#6.itm}
load net {COMP_LOOP-2:not.itm} -pin  "COMP_LOOP-2:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not.itm}
load inst "COMP_LOOP-3:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2266 -attr oid 2263 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#5(10)} -pin  "COMP_LOOP-3:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(z.out#5)(10).itm}
load net {COMP_LOOP-3:not.itm} -pin  "COMP_LOOP-3:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-3:not.itm}
load inst "COMP_LOOP-4:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2267 -attr oid 2264 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#6(8)} -pin  "COMP_LOOP-4:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(8)#3.itm}
load net {COMP_LOOP-4:not.itm} -pin  "COMP_LOOP-4:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-4:not.itm}
load inst "COMP_LOOP-5:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2268 -attr oid 2265 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#5(10)} -pin  "COMP_LOOP-5:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(z.out#5)(10)#5.itm}
load net {COMP_LOOP-5:not.itm} -pin  "COMP_LOOP-5:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:not.itm}
load inst "COMP_LOOP-6:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2269 -attr oid 2266 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-6:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#15.itm}
load net {COMP_LOOP-6:not.itm} -pin  "COMP_LOOP-6:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-6:not.itm}
load inst "COMP_LOOP-7:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2270 -attr oid 2267 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-7:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#10.itm}
load net {COMP_LOOP-7:not.itm} -pin  "COMP_LOOP-7:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-7:not.itm}
load inst "COMP_LOOP-8:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2271 -attr oid 2268 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#6(7)} -pin  "COMP_LOOP-8:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#10.itm}
load net {COMP_LOOP-8:not.itm} -pin  "COMP_LOOP-8:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-8:not.itm}
load inst "COMP_LOOP-9:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2272 -attr oid 2269 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#5(10)} -pin  "COMP_LOOP-9:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(z.out#5)(10)#4.itm}
load net {COMP_LOOP-9:not.itm} -pin  "COMP_LOOP-9:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-9:not.itm}
load inst "COMP_LOOP-10:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2273 -attr oid 2270 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#5(10)} -pin  "COMP_LOOP-10:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(z.out#5)(10)#3.itm}
load net {COMP_LOOP-10:not.itm} -pin  "COMP_LOOP-10:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-10:not.itm}
load inst "COMP_LOOP-11:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2274 -attr oid 2271 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-11:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#9.itm}
load net {COMP_LOOP-11:not.itm} -pin  "COMP_LOOP-11:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-11:not.itm}
load inst "COMP_LOOP-12:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2275 -attr oid 2272 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#6(8)} -pin  "COMP_LOOP-12:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(8)#2.itm}
load net {COMP_LOOP-12:not.itm} -pin  "COMP_LOOP-12:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-12:not.itm}
load inst "COMP_LOOP-13:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2276 -attr oid 2273 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#5(10)} -pin  "COMP_LOOP-13:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(z.out#5)(10)#2.itm}
load net {COMP_LOOP-13:not.itm} -pin  "COMP_LOOP-13:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-13:not.itm}
load inst "COMP_LOOP-14:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2277 -attr oid 2274 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#5(10)} -pin  "COMP_LOOP-14:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(z.out#5)(10)#1.itm}
load net {COMP_LOOP-14:not.itm} -pin  "COMP_LOOP-14:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-14:not.itm}
load inst "COMP_LOOP-15:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2278 -attr oid 2275 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-15:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#8.itm}
load net {COMP_LOOP-15:not.itm} -pin  "COMP_LOOP-15:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-15:not.itm}
load inst "COMP_LOOP-16:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2279 -attr oid 2276 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#6(6)} -pin  "COMP_LOOP-16:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(6-0)#4.itm}
load net {COMP_LOOP-16:not.itm} -pin  "COMP_LOOP-16:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-16:not.itm}
load inst "COMP_LOOP-17:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2280 -attr oid 2277 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-17:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#14.itm}
load net {COMP_LOOP-17:not.itm} -pin  "COMP_LOOP-17:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-17:not.itm}
load inst "COMP_LOOP-18:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2281 -attr oid 2278 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-18:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-18:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#13.itm}
load net {COMP_LOOP-18:not.itm} -pin  "COMP_LOOP-18:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-18:not.itm}
load inst "COMP_LOOP-19:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2282 -attr oid 2279 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-19:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-19:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#7.itm}
load net {COMP_LOOP-19:not.itm} -pin  "COMP_LOOP-19:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-19:not.itm}
load inst "COMP_LOOP-20:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2283 -attr oid 2280 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-20:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#6(8)} -pin  "COMP_LOOP-20:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(8)#1.itm}
load net {COMP_LOOP-20:not.itm} -pin  "COMP_LOOP-20:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-20:not.itm}
load inst "COMP_LOOP-21:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2284 -attr oid 2281 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-21:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-21:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#12.itm}
load net {COMP_LOOP-21:not.itm} -pin  "COMP_LOOP-21:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-21:not.itm}
load inst "COMP_LOOP-22:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2285 -attr oid 2282 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-22:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-22:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#11.itm}
load net {COMP_LOOP-22:not.itm} -pin  "COMP_LOOP-22:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-22:not.itm}
load inst "COMP_LOOP-23:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2286 -attr oid 2283 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-23:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-23:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#4.itm}
load net {COMP_LOOP-23:not.itm} -pin  "COMP_LOOP-23:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-23:not.itm}
load inst "COMP_LOOP-24:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2287 -attr oid 2284 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-24:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#6(7)} -pin  "COMP_LOOP-24:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(7-0)#9.itm}
load net {COMP_LOOP-24:not.itm} -pin  "COMP_LOOP-24:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-24:not.itm}
load inst "COMP_LOOP-25:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2288 -attr oid 2285 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-25:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-25:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#6.itm}
load net {COMP_LOOP-25:not.itm} -pin  "COMP_LOOP-25:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-25:not.itm}
load inst "COMP_LOOP-26:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2289 -attr oid 2286 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-26:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-26:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#5.itm}
load net {COMP_LOOP-26:not.itm} -pin  "COMP_LOOP-26:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-26:not.itm}
load inst "COMP_LOOP-27:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2290 -attr oid 2287 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-27:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-27:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#3.itm}
load net {COMP_LOOP-27:not.itm} -pin  "COMP_LOOP-27:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-27:not.itm}
load inst "COMP_LOOP-28:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2291 -attr oid 2288 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-28:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#6(8)} -pin  "COMP_LOOP-28:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(8).itm}
load net {COMP_LOOP-28:not.itm} -pin  "COMP_LOOP-28:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-28:not.itm}
load inst "COMP_LOOP-29:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2292 -attr oid 2289 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-29:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-29:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10).itm}
load net {COMP_LOOP-29:not.itm} -pin  "COMP_LOOP-29:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-29:not.itm}
load inst "COMP_LOOP-30:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2293 -attr oid 2290 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-30:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-30:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#2.itm}
load net {COMP_LOOP-30:not.itm} -pin  "COMP_LOOP-30:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-30:not.itm}
load inst "COMP_LOOP-31:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2294 -attr oid 2291 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-31:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#4(10)} -pin  "COMP_LOOP-31:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#4)(10)#1.itm}
load net {COMP_LOOP-31:not.itm} -pin  "COMP_LOOP-31:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-31:not.itm}
load inst "COMP_LOOP-32:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2295 -attr oid 2292 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#6(5)} -pin  "COMP_LOOP-32:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(5-0)#4.itm}
load net {COMP_LOOP-32:not.itm} -pin  "COMP_LOOP-32:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-32:not.itm}
load inst "COMP_LOOP-2:not#4" "not(10)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2296 -attr oid 2293 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(10)"
load net {STAGE_LOOP:lshift.psp.sva(1)} -pin  "COMP_LOOP-2:not#4" {A(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(2)} -pin  "COMP_LOOP-2:not#4" {A(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(3)} -pin  "COMP_LOOP-2:not#4" {A(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(4)} -pin  "COMP_LOOP-2:not#4" {A(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(5)} -pin  "COMP_LOOP-2:not#4" {A(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(6)} -pin  "COMP_LOOP-2:not#4" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(7)} -pin  "COMP_LOOP-2:not#4" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(8)} -pin  "COMP_LOOP-2:not#4" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(9)} -pin  "COMP_LOOP-2:not#4" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {STAGE_LOOP:lshift.psp.sva(10)} -pin  "COMP_LOOP-2:not#4" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:slc(STAGE_LOOP:lshift.psp.sva)(10-1)#1.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -pin  "COMP_LOOP-2:not#4" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(1)} -pin  "COMP_LOOP-2:not#4" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(2)} -pin  "COMP_LOOP-2:not#4" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(3)} -pin  "COMP_LOOP-2:not#4" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(4)} -pin  "COMP_LOOP-2:not#4" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(5)} -pin  "COMP_LOOP-2:not#4" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(6)} -pin  "COMP_LOOP-2:not#4" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(7)} -pin  "COMP_LOOP-2:not#4" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(8)} -pin  "COMP_LOOP-2:not#4" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load net {COMP_LOOP-2:not#4.itm(9)} -pin  "COMP_LOOP-2:not#4" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:not#4.itm}
load inst "COMP_LOOP-1:acc" "add_ci(11,-1,11,-1,11)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2297 -attr oid 2294 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc} -attr area 11.000000 -attr delay 1.050000 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(11,0,11,0,11)"
load net {GND} -pin  "COMP_LOOP-1:acc" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(1)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(2)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(3)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {GND} -pin  "COMP_LOOP-1:acc" {A(4)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {z.out#6(0)} -pin  "COMP_LOOP-1:acc" {A(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {z.out#6(1)} -pin  "COMP_LOOP-1:acc" {A(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {z.out#6(2)} -pin  "COMP_LOOP-1:acc" {A(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {z.out#6(3)} -pin  "COMP_LOOP-1:acc" {A(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {z.out#6(4)} -pin  "COMP_LOOP-1:acc" {A(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {z.out#6(5)} -pin  "COMP_LOOP-1:acc" {A(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc#181.itm}
load net {COMP_LOOP-2:not#4.itm(0)} -pin  "COMP_LOOP-1:acc" {B(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(1)} -pin  "COMP_LOOP-1:acc" {B(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(2)} -pin  "COMP_LOOP-1:acc" {B(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(3)} -pin  "COMP_LOOP-1:acc" {B(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(4)} -pin  "COMP_LOOP-1:acc" {B(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(5)} -pin  "COMP_LOOP-1:acc" {B(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(6)} -pin  "COMP_LOOP-1:acc" {B(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(7)} -pin  "COMP_LOOP-1:acc" {B(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(8)} -pin  "COMP_LOOP-1:acc" {B(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {COMP_LOOP-2:not#4.itm(9)} -pin  "COMP_LOOP-1:acc" {B(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "COMP_LOOP-1:acc" {B(10)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:conc.itm}
load net {PWR} -pin  "COMP_LOOP-1:acc" {C(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/1#1}
load net {COMP_LOOP-1:acc.itm(0)} -pin  "COMP_LOOP-1:acc" {Z(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(1)} -pin  "COMP_LOOP-1:acc" {Z(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(2)} -pin  "COMP_LOOP-1:acc" {Z(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(3)} -pin  "COMP_LOOP-1:acc" {Z(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(4)} -pin  "COMP_LOOP-1:acc" {Z(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(5)} -pin  "COMP_LOOP-1:acc" {Z(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(6)} -pin  "COMP_LOOP-1:acc" {Z(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(7)} -pin  "COMP_LOOP-1:acc" {Z(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(8)} -pin  "COMP_LOOP-1:acc" {Z(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(9)} -pin  "COMP_LOOP-1:acc" {Z(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load net {COMP_LOOP-1:acc.itm(10)} -pin  "COMP_LOOP-1:acc" {Z(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:acc.itm}
load inst "COMP_LOOP-1:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2298 -attr oid 2295 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {COMP_LOOP-1:acc.itm(10)} -pin  "COMP_LOOP-1:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP:slc(COMP_LOOP-1:acc)(10).itm}
load net {COMP_LOOP-1:not.itm} -pin  "COMP_LOOP-1:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:not.itm}
load inst "STAGE_LOOP:not" "not(1)" "INTERFACE" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2299 -attr oid 2296 -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-2_beh.mgc_not(1)"
load net {z.out#6(4)} -pin  "STAGE_LOOP:not" {A(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/VEC_LOOP:slc(z.out#6)(4-0)#1.itm}
load net {STAGE_LOOP:not.itm} -pin  "STAGE_LOOP:not" {Z(0)} -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core/STAGE_LOOP:not.itm}
### END MODULE 

module new "inPlaceNTT_DIF_precomp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2300 -attr oid 2297 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2301 -attr oid 2298 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2302 -attr oid 2299 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2303 -attr oid 2300 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load portBus vec:rsc.adra(9:0) output 10 {vec:rsc.adra(9)} {vec:rsc.adra(8)} {vec:rsc.adra(7)} {vec:rsc.adra(6)} {vec:rsc.adra(5)} {vec:rsc.adra(4)} {vec:rsc.adra(3)} {vec:rsc.adra(2)} {vec:rsc.adra(1)} {vec:rsc.adra(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2304 -attr oid 2301 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load portBus vec:rsc.da(31:0) output 32 {vec:rsc.da(31)} {vec:rsc.da(30)} {vec:rsc.da(29)} {vec:rsc.da(28)} {vec:rsc.da(27)} {vec:rsc.da(26)} {vec:rsc.da(25)} {vec:rsc.da(24)} {vec:rsc.da(23)} {vec:rsc.da(22)} {vec:rsc.da(21)} {vec:rsc.da(20)} {vec:rsc.da(19)} {vec:rsc.da(18)} {vec:rsc.da(17)} {vec:rsc.da(16)} {vec:rsc.da(15)} {vec:rsc.da(14)} {vec:rsc.da(13)} {vec:rsc.da(12)} {vec:rsc.da(11)} {vec:rsc.da(10)} {vec:rsc.da(9)} {vec:rsc.da(8)} {vec:rsc.da(7)} {vec:rsc.da(6)} {vec:rsc.da(5)} {vec:rsc.da(4)} {vec:rsc.da(3)} {vec:rsc.da(2)} {vec:rsc.da(1)} {vec:rsc.da(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2305 -attr oid 2302 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load port {vec:rsc.wea} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2306 -attr oid 2303 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load portBus vec:rsc.qa(31:0) input 32 {vec:rsc.qa(31)} {vec:rsc.qa(30)} {vec:rsc.qa(29)} {vec:rsc.qa(28)} {vec:rsc.qa(27)} {vec:rsc.qa(26)} {vec:rsc.qa(25)} {vec:rsc.qa(24)} {vec:rsc.qa(23)} {vec:rsc.qa(22)} {vec:rsc.qa(21)} {vec:rsc.qa(20)} {vec:rsc.qa(19)} {vec:rsc.qa(18)} {vec:rsc.qa(17)} {vec:rsc.qa(16)} {vec:rsc.qa(15)} {vec:rsc.qa(14)} {vec:rsc.qa(13)} {vec:rsc.qa(12)} {vec:rsc.qa(11)} {vec:rsc.qa(10)} {vec:rsc.qa(9)} {vec:rsc.qa(8)} {vec:rsc.qa(7)} {vec:rsc.qa(6)} {vec:rsc.qa(5)} {vec:rsc.qa(4)} {vec:rsc.qa(3)} {vec:rsc.qa(2)} {vec:rsc.qa(1)} {vec:rsc.qa(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2307 -attr oid 2304 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load portBus vec:rsc.adrb(9:0) output 10 {vec:rsc.adrb(9)} {vec:rsc.adrb(8)} {vec:rsc.adrb(7)} {vec:rsc.adrb(6)} {vec:rsc.adrb(5)} {vec:rsc.adrb(4)} {vec:rsc.adrb(3)} {vec:rsc.adrb(2)} {vec:rsc.adrb(1)} {vec:rsc.adrb(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2308 -attr oid 2305 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load portBus vec:rsc.db(31:0) output 32 {vec:rsc.db(31)} {vec:rsc.db(30)} {vec:rsc.db(29)} {vec:rsc.db(28)} {vec:rsc.db(27)} {vec:rsc.db(26)} {vec:rsc.db(25)} {vec:rsc.db(24)} {vec:rsc.db(23)} {vec:rsc.db(22)} {vec:rsc.db(21)} {vec:rsc.db(20)} {vec:rsc.db(19)} {vec:rsc.db(18)} {vec:rsc.db(17)} {vec:rsc.db(16)} {vec:rsc.db(15)} {vec:rsc.db(14)} {vec:rsc.db(13)} {vec:rsc.db(12)} {vec:rsc.db(11)} {vec:rsc.db(10)} {vec:rsc.db(9)} {vec:rsc.db(8)} {vec:rsc.db(7)} {vec:rsc.db(6)} {vec:rsc.db(5)} {vec:rsc.db(4)} {vec:rsc.db(3)} {vec:rsc.db(2)} {vec:rsc.db(1)} {vec:rsc.db(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2309 -attr oid 2306 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load port {vec:rsc.web} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2310 -attr oid 2307 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load portBus vec:rsc.qb(31:0) input 32 {vec:rsc.qb(31)} {vec:rsc.qb(30)} {vec:rsc.qb(29)} {vec:rsc.qb(28)} {vec:rsc.qb(27)} {vec:rsc.qb(26)} {vec:rsc.qb(25)} {vec:rsc.qb(24)} {vec:rsc.qb(23)} {vec:rsc.qb(22)} {vec:rsc.qb(21)} {vec:rsc.qb(20)} {vec:rsc.qb(19)} {vec:rsc.qb(18)} {vec:rsc.qb(17)} {vec:rsc.qb(16)} {vec:rsc.qb(15)} {vec:rsc.qb(14)} {vec:rsc.qb(13)} {vec:rsc.qb(12)} {vec:rsc.qb(11)} {vec:rsc.qb(10)} {vec:rsc.qb(9)} {vec:rsc.qb(8)} {vec:rsc.qb(7)} {vec:rsc.qb(6)} {vec:rsc.qb(5)} {vec:rsc.qb(4)} {vec:rsc.qb(3)} {vec:rsc.qb(2)} {vec:rsc.qb(1)} {vec:rsc.qb(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2311 -attr oid 2308 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2312 -attr oid 2309 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2313 -attr oid 2310 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2314 -attr oid 2311 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load portBus r:rsc.dat(31:0) input 32 {r:rsc.dat(31)} {r:rsc.dat(30)} {r:rsc.dat(29)} {r:rsc.dat(28)} {r:rsc.dat(27)} {r:rsc.dat(26)} {r:rsc.dat(25)} {r:rsc.dat(24)} {r:rsc.dat(23)} {r:rsc.dat(22)} {r:rsc.dat(21)} {r:rsc.dat(20)} {r:rsc.dat(19)} {r:rsc.dat(18)} {r:rsc.dat(17)} {r:rsc.dat(16)} {r:rsc.dat(15)} {r:rsc.dat(14)} {r:rsc.dat(13)} {r:rsc.dat(12)} {r:rsc.dat(11)} {r:rsc.dat(10)} {r:rsc.dat(9)} {r:rsc.dat(8)} {r:rsc.dat(7)} {r:rsc.dat(6)} {r:rsc.dat(5)} {r:rsc.dat(4)} {r:rsc.dat(3)} {r:rsc.dat(2)} {r:rsc.dat(1)} {r:rsc.dat(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2315 -attr oid 2312 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2316 -attr oid 2313 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load portBus twiddle:rsc.adrb(9:0) output 10 {twiddle:rsc.adrb(9)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2317 -attr oid 2314 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load portBus twiddle:rsc.qb(31:0) input 32 {twiddle:rsc.qb(31)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2318 -attr oid 2315 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2319 -attr oid 2316 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load portBus twiddle_h:rsc.adrb(9:0) output 10 {twiddle_h:rsc.adrb(9)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(0)} -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2320 -attr oid 2317 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load portBus twiddle_h:rsc.qb(31:0) input 32 {twiddle_h:rsc.qb(31)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(0)} -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2321 -attr oid 2318 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2322 -attr oid 2319 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2323 -attr oid 2320 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2324 -attr oid 2321 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     port {web} output \
     portBus db(31:0) output 32 {db(31)} {db(30)} {db(29)} {db(28)} {db(27)} {db(26)} {db(25)} {db(24)} {db(23)} {db(22)} {db(21)} {db(20)} {db(19)} {db(18)} {db(17)} {db(16)} {db(15)} {db(14)} {db(13)} {db(12)} {db(11)} {db(10)} {db(9)} {db(8)} {db(7)} {db(6)} {db(5)} {db(4)} {db(3)} {db(2)} {db(1)} {db(0)} \
     portBus adrb(9:0) output 10 {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus qa(31:0) input 32 {qa(31)} {qa(30)} {qa(29)} {qa(28)} {qa(27)} {qa(26)} {qa(25)} {qa(24)} {qa(23)} {qa(22)} {qa(21)} {qa(20)} {qa(19)} {qa(18)} {qa(17)} {qa(16)} {qa(15)} {qa(14)} {qa(13)} {qa(12)} {qa(11)} {qa(10)} {qa(9)} {qa(8)} {qa(7)} {qa(6)} {qa(5)} {qa(4)} {qa(3)} {qa(2)} {qa(1)} {qa(0)} \
     port {wea} output \
     portBus da(31:0) output 32 {da(31)} {da(30)} {da(29)} {da(28)} {da(27)} {da(26)} {da(25)} {da(24)} {da(23)} {da(22)} {da(21)} {da(20)} {da(19)} {da(18)} {da(17)} {da(16)} {da(15)} {da(14)} {da(13)} {da(12)} {da(11)} {da(10)} {da(9)} {da(8)} {da(7)} {da(6)} {da(5)} {da(4)} {da(3)} {da(2)} {da(1)} {da(0)} \
     portBus adra(9:0) output 10 {adra(9)} {adra(8)} {adra(7)} {adra(6)} {adra(5)} {adra(4)} {adra(3)} {adra(2)} {adra(1)} {adra(0)} \
     portBus adra_d(19:0) input 20 {adra_d(19)} {adra_d(18)} {adra_d(17)} {adra_d(16)} {adra_d(15)} {adra_d(14)} {adra_d(13)} {adra_d(12)} {adra_d(11)} {adra_d(10)} {adra_d(9)} {adra_d(8)} {adra_d(7)} {adra_d(6)} {adra_d(5)} {adra_d(4)} {adra_d(3)} {adra_d(2)} {adra_d(1)} {adra_d(0)} \
     port {clka} input \
     port {clka_en} input \
     port {clkb} input \
     port {clkb_en} input \
     portBus da_d(63:0) input 64 {da_d(63)} {da_d(62)} {da_d(61)} {da_d(60)} {da_d(59)} {da_d(58)} {da_d(57)} {da_d(56)} {da_d(55)} {da_d(54)} {da_d(53)} {da_d(52)} {da_d(51)} {da_d(50)} {da_d(49)} {da_d(48)} {da_d(47)} {da_d(46)} {da_d(45)} {da_d(44)} {da_d(43)} {da_d(42)} {da_d(41)} {da_d(40)} {da_d(39)} {da_d(38)} {da_d(37)} {da_d(36)} {da_d(35)} {da_d(34)} {da_d(33)} {da_d(32)} {da_d(31)} {da_d(30)} {da_d(29)} {da_d(28)} {da_d(27)} {da_d(26)} {da_d(25)} {da_d(24)} {da_d(23)} {da_d(22)} {da_d(21)} {da_d(20)} {da_d(19)} {da_d(18)} {da_d(17)} {da_d(16)} {da_d(15)} {da_d(14)} {da_d(13)} {da_d(12)} {da_d(11)} {da_d(10)} {da_d(9)} {da_d(8)} {da_d(7)} {da_d(6)} {da_d(5)} {da_d(4)} {da_d(3)} {da_d(2)} {da_d(1)} {da_d(0)} \
     portBus qa_d(63:0) output 64 {qa_d(63)} {qa_d(62)} {qa_d(61)} {qa_d(60)} {qa_d(59)} {qa_d(58)} {qa_d(57)} {qa_d(56)} {qa_d(55)} {qa_d(54)} {qa_d(53)} {qa_d(52)} {qa_d(51)} {qa_d(50)} {qa_d(49)} {qa_d(48)} {qa_d(47)} {qa_d(46)} {qa_d(45)} {qa_d(44)} {qa_d(43)} {qa_d(42)} {qa_d(41)} {qa_d(40)} {qa_d(39)} {qa_d(38)} {qa_d(37)} {qa_d(36)} {qa_d(35)} {qa_d(34)} {qa_d(33)} {qa_d(32)} {qa_d(31)} {qa_d(30)} {qa_d(29)} {qa_d(28)} {qa_d(27)} {qa_d(26)} {qa_d(25)} {qa_d(24)} {qa_d(23)} {qa_d(22)} {qa_d(21)} {qa_d(20)} {qa_d(19)} {qa_d(18)} {qa_d(17)} {qa_d(16)} {qa_d(15)} {qa_d(14)} {qa_d(13)} {qa_d(12)} {qa_d(11)} {qa_d(10)} {qa_d(9)} {qa_d(8)} {qa_d(7)} {qa_d(6)} {qa_d(5)} {qa_d(4)} {qa_d(3)} {qa_d(2)} {qa_d(1)} {qa_d(0)} \
     portBus wea_d(1:0) input 2 {wea_d(1)} {wea_d(0)} \
     portBus rwA_rw_ram_ir_internal_RMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_RMASK_B_d(1)} {rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus rwA_rw_ram_ir_internal_WMASK_B_d(1:0) input 2 {rwA_rw_ram_ir_internal_WMASK_B_d(1)} {rwA_rw_ram_ir_internal_WMASK_B_d(0)} \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     portBus adrb(9:0) output 10 {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus adrb_d(9:0) input 10 {adrb_d(9)} {adrb_d(8)} {adrb_d(7)} {adrb_d(6)} {adrb_d(5)} {adrb_d(4)} {adrb_d(3)} {adrb_d(2)} {adrb_d(1)} {adrb_d(0)} \
     port {clk} input \
     port {clken} input \
     portBus qb_d(31:0) output 32 {qb_d(31)} {qb_d(30)} {qb_d(29)} {qb_d(28)} {qb_d(27)} {qb_d(26)} {qb_d(25)} {qb_d(24)} {qb_d(23)} {qb_d(22)} {qb_d(21)} {qb_d(20)} {qb_d(19)} {qb_d(18)} {qb_d(17)} {qb_d(16)} {qb_d(15)} {qb_d(14)} {qb_d(13)} {qb_d(12)} {qb_d(11)} {qb_d(10)} {qb_d(9)} {qb_d(8)} {qb_d(7)} {qb_d(6)} {qb_d(5)} {qb_d(4)} {qb_d(3)} {qb_d(2)} {qb_d(1)} {qb_d(0)} \
     port {readB_r_ram_ir_internal_RMASK_B_d} input \

load symbol "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen" "orig" GEN \
 fillcolor 1 \
     portBus qb(31:0) input 32 {qb(31)} {qb(30)} {qb(29)} {qb(28)} {qb(27)} {qb(26)} {qb(25)} {qb(24)} {qb(23)} {qb(22)} {qb(21)} {qb(20)} {qb(19)} {qb(18)} {qb(17)} {qb(16)} {qb(15)} {qb(14)} {qb(13)} {qb(12)} {qb(11)} {qb(10)} {qb(9)} {qb(8)} {qb(7)} {qb(6)} {qb(5)} {qb(4)} {qb(3)} {qb(2)} {qb(1)} {qb(0)} \
     portBus adrb(9:0) output 10 {adrb(9)} {adrb(8)} {adrb(7)} {adrb(6)} {adrb(5)} {adrb(4)} {adrb(3)} {adrb(2)} {adrb(1)} {adrb(0)} \
     portBus adrb_d(9:0) input 10 {adrb_d(9)} {adrb_d(8)} {adrb_d(7)} {adrb_d(6)} {adrb_d(5)} {adrb_d(4)} {adrb_d(3)} {adrb_d(2)} {adrb_d(1)} {adrb_d(0)} \
     port {clk} input \
     port {clken} input \
     portBus qb_d(31:0) output 32 {qb_d(31)} {qb_d(30)} {qb_d(29)} {qb_d(28)} {qb_d(27)} {qb_d(26)} {qb_d(25)} {qb_d(24)} {qb_d(23)} {qb_d(22)} {qb_d(21)} {qb_d(20)} {qb_d(19)} {qb_d(18)} {qb_d(17)} {qb_d(16)} {qb_d(15)} {qb_d(14)} {qb_d(13)} {qb_d(12)} {qb_d(11)} {qb_d(10)} {qb_d(9)} {qb_d(8)} {qb_d(7)} {qb_d(6)} {qb_d(5)} {qb_d(4)} {qb_d(3)} {qb_d(2)} {qb_d(1)} {qb_d(0)} \
     port {readB_r_ram_ir_internal_RMASK_B_d} input \

load symbol "inPlaceNTT_DIF_precomp:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {vec:rsc.triosy.lz} output \
     portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} \
     port {p:rsc.triosy.lz} output \
     port {r:rsc.triosy.lz} output \
     port {twiddle:rsc.triosy.lz} output \
     port {twiddle_h:rsc.triosy.lz} output \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     portBus vec:rsci.adra_d(19:0) output 20 {vec:rsci.adra_d(19)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(0)} \
     portBus vec:rsci.da_d(31:0) output 32 {vec:rsci.da_d(31)} {vec:rsci.da_d(30)} {vec:rsci.da_d(29)} {vec:rsci.da_d(28)} {vec:rsci.da_d(27)} {vec:rsci.da_d(26)} {vec:rsci.da_d(25)} {vec:rsci.da_d(24)} {vec:rsci.da_d(23)} {vec:rsci.da_d(22)} {vec:rsci.da_d(21)} {vec:rsci.da_d(20)} {vec:rsci.da_d(19)} {vec:rsci.da_d(18)} {vec:rsci.da_d(17)} {vec:rsci.da_d(16)} {vec:rsci.da_d(15)} {vec:rsci.da_d(14)} {vec:rsci.da_d(13)} {vec:rsci.da_d(12)} {vec:rsci.da_d(11)} {vec:rsci.da_d(10)} {vec:rsci.da_d(9)} {vec:rsci.da_d(8)} {vec:rsci.da_d(7)} {vec:rsci.da_d(6)} {vec:rsci.da_d(5)} {vec:rsci.da_d(4)} {vec:rsci.da_d(3)} {vec:rsci.da_d(2)} {vec:rsci.da_d(1)} {vec:rsci.da_d(0)} \
     portBus vec:rsci.qa_d(63:0) input 64 {vec:rsci.qa_d(63)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(0)} \
     portBus vec:rsci.wea_d(1:0) output 2 {vec:rsci.wea_d(1)} {vec:rsci.wea_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} \
     portBus vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1:0) output 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} \
     portBus twiddle:rsci.adrb_d(9:0) output 10 {twiddle:rsci.adrb_d(9)} {twiddle:rsci.adrb_d(8)} {twiddle:rsci.adrb_d(7)} {twiddle:rsci.adrb_d(6)} {twiddle:rsci.adrb_d(5)} {twiddle:rsci.adrb_d(4)} {twiddle:rsci.adrb_d(3)} {twiddle:rsci.adrb_d(2)} {twiddle:rsci.adrb_d(1)} {twiddle:rsci.adrb_d(0)} \
     portBus twiddle:rsci.qb_d(31:0) input 32 {twiddle:rsci.qb_d(31)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(0)} \
     port {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \
     portBus twiddle_h:rsci.adrb_d(9:0) output 10 {twiddle_h:rsci.adrb_d(9)} {twiddle_h:rsci.adrb_d(8)} {twiddle_h:rsci.adrb_d(7)} {twiddle_h:rsci.adrb_d(6)} {twiddle_h:rsci.adrb_d(5)} {twiddle_h:rsci.adrb_d(4)} {twiddle_h:rsci.adrb_d(3)} {twiddle_h:rsci.adrb_d(2)} {twiddle_h:rsci.adrb_d(1)} {twiddle_h:rsci.adrb_d(0)} \
     portBus twiddle_h:rsci.qb_d(31:0) input 32 {twiddle_h:rsci.qb_d(31)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(0)} \
     port {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} output \

load net {vec:rsci.adra_d(0)} -attr vt d
load net {vec:rsci.adra_d(1)} -attr vt d
load net {vec:rsci.adra_d(2)} -attr vt d
load net {vec:rsci.adra_d(3)} -attr vt d
load net {vec:rsci.adra_d(4)} -attr vt d
load net {vec:rsci.adra_d(5)} -attr vt d
load net {vec:rsci.adra_d(6)} -attr vt d
load net {vec:rsci.adra_d(7)} -attr vt d
load net {vec:rsci.adra_d(8)} -attr vt d
load net {vec:rsci.adra_d(9)} -attr vt d
load net {vec:rsci.adra_d(10)} -attr vt d
load net {vec:rsci.adra_d(11)} -attr vt d
load net {vec:rsci.adra_d(12)} -attr vt d
load net {vec:rsci.adra_d(13)} -attr vt d
load net {vec:rsci.adra_d(14)} -attr vt d
load net {vec:rsci.adra_d(15)} -attr vt d
load net {vec:rsci.adra_d(16)} -attr vt d
load net {vec:rsci.adra_d(17)} -attr vt d
load net {vec:rsci.adra_d(18)} -attr vt d
load net {vec:rsci.adra_d(19)} -attr vt d
load netBundle {vec:rsci.adra_d} 20 {vec:rsci.adra_d(0)} {vec:rsci.adra_d(1)} {vec:rsci.adra_d(2)} {vec:rsci.adra_d(3)} {vec:rsci.adra_d(4)} {vec:rsci.adra_d(5)} {vec:rsci.adra_d(6)} {vec:rsci.adra_d(7)} {vec:rsci.adra_d(8)} {vec:rsci.adra_d(9)} {vec:rsci.adra_d(10)} {vec:rsci.adra_d(11)} {vec:rsci.adra_d(12)} {vec:rsci.adra_d(13)} {vec:rsci.adra_d(14)} {vec:rsci.adra_d(15)} {vec:rsci.adra_d(16)} {vec:rsci.adra_d(17)} {vec:rsci.adra_d(18)} {vec:rsci.adra_d(19)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2325 -attr oid 2322 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -attr vt d
load net {vec:rsci.da_d(1)} -attr vt d
load net {vec:rsci.da_d(2)} -attr vt d
load net {vec:rsci.da_d(3)} -attr vt d
load net {vec:rsci.da_d(4)} -attr vt d
load net {vec:rsci.da_d(5)} -attr vt d
load net {vec:rsci.da_d(6)} -attr vt d
load net {vec:rsci.da_d(7)} -attr vt d
load net {vec:rsci.da_d(8)} -attr vt d
load net {vec:rsci.da_d(9)} -attr vt d
load net {vec:rsci.da_d(10)} -attr vt d
load net {vec:rsci.da_d(11)} -attr vt d
load net {vec:rsci.da_d(12)} -attr vt d
load net {vec:rsci.da_d(13)} -attr vt d
load net {vec:rsci.da_d(14)} -attr vt d
load net {vec:rsci.da_d(15)} -attr vt d
load net {vec:rsci.da_d(16)} -attr vt d
load net {vec:rsci.da_d(17)} -attr vt d
load net {vec:rsci.da_d(18)} -attr vt d
load net {vec:rsci.da_d(19)} -attr vt d
load net {vec:rsci.da_d(20)} -attr vt d
load net {vec:rsci.da_d(21)} -attr vt d
load net {vec:rsci.da_d(22)} -attr vt d
load net {vec:rsci.da_d(23)} -attr vt d
load net {vec:rsci.da_d(24)} -attr vt d
load net {vec:rsci.da_d(25)} -attr vt d
load net {vec:rsci.da_d(26)} -attr vt d
load net {vec:rsci.da_d(27)} -attr vt d
load net {vec:rsci.da_d(28)} -attr vt d
load net {vec:rsci.da_d(29)} -attr vt d
load net {vec:rsci.da_d(30)} -attr vt d
load net {vec:rsci.da_d(31)} -attr vt d
load netBundle {vec:rsci.da_d} 32 {vec:rsci.da_d(0)} {vec:rsci.da_d(1)} {vec:rsci.da_d(2)} {vec:rsci.da_d(3)} {vec:rsci.da_d(4)} {vec:rsci.da_d(5)} {vec:rsci.da_d(6)} {vec:rsci.da_d(7)} {vec:rsci.da_d(8)} {vec:rsci.da_d(9)} {vec:rsci.da_d(10)} {vec:rsci.da_d(11)} {vec:rsci.da_d(12)} {vec:rsci.da_d(13)} {vec:rsci.da_d(14)} {vec:rsci.da_d(15)} {vec:rsci.da_d(16)} {vec:rsci.da_d(17)} {vec:rsci.da_d(18)} {vec:rsci.da_d(19)} {vec:rsci.da_d(20)} {vec:rsci.da_d(21)} {vec:rsci.da_d(22)} {vec:rsci.da_d(23)} {vec:rsci.da_d(24)} {vec:rsci.da_d(25)} {vec:rsci.da_d(26)} {vec:rsci.da_d(27)} {vec:rsci.da_d(28)} {vec:rsci.da_d(29)} {vec:rsci.da_d(30)} {vec:rsci.da_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2326 -attr oid 2323 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -attr vt d
load net {vec:rsci.qa_d(1)} -attr vt d
load net {vec:rsci.qa_d(2)} -attr vt d
load net {vec:rsci.qa_d(3)} -attr vt d
load net {vec:rsci.qa_d(4)} -attr vt d
load net {vec:rsci.qa_d(5)} -attr vt d
load net {vec:rsci.qa_d(6)} -attr vt d
load net {vec:rsci.qa_d(7)} -attr vt d
load net {vec:rsci.qa_d(8)} -attr vt d
load net {vec:rsci.qa_d(9)} -attr vt d
load net {vec:rsci.qa_d(10)} -attr vt d
load net {vec:rsci.qa_d(11)} -attr vt d
load net {vec:rsci.qa_d(12)} -attr vt d
load net {vec:rsci.qa_d(13)} -attr vt d
load net {vec:rsci.qa_d(14)} -attr vt d
load net {vec:rsci.qa_d(15)} -attr vt d
load net {vec:rsci.qa_d(16)} -attr vt d
load net {vec:rsci.qa_d(17)} -attr vt d
load net {vec:rsci.qa_d(18)} -attr vt d
load net {vec:rsci.qa_d(19)} -attr vt d
load net {vec:rsci.qa_d(20)} -attr vt d
load net {vec:rsci.qa_d(21)} -attr vt d
load net {vec:rsci.qa_d(22)} -attr vt d
load net {vec:rsci.qa_d(23)} -attr vt d
load net {vec:rsci.qa_d(24)} -attr vt d
load net {vec:rsci.qa_d(25)} -attr vt d
load net {vec:rsci.qa_d(26)} -attr vt d
load net {vec:rsci.qa_d(27)} -attr vt d
load net {vec:rsci.qa_d(28)} -attr vt d
load net {vec:rsci.qa_d(29)} -attr vt d
load net {vec:rsci.qa_d(30)} -attr vt d
load net {vec:rsci.qa_d(31)} -attr vt d
load net {vec:rsci.qa_d(32)} -attr vt d
load net {vec:rsci.qa_d(33)} -attr vt d
load net {vec:rsci.qa_d(34)} -attr vt d
load net {vec:rsci.qa_d(35)} -attr vt d
load net {vec:rsci.qa_d(36)} -attr vt d
load net {vec:rsci.qa_d(37)} -attr vt d
load net {vec:rsci.qa_d(38)} -attr vt d
load net {vec:rsci.qa_d(39)} -attr vt d
load net {vec:rsci.qa_d(40)} -attr vt d
load net {vec:rsci.qa_d(41)} -attr vt d
load net {vec:rsci.qa_d(42)} -attr vt d
load net {vec:rsci.qa_d(43)} -attr vt d
load net {vec:rsci.qa_d(44)} -attr vt d
load net {vec:rsci.qa_d(45)} -attr vt d
load net {vec:rsci.qa_d(46)} -attr vt d
load net {vec:rsci.qa_d(47)} -attr vt d
load net {vec:rsci.qa_d(48)} -attr vt d
load net {vec:rsci.qa_d(49)} -attr vt d
load net {vec:rsci.qa_d(50)} -attr vt d
load net {vec:rsci.qa_d(51)} -attr vt d
load net {vec:rsci.qa_d(52)} -attr vt d
load net {vec:rsci.qa_d(53)} -attr vt d
load net {vec:rsci.qa_d(54)} -attr vt d
load net {vec:rsci.qa_d(55)} -attr vt d
load net {vec:rsci.qa_d(56)} -attr vt d
load net {vec:rsci.qa_d(57)} -attr vt d
load net {vec:rsci.qa_d(58)} -attr vt d
load net {vec:rsci.qa_d(59)} -attr vt d
load net {vec:rsci.qa_d(60)} -attr vt d
load net {vec:rsci.qa_d(61)} -attr vt d
load net {vec:rsci.qa_d(62)} -attr vt d
load net {vec:rsci.qa_d(63)} -attr vt d
load netBundle {vec:rsci.qa_d} 64 {vec:rsci.qa_d(0)} {vec:rsci.qa_d(1)} {vec:rsci.qa_d(2)} {vec:rsci.qa_d(3)} {vec:rsci.qa_d(4)} {vec:rsci.qa_d(5)} {vec:rsci.qa_d(6)} {vec:rsci.qa_d(7)} {vec:rsci.qa_d(8)} {vec:rsci.qa_d(9)} {vec:rsci.qa_d(10)} {vec:rsci.qa_d(11)} {vec:rsci.qa_d(12)} {vec:rsci.qa_d(13)} {vec:rsci.qa_d(14)} {vec:rsci.qa_d(15)} {vec:rsci.qa_d(16)} {vec:rsci.qa_d(17)} {vec:rsci.qa_d(18)} {vec:rsci.qa_d(19)} {vec:rsci.qa_d(20)} {vec:rsci.qa_d(21)} {vec:rsci.qa_d(22)} {vec:rsci.qa_d(23)} {vec:rsci.qa_d(24)} {vec:rsci.qa_d(25)} {vec:rsci.qa_d(26)} {vec:rsci.qa_d(27)} {vec:rsci.qa_d(28)} {vec:rsci.qa_d(29)} {vec:rsci.qa_d(30)} {vec:rsci.qa_d(31)} {vec:rsci.qa_d(32)} {vec:rsci.qa_d(33)} {vec:rsci.qa_d(34)} {vec:rsci.qa_d(35)} {vec:rsci.qa_d(36)} {vec:rsci.qa_d(37)} {vec:rsci.qa_d(38)} {vec:rsci.qa_d(39)} {vec:rsci.qa_d(40)} {vec:rsci.qa_d(41)} {vec:rsci.qa_d(42)} {vec:rsci.qa_d(43)} {vec:rsci.qa_d(44)} {vec:rsci.qa_d(45)} {vec:rsci.qa_d(46)} {vec:rsci.qa_d(47)} {vec:rsci.qa_d(48)} {vec:rsci.qa_d(49)} {vec:rsci.qa_d(50)} {vec:rsci.qa_d(51)} {vec:rsci.qa_d(52)} {vec:rsci.qa_d(53)} {vec:rsci.qa_d(54)} {vec:rsci.qa_d(55)} {vec:rsci.qa_d(56)} {vec:rsci.qa_d(57)} {vec:rsci.qa_d(58)} {vec:rsci.qa_d(59)} {vec:rsci.qa_d(60)} {vec:rsci.qa_d(61)} {vec:rsci.qa_d(62)} {vec:rsci.qa_d(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2327 -attr oid 2324 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -attr vt d
load net {vec:rsci.wea_d(1)} -attr vt d
load netBundle {vec:rsci.wea_d} 2 {vec:rsci.wea_d(0)} {vec:rsci.wea_d(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2328 -attr oid 2325 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2329 -attr oid 2326 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt d
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt d
load netBundle {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d} 2 {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2330 -attr oid 2327 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adrb_d(0)} -attr vt d
load net {twiddle:rsci.adrb_d(1)} -attr vt d
load net {twiddle:rsci.adrb_d(2)} -attr vt d
load net {twiddle:rsci.adrb_d(3)} -attr vt d
load net {twiddle:rsci.adrb_d(4)} -attr vt d
load net {twiddle:rsci.adrb_d(5)} -attr vt d
load net {twiddle:rsci.adrb_d(6)} -attr vt d
load net {twiddle:rsci.adrb_d(7)} -attr vt d
load net {twiddle:rsci.adrb_d(8)} -attr vt d
load net {twiddle:rsci.adrb_d(9)} -attr vt d
load netBundle {twiddle:rsci.adrb_d} 10 {twiddle:rsci.adrb_d(0)} {twiddle:rsci.adrb_d(1)} {twiddle:rsci.adrb_d(2)} {twiddle:rsci.adrb_d(3)} {twiddle:rsci.adrb_d(4)} {twiddle:rsci.adrb_d(5)} {twiddle:rsci.adrb_d(6)} {twiddle:rsci.adrb_d(7)} {twiddle:rsci.adrb_d(8)} {twiddle:rsci.adrb_d(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2331 -attr oid 2328 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.qb_d(0)} -attr vt d
load net {twiddle:rsci.qb_d(1)} -attr vt d
load net {twiddle:rsci.qb_d(2)} -attr vt d
load net {twiddle:rsci.qb_d(3)} -attr vt d
load net {twiddle:rsci.qb_d(4)} -attr vt d
load net {twiddle:rsci.qb_d(5)} -attr vt d
load net {twiddle:rsci.qb_d(6)} -attr vt d
load net {twiddle:rsci.qb_d(7)} -attr vt d
load net {twiddle:rsci.qb_d(8)} -attr vt d
load net {twiddle:rsci.qb_d(9)} -attr vt d
load net {twiddle:rsci.qb_d(10)} -attr vt d
load net {twiddle:rsci.qb_d(11)} -attr vt d
load net {twiddle:rsci.qb_d(12)} -attr vt d
load net {twiddle:rsci.qb_d(13)} -attr vt d
load net {twiddle:rsci.qb_d(14)} -attr vt d
load net {twiddle:rsci.qb_d(15)} -attr vt d
load net {twiddle:rsci.qb_d(16)} -attr vt d
load net {twiddle:rsci.qb_d(17)} -attr vt d
load net {twiddle:rsci.qb_d(18)} -attr vt d
load net {twiddle:rsci.qb_d(19)} -attr vt d
load net {twiddle:rsci.qb_d(20)} -attr vt d
load net {twiddle:rsci.qb_d(21)} -attr vt d
load net {twiddle:rsci.qb_d(22)} -attr vt d
load net {twiddle:rsci.qb_d(23)} -attr vt d
load net {twiddle:rsci.qb_d(24)} -attr vt d
load net {twiddle:rsci.qb_d(25)} -attr vt d
load net {twiddle:rsci.qb_d(26)} -attr vt d
load net {twiddle:rsci.qb_d(27)} -attr vt d
load net {twiddle:rsci.qb_d(28)} -attr vt d
load net {twiddle:rsci.qb_d(29)} -attr vt d
load net {twiddle:rsci.qb_d(30)} -attr vt d
load net {twiddle:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle:rsci.qb_d} 32 {twiddle:rsci.qb_d(0)} {twiddle:rsci.qb_d(1)} {twiddle:rsci.qb_d(2)} {twiddle:rsci.qb_d(3)} {twiddle:rsci.qb_d(4)} {twiddle:rsci.qb_d(5)} {twiddle:rsci.qb_d(6)} {twiddle:rsci.qb_d(7)} {twiddle:rsci.qb_d(8)} {twiddle:rsci.qb_d(9)} {twiddle:rsci.qb_d(10)} {twiddle:rsci.qb_d(11)} {twiddle:rsci.qb_d(12)} {twiddle:rsci.qb_d(13)} {twiddle:rsci.qb_d(14)} {twiddle:rsci.qb_d(15)} {twiddle:rsci.qb_d(16)} {twiddle:rsci.qb_d(17)} {twiddle:rsci.qb_d(18)} {twiddle:rsci.qb_d(19)} {twiddle:rsci.qb_d(20)} {twiddle:rsci.qb_d(21)} {twiddle:rsci.qb_d(22)} {twiddle:rsci.qb_d(23)} {twiddle:rsci.qb_d(24)} {twiddle:rsci.qb_d(25)} {twiddle:rsci.qb_d(26)} {twiddle:rsci.qb_d(27)} {twiddle:rsci.qb_d(28)} {twiddle:rsci.qb_d(29)} {twiddle:rsci.qb_d(30)} {twiddle:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2332 -attr oid 2329 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2333 -attr oid 2330 -attr vt d
load net {twiddle_h:rsci.adrb_d(0)} -attr vt d
load net {twiddle_h:rsci.adrb_d(1)} -attr vt d
load net {twiddle_h:rsci.adrb_d(2)} -attr vt d
load net {twiddle_h:rsci.adrb_d(3)} -attr vt d
load net {twiddle_h:rsci.adrb_d(4)} -attr vt d
load net {twiddle_h:rsci.adrb_d(5)} -attr vt d
load net {twiddle_h:rsci.adrb_d(6)} -attr vt d
load net {twiddle_h:rsci.adrb_d(7)} -attr vt d
load net {twiddle_h:rsci.adrb_d(8)} -attr vt d
load net {twiddle_h:rsci.adrb_d(9)} -attr vt d
load netBundle {twiddle_h:rsci.adrb_d} 10 {twiddle_h:rsci.adrb_d(0)} {twiddle_h:rsci.adrb_d(1)} {twiddle_h:rsci.adrb_d(2)} {twiddle_h:rsci.adrb_d(3)} {twiddle_h:rsci.adrb_d(4)} {twiddle_h:rsci.adrb_d(5)} {twiddle_h:rsci.adrb_d(6)} {twiddle_h:rsci.adrb_d(7)} {twiddle_h:rsci.adrb_d(8)} {twiddle_h:rsci.adrb_d(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2334 -attr oid 2331 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.qb_d(0)} -attr vt d
load net {twiddle_h:rsci.qb_d(1)} -attr vt d
load net {twiddle_h:rsci.qb_d(2)} -attr vt d
load net {twiddle_h:rsci.qb_d(3)} -attr vt d
load net {twiddle_h:rsci.qb_d(4)} -attr vt d
load net {twiddle_h:rsci.qb_d(5)} -attr vt d
load net {twiddle_h:rsci.qb_d(6)} -attr vt d
load net {twiddle_h:rsci.qb_d(7)} -attr vt d
load net {twiddle_h:rsci.qb_d(8)} -attr vt d
load net {twiddle_h:rsci.qb_d(9)} -attr vt d
load net {twiddle_h:rsci.qb_d(10)} -attr vt d
load net {twiddle_h:rsci.qb_d(11)} -attr vt d
load net {twiddle_h:rsci.qb_d(12)} -attr vt d
load net {twiddle_h:rsci.qb_d(13)} -attr vt d
load net {twiddle_h:rsci.qb_d(14)} -attr vt d
load net {twiddle_h:rsci.qb_d(15)} -attr vt d
load net {twiddle_h:rsci.qb_d(16)} -attr vt d
load net {twiddle_h:rsci.qb_d(17)} -attr vt d
load net {twiddle_h:rsci.qb_d(18)} -attr vt d
load net {twiddle_h:rsci.qb_d(19)} -attr vt d
load net {twiddle_h:rsci.qb_d(20)} -attr vt d
load net {twiddle_h:rsci.qb_d(21)} -attr vt d
load net {twiddle_h:rsci.qb_d(22)} -attr vt d
load net {twiddle_h:rsci.qb_d(23)} -attr vt d
load net {twiddle_h:rsci.qb_d(24)} -attr vt d
load net {twiddle_h:rsci.qb_d(25)} -attr vt d
load net {twiddle_h:rsci.qb_d(26)} -attr vt d
load net {twiddle_h:rsci.qb_d(27)} -attr vt d
load net {twiddle_h:rsci.qb_d(28)} -attr vt d
load net {twiddle_h:rsci.qb_d(29)} -attr vt d
load net {twiddle_h:rsci.qb_d(30)} -attr vt d
load net {twiddle_h:rsci.qb_d(31)} -attr vt d
load netBundle {twiddle_h:rsci.qb_d} 32 {twiddle_h:rsci.qb_d(0)} {twiddle_h:rsci.qb_d(1)} {twiddle_h:rsci.qb_d(2)} {twiddle_h:rsci.qb_d(3)} {twiddle_h:rsci.qb_d(4)} {twiddle_h:rsci.qb_d(5)} {twiddle_h:rsci.qb_d(6)} {twiddle_h:rsci.qb_d(7)} {twiddle_h:rsci.qb_d(8)} {twiddle_h:rsci.qb_d(9)} {twiddle_h:rsci.qb_d(10)} {twiddle_h:rsci.qb_d(11)} {twiddle_h:rsci.qb_d(12)} {twiddle_h:rsci.qb_d(13)} {twiddle_h:rsci.qb_d(14)} {twiddle_h:rsci.qb_d(15)} {twiddle_h:rsci.qb_d(16)} {twiddle_h:rsci.qb_d(17)} {twiddle_h:rsci.qb_d(18)} {twiddle_h:rsci.qb_d(19)} {twiddle_h:rsci.qb_d(20)} {twiddle_h:rsci.qb_d(21)} {twiddle_h:rsci.qb_d(22)} {twiddle_h:rsci.qb_d(23)} {twiddle_h:rsci.qb_d(24)} {twiddle_h:rsci.qb_d(25)} {twiddle_h:rsci.qb_d(26)} {twiddle_h:rsci.qb_d(27)} {twiddle_h:rsci.qb_d(28)} {twiddle_h:rsci.qb_d(29)} {twiddle_h:rsci.qb_d(30)} {twiddle_h:rsci.qb_d(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2335 -attr oid 2332 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2336 -attr oid 2333 -attr vt d
load net {VEC_LOOP:conc#12.itm(0)} -attr vt d
load net {VEC_LOOP:conc#12.itm(1)} -attr vt d
load net {VEC_LOOP:conc#12.itm(2)} -attr vt d
load net {VEC_LOOP:conc#12.itm(3)} -attr vt d
load net {VEC_LOOP:conc#12.itm(4)} -attr vt d
load net {VEC_LOOP:conc#12.itm(5)} -attr vt d
load net {VEC_LOOP:conc#12.itm(6)} -attr vt d
load net {VEC_LOOP:conc#12.itm(7)} -attr vt d
load net {VEC_LOOP:conc#12.itm(8)} -attr vt d
load net {VEC_LOOP:conc#12.itm(9)} -attr vt d
load net {VEC_LOOP:conc#12.itm(10)} -attr vt d
load net {VEC_LOOP:conc#12.itm(11)} -attr vt d
load net {VEC_LOOP:conc#12.itm(12)} -attr vt d
load net {VEC_LOOP:conc#12.itm(13)} -attr vt d
load net {VEC_LOOP:conc#12.itm(14)} -attr vt d
load net {VEC_LOOP:conc#12.itm(15)} -attr vt d
load net {VEC_LOOP:conc#12.itm(16)} -attr vt d
load net {VEC_LOOP:conc#12.itm(17)} -attr vt d
load net {VEC_LOOP:conc#12.itm(18)} -attr vt d
load net {VEC_LOOP:conc#12.itm(19)} -attr vt d
load net {VEC_LOOP:conc#12.itm(20)} -attr vt d
load net {VEC_LOOP:conc#12.itm(21)} -attr vt d
load net {VEC_LOOP:conc#12.itm(22)} -attr vt d
load net {VEC_LOOP:conc#12.itm(23)} -attr vt d
load net {VEC_LOOP:conc#12.itm(24)} -attr vt d
load net {VEC_LOOP:conc#12.itm(25)} -attr vt d
load net {VEC_LOOP:conc#12.itm(26)} -attr vt d
load net {VEC_LOOP:conc#12.itm(27)} -attr vt d
load net {VEC_LOOP:conc#12.itm(28)} -attr vt d
load net {VEC_LOOP:conc#12.itm(29)} -attr vt d
load net {VEC_LOOP:conc#12.itm(30)} -attr vt d
load net {VEC_LOOP:conc#12.itm(31)} -attr vt d
load net {VEC_LOOP:conc#12.itm(32)} -attr vt d
load net {VEC_LOOP:conc#12.itm(33)} -attr vt d
load net {VEC_LOOP:conc#12.itm(34)} -attr vt d
load net {VEC_LOOP:conc#12.itm(35)} -attr vt d
load net {VEC_LOOP:conc#12.itm(36)} -attr vt d
load net {VEC_LOOP:conc#12.itm(37)} -attr vt d
load net {VEC_LOOP:conc#12.itm(38)} -attr vt d
load net {VEC_LOOP:conc#12.itm(39)} -attr vt d
load net {VEC_LOOP:conc#12.itm(40)} -attr vt d
load net {VEC_LOOP:conc#12.itm(41)} -attr vt d
load net {VEC_LOOP:conc#12.itm(42)} -attr vt d
load net {VEC_LOOP:conc#12.itm(43)} -attr vt d
load net {VEC_LOOP:conc#12.itm(44)} -attr vt d
load net {VEC_LOOP:conc#12.itm(45)} -attr vt d
load net {VEC_LOOP:conc#12.itm(46)} -attr vt d
load net {VEC_LOOP:conc#12.itm(47)} -attr vt d
load net {VEC_LOOP:conc#12.itm(48)} -attr vt d
load net {VEC_LOOP:conc#12.itm(49)} -attr vt d
load net {VEC_LOOP:conc#12.itm(50)} -attr vt d
load net {VEC_LOOP:conc#12.itm(51)} -attr vt d
load net {VEC_LOOP:conc#12.itm(52)} -attr vt d
load net {VEC_LOOP:conc#12.itm(53)} -attr vt d
load net {VEC_LOOP:conc#12.itm(54)} -attr vt d
load net {VEC_LOOP:conc#12.itm(55)} -attr vt d
load net {VEC_LOOP:conc#12.itm(56)} -attr vt d
load net {VEC_LOOP:conc#12.itm(57)} -attr vt d
load net {VEC_LOOP:conc#12.itm(58)} -attr vt d
load net {VEC_LOOP:conc#12.itm(59)} -attr vt d
load net {VEC_LOOP:conc#12.itm(60)} -attr vt d
load net {VEC_LOOP:conc#12.itm(61)} -attr vt d
load net {VEC_LOOP:conc#12.itm(62)} -attr vt d
load net {VEC_LOOP:conc#12.itm(63)} -attr vt d
load netBundle {VEC_LOOP:conc#12.itm} 64 {VEC_LOOP:conc#12.itm(0)} {VEC_LOOP:conc#12.itm(1)} {VEC_LOOP:conc#12.itm(2)} {VEC_LOOP:conc#12.itm(3)} {VEC_LOOP:conc#12.itm(4)} {VEC_LOOP:conc#12.itm(5)} {VEC_LOOP:conc#12.itm(6)} {VEC_LOOP:conc#12.itm(7)} {VEC_LOOP:conc#12.itm(8)} {VEC_LOOP:conc#12.itm(9)} {VEC_LOOP:conc#12.itm(10)} {VEC_LOOP:conc#12.itm(11)} {VEC_LOOP:conc#12.itm(12)} {VEC_LOOP:conc#12.itm(13)} {VEC_LOOP:conc#12.itm(14)} {VEC_LOOP:conc#12.itm(15)} {VEC_LOOP:conc#12.itm(16)} {VEC_LOOP:conc#12.itm(17)} {VEC_LOOP:conc#12.itm(18)} {VEC_LOOP:conc#12.itm(19)} {VEC_LOOP:conc#12.itm(20)} {VEC_LOOP:conc#12.itm(21)} {VEC_LOOP:conc#12.itm(22)} {VEC_LOOP:conc#12.itm(23)} {VEC_LOOP:conc#12.itm(24)} {VEC_LOOP:conc#12.itm(25)} {VEC_LOOP:conc#12.itm(26)} {VEC_LOOP:conc#12.itm(27)} {VEC_LOOP:conc#12.itm(28)} {VEC_LOOP:conc#12.itm(29)} {VEC_LOOP:conc#12.itm(30)} {VEC_LOOP:conc#12.itm(31)} {VEC_LOOP:conc#12.itm(32)} {VEC_LOOP:conc#12.itm(33)} {VEC_LOOP:conc#12.itm(34)} {VEC_LOOP:conc#12.itm(35)} {VEC_LOOP:conc#12.itm(36)} {VEC_LOOP:conc#12.itm(37)} {VEC_LOOP:conc#12.itm(38)} {VEC_LOOP:conc#12.itm(39)} {VEC_LOOP:conc#12.itm(40)} {VEC_LOOP:conc#12.itm(41)} {VEC_LOOP:conc#12.itm(42)} {VEC_LOOP:conc#12.itm(43)} {VEC_LOOP:conc#12.itm(44)} {VEC_LOOP:conc#12.itm(45)} {VEC_LOOP:conc#12.itm(46)} {VEC_LOOP:conc#12.itm(47)} {VEC_LOOP:conc#12.itm(48)} {VEC_LOOP:conc#12.itm(49)} {VEC_LOOP:conc#12.itm(50)} {VEC_LOOP:conc#12.itm(51)} {VEC_LOOP:conc#12.itm(52)} {VEC_LOOP:conc#12.itm(53)} {VEC_LOOP:conc#12.itm(54)} {VEC_LOOP:conc#12.itm(55)} {VEC_LOOP:conc#12.itm(56)} {VEC_LOOP:conc#12.itm(57)} {VEC_LOOP:conc#12.itm(58)} {VEC_LOOP:conc#12.itm(59)} {VEC_LOOP:conc#12.itm(60)} {VEC_LOOP:conc#12.itm(61)} {VEC_LOOP:conc#12.itm(62)} {VEC_LOOP:conc#12.itm(63)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2337 -attr oid 2334 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2338 -attr oid 2335 -attr vt d
load net {clk} -port {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2339 -attr oid 2336 -attr vt d
load net {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2340 -attr oid 2337 -attr vt d
load net {rst} -port {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2341 -attr oid 2338 -attr vt d
load net {run:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2342 -attr oid 2339 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2343 -attr oid 2340 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2344 -attr oid 2341 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2345 -attr oid 2342 -attr vt d
load net {vec:rsc.adra(0)} -attr vt d
load net {vec:rsc.adra(1)} -attr vt d
load net {vec:rsc.adra(2)} -attr vt d
load net {vec:rsc.adra(3)} -attr vt d
load net {vec:rsc.adra(4)} -attr vt d
load net {vec:rsc.adra(5)} -attr vt d
load net {vec:rsc.adra(6)} -attr vt d
load net {vec:rsc.adra(7)} -attr vt d
load net {vec:rsc.adra(8)} -attr vt d
load net {vec:rsc.adra(9)} -attr vt d
load netBundle {vec:rsc.adra} 10 {vec:rsc.adra(0)} {vec:rsc.adra(1)} {vec:rsc.adra(2)} {vec:rsc.adra(3)} {vec:rsc.adra(4)} {vec:rsc.adra(5)} {vec:rsc.adra(6)} {vec:rsc.adra(7)} {vec:rsc.adra(8)} {vec:rsc.adra(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2346 -attr oid 2343 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(0)} -port {vec:rsc.adra(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(1)} -port {vec:rsc.adra(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(2)} -port {vec:rsc.adra(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(3)} -port {vec:rsc.adra(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(4)} -port {vec:rsc.adra(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(5)} -port {vec:rsc.adra(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(6)} -port {vec:rsc.adra(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(7)} -port {vec:rsc.adra(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(8)} -port {vec:rsc.adra(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(9)} -port {vec:rsc.adra(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.da(0)} -attr vt d
load net {vec:rsc.da(1)} -attr vt d
load net {vec:rsc.da(2)} -attr vt d
load net {vec:rsc.da(3)} -attr vt d
load net {vec:rsc.da(4)} -attr vt d
load net {vec:rsc.da(5)} -attr vt d
load net {vec:rsc.da(6)} -attr vt d
load net {vec:rsc.da(7)} -attr vt d
load net {vec:rsc.da(8)} -attr vt d
load net {vec:rsc.da(9)} -attr vt d
load net {vec:rsc.da(10)} -attr vt d
load net {vec:rsc.da(11)} -attr vt d
load net {vec:rsc.da(12)} -attr vt d
load net {vec:rsc.da(13)} -attr vt d
load net {vec:rsc.da(14)} -attr vt d
load net {vec:rsc.da(15)} -attr vt d
load net {vec:rsc.da(16)} -attr vt d
load net {vec:rsc.da(17)} -attr vt d
load net {vec:rsc.da(18)} -attr vt d
load net {vec:rsc.da(19)} -attr vt d
load net {vec:rsc.da(20)} -attr vt d
load net {vec:rsc.da(21)} -attr vt d
load net {vec:rsc.da(22)} -attr vt d
load net {vec:rsc.da(23)} -attr vt d
load net {vec:rsc.da(24)} -attr vt d
load net {vec:rsc.da(25)} -attr vt d
load net {vec:rsc.da(26)} -attr vt d
load net {vec:rsc.da(27)} -attr vt d
load net {vec:rsc.da(28)} -attr vt d
load net {vec:rsc.da(29)} -attr vt d
load net {vec:rsc.da(30)} -attr vt d
load net {vec:rsc.da(31)} -attr vt d
load netBundle {vec:rsc.da} 32 {vec:rsc.da(0)} {vec:rsc.da(1)} {vec:rsc.da(2)} {vec:rsc.da(3)} {vec:rsc.da(4)} {vec:rsc.da(5)} {vec:rsc.da(6)} {vec:rsc.da(7)} {vec:rsc.da(8)} {vec:rsc.da(9)} {vec:rsc.da(10)} {vec:rsc.da(11)} {vec:rsc.da(12)} {vec:rsc.da(13)} {vec:rsc.da(14)} {vec:rsc.da(15)} {vec:rsc.da(16)} {vec:rsc.da(17)} {vec:rsc.da(18)} {vec:rsc.da(19)} {vec:rsc.da(20)} {vec:rsc.da(21)} {vec:rsc.da(22)} {vec:rsc.da(23)} {vec:rsc.da(24)} {vec:rsc.da(25)} {vec:rsc.da(26)} {vec:rsc.da(27)} {vec:rsc.da(28)} {vec:rsc.da(29)} {vec:rsc.da(30)} {vec:rsc.da(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2347 -attr oid 2344 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(0)} -port {vec:rsc.da(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(1)} -port {vec:rsc.da(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(2)} -port {vec:rsc.da(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(3)} -port {vec:rsc.da(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(4)} -port {vec:rsc.da(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(5)} -port {vec:rsc.da(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(6)} -port {vec:rsc.da(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(7)} -port {vec:rsc.da(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(8)} -port {vec:rsc.da(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(9)} -port {vec:rsc.da(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(10)} -port {vec:rsc.da(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(11)} -port {vec:rsc.da(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(12)} -port {vec:rsc.da(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(13)} -port {vec:rsc.da(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(14)} -port {vec:rsc.da(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(15)} -port {vec:rsc.da(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(16)} -port {vec:rsc.da(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(17)} -port {vec:rsc.da(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(18)} -port {vec:rsc.da(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(19)} -port {vec:rsc.da(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(20)} -port {vec:rsc.da(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(21)} -port {vec:rsc.da(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(22)} -port {vec:rsc.da(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(23)} -port {vec:rsc.da(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(24)} -port {vec:rsc.da(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(25)} -port {vec:rsc.da(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(26)} -port {vec:rsc.da(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(27)} -port {vec:rsc.da(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(28)} -port {vec:rsc.da(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(29)} -port {vec:rsc.da(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(30)} -port {vec:rsc.da(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(31)} -port {vec:rsc.da(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.wea} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2348 -attr oid 2345 -attr vt d
load net {vec:rsc.wea} -port {vec:rsc.wea} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2349 -attr oid 2346 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load net {vec:rsc.qa(0)} -attr vt d
load net {vec:rsc.qa(1)} -attr vt d
load net {vec:rsc.qa(2)} -attr vt d
load net {vec:rsc.qa(3)} -attr vt d
load net {vec:rsc.qa(4)} -attr vt d
load net {vec:rsc.qa(5)} -attr vt d
load net {vec:rsc.qa(6)} -attr vt d
load net {vec:rsc.qa(7)} -attr vt d
load net {vec:rsc.qa(8)} -attr vt d
load net {vec:rsc.qa(9)} -attr vt d
load net {vec:rsc.qa(10)} -attr vt d
load net {vec:rsc.qa(11)} -attr vt d
load net {vec:rsc.qa(12)} -attr vt d
load net {vec:rsc.qa(13)} -attr vt d
load net {vec:rsc.qa(14)} -attr vt d
load net {vec:rsc.qa(15)} -attr vt d
load net {vec:rsc.qa(16)} -attr vt d
load net {vec:rsc.qa(17)} -attr vt d
load net {vec:rsc.qa(18)} -attr vt d
load net {vec:rsc.qa(19)} -attr vt d
load net {vec:rsc.qa(20)} -attr vt d
load net {vec:rsc.qa(21)} -attr vt d
load net {vec:rsc.qa(22)} -attr vt d
load net {vec:rsc.qa(23)} -attr vt d
load net {vec:rsc.qa(24)} -attr vt d
load net {vec:rsc.qa(25)} -attr vt d
load net {vec:rsc.qa(26)} -attr vt d
load net {vec:rsc.qa(27)} -attr vt d
load net {vec:rsc.qa(28)} -attr vt d
load net {vec:rsc.qa(29)} -attr vt d
load net {vec:rsc.qa(30)} -attr vt d
load net {vec:rsc.qa(31)} -attr vt d
load netBundle {vec:rsc.qa} 32 {vec:rsc.qa(0)} {vec:rsc.qa(1)} {vec:rsc.qa(2)} {vec:rsc.qa(3)} {vec:rsc.qa(4)} {vec:rsc.qa(5)} {vec:rsc.qa(6)} {vec:rsc.qa(7)} {vec:rsc.qa(8)} {vec:rsc.qa(9)} {vec:rsc.qa(10)} {vec:rsc.qa(11)} {vec:rsc.qa(12)} {vec:rsc.qa(13)} {vec:rsc.qa(14)} {vec:rsc.qa(15)} {vec:rsc.qa(16)} {vec:rsc.qa(17)} {vec:rsc.qa(18)} {vec:rsc.qa(19)} {vec:rsc.qa(20)} {vec:rsc.qa(21)} {vec:rsc.qa(22)} {vec:rsc.qa(23)} {vec:rsc.qa(24)} {vec:rsc.qa(25)} {vec:rsc.qa(26)} {vec:rsc.qa(27)} {vec:rsc.qa(28)} {vec:rsc.qa(29)} {vec:rsc.qa(30)} {vec:rsc.qa(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2350 -attr oid 2347 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(0)} -port {vec:rsc.qa(0)} -attr vt d
load net {vec:rsc.qa(1)} -port {vec:rsc.qa(1)} -attr vt d
load net {vec:rsc.qa(2)} -port {vec:rsc.qa(2)} -attr vt d
load net {vec:rsc.qa(3)} -port {vec:rsc.qa(3)} -attr vt d
load net {vec:rsc.qa(4)} -port {vec:rsc.qa(4)} -attr vt d
load net {vec:rsc.qa(5)} -port {vec:rsc.qa(5)} -attr vt d
load net {vec:rsc.qa(6)} -port {vec:rsc.qa(6)} -attr vt d
load net {vec:rsc.qa(7)} -port {vec:rsc.qa(7)} -attr vt d
load net {vec:rsc.qa(8)} -port {vec:rsc.qa(8)} -attr vt d
load net {vec:rsc.qa(9)} -port {vec:rsc.qa(9)} -attr vt d
load net {vec:rsc.qa(10)} -port {vec:rsc.qa(10)} -attr vt d
load net {vec:rsc.qa(11)} -port {vec:rsc.qa(11)} -attr vt d
load net {vec:rsc.qa(12)} -port {vec:rsc.qa(12)} -attr vt d
load net {vec:rsc.qa(13)} -port {vec:rsc.qa(13)} -attr vt d
load net {vec:rsc.qa(14)} -port {vec:rsc.qa(14)} -attr vt d
load net {vec:rsc.qa(15)} -port {vec:rsc.qa(15)} -attr vt d
load net {vec:rsc.qa(16)} -port {vec:rsc.qa(16)} -attr vt d
load net {vec:rsc.qa(17)} -port {vec:rsc.qa(17)} -attr vt d
load net {vec:rsc.qa(18)} -port {vec:rsc.qa(18)} -attr vt d
load net {vec:rsc.qa(19)} -port {vec:rsc.qa(19)} -attr vt d
load net {vec:rsc.qa(20)} -port {vec:rsc.qa(20)} -attr vt d
load net {vec:rsc.qa(21)} -port {vec:rsc.qa(21)} -attr vt d
load net {vec:rsc.qa(22)} -port {vec:rsc.qa(22)} -attr vt d
load net {vec:rsc.qa(23)} -port {vec:rsc.qa(23)} -attr vt d
load net {vec:rsc.qa(24)} -port {vec:rsc.qa(24)} -attr vt d
load net {vec:rsc.qa(25)} -port {vec:rsc.qa(25)} -attr vt d
load net {vec:rsc.qa(26)} -port {vec:rsc.qa(26)} -attr vt d
load net {vec:rsc.qa(27)} -port {vec:rsc.qa(27)} -attr vt d
load net {vec:rsc.qa(28)} -port {vec:rsc.qa(28)} -attr vt d
load net {vec:rsc.qa(29)} -port {vec:rsc.qa(29)} -attr vt d
load net {vec:rsc.qa(30)} -port {vec:rsc.qa(30)} -attr vt d
load net {vec:rsc.qa(31)} -port {vec:rsc.qa(31)} -attr vt d
load netBundle {vec:rsc.qa} 32 {vec:rsc.qa(0)} {vec:rsc.qa(1)} {vec:rsc.qa(2)} {vec:rsc.qa(3)} {vec:rsc.qa(4)} {vec:rsc.qa(5)} {vec:rsc.qa(6)} {vec:rsc.qa(7)} {vec:rsc.qa(8)} {vec:rsc.qa(9)} {vec:rsc.qa(10)} {vec:rsc.qa(11)} {vec:rsc.qa(12)} {vec:rsc.qa(13)} {vec:rsc.qa(14)} {vec:rsc.qa(15)} {vec:rsc.qa(16)} {vec:rsc.qa(17)} {vec:rsc.qa(18)} {vec:rsc.qa(19)} {vec:rsc.qa(20)} {vec:rsc.qa(21)} {vec:rsc.qa(22)} {vec:rsc.qa(23)} {vec:rsc.qa(24)} {vec:rsc.qa(25)} {vec:rsc.qa(26)} {vec:rsc.qa(27)} {vec:rsc.qa(28)} {vec:rsc.qa(29)} {vec:rsc.qa(30)} {vec:rsc.qa(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2351 -attr oid 2348 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.adrb(0)} -attr vt d
load net {vec:rsc.adrb(1)} -attr vt d
load net {vec:rsc.adrb(2)} -attr vt d
load net {vec:rsc.adrb(3)} -attr vt d
load net {vec:rsc.adrb(4)} -attr vt d
load net {vec:rsc.adrb(5)} -attr vt d
load net {vec:rsc.adrb(6)} -attr vt d
load net {vec:rsc.adrb(7)} -attr vt d
load net {vec:rsc.adrb(8)} -attr vt d
load net {vec:rsc.adrb(9)} -attr vt d
load netBundle {vec:rsc.adrb} 10 {vec:rsc.adrb(0)} {vec:rsc.adrb(1)} {vec:rsc.adrb(2)} {vec:rsc.adrb(3)} {vec:rsc.adrb(4)} {vec:rsc.adrb(5)} {vec:rsc.adrb(6)} {vec:rsc.adrb(7)} {vec:rsc.adrb(8)} {vec:rsc.adrb(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2352 -attr oid 2349 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(0)} -port {vec:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(1)} -port {vec:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(2)} -port {vec:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(3)} -port {vec:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(4)} -port {vec:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(5)} -port {vec:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(6)} -port {vec:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(7)} -port {vec:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(8)} -port {vec:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(9)} -port {vec:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.db(0)} -attr vt d
load net {vec:rsc.db(1)} -attr vt d
load net {vec:rsc.db(2)} -attr vt d
load net {vec:rsc.db(3)} -attr vt d
load net {vec:rsc.db(4)} -attr vt d
load net {vec:rsc.db(5)} -attr vt d
load net {vec:rsc.db(6)} -attr vt d
load net {vec:rsc.db(7)} -attr vt d
load net {vec:rsc.db(8)} -attr vt d
load net {vec:rsc.db(9)} -attr vt d
load net {vec:rsc.db(10)} -attr vt d
load net {vec:rsc.db(11)} -attr vt d
load net {vec:rsc.db(12)} -attr vt d
load net {vec:rsc.db(13)} -attr vt d
load net {vec:rsc.db(14)} -attr vt d
load net {vec:rsc.db(15)} -attr vt d
load net {vec:rsc.db(16)} -attr vt d
load net {vec:rsc.db(17)} -attr vt d
load net {vec:rsc.db(18)} -attr vt d
load net {vec:rsc.db(19)} -attr vt d
load net {vec:rsc.db(20)} -attr vt d
load net {vec:rsc.db(21)} -attr vt d
load net {vec:rsc.db(22)} -attr vt d
load net {vec:rsc.db(23)} -attr vt d
load net {vec:rsc.db(24)} -attr vt d
load net {vec:rsc.db(25)} -attr vt d
load net {vec:rsc.db(26)} -attr vt d
load net {vec:rsc.db(27)} -attr vt d
load net {vec:rsc.db(28)} -attr vt d
load net {vec:rsc.db(29)} -attr vt d
load net {vec:rsc.db(30)} -attr vt d
load net {vec:rsc.db(31)} -attr vt d
load netBundle {vec:rsc.db} 32 {vec:rsc.db(0)} {vec:rsc.db(1)} {vec:rsc.db(2)} {vec:rsc.db(3)} {vec:rsc.db(4)} {vec:rsc.db(5)} {vec:rsc.db(6)} {vec:rsc.db(7)} {vec:rsc.db(8)} {vec:rsc.db(9)} {vec:rsc.db(10)} {vec:rsc.db(11)} {vec:rsc.db(12)} {vec:rsc.db(13)} {vec:rsc.db(14)} {vec:rsc.db(15)} {vec:rsc.db(16)} {vec:rsc.db(17)} {vec:rsc.db(18)} {vec:rsc.db(19)} {vec:rsc.db(20)} {vec:rsc.db(21)} {vec:rsc.db(22)} {vec:rsc.db(23)} {vec:rsc.db(24)} {vec:rsc.db(25)} {vec:rsc.db(26)} {vec:rsc.db(27)} {vec:rsc.db(28)} {vec:rsc.db(29)} {vec:rsc.db(30)} {vec:rsc.db(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2353 -attr oid 2350 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(0)} -port {vec:rsc.db(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(1)} -port {vec:rsc.db(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(2)} -port {vec:rsc.db(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(3)} -port {vec:rsc.db(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(4)} -port {vec:rsc.db(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(5)} -port {vec:rsc.db(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(6)} -port {vec:rsc.db(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(7)} -port {vec:rsc.db(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(8)} -port {vec:rsc.db(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(9)} -port {vec:rsc.db(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(10)} -port {vec:rsc.db(10)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(11)} -port {vec:rsc.db(11)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(12)} -port {vec:rsc.db(12)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(13)} -port {vec:rsc.db(13)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(14)} -port {vec:rsc.db(14)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(15)} -port {vec:rsc.db(15)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(16)} -port {vec:rsc.db(16)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(17)} -port {vec:rsc.db(17)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(18)} -port {vec:rsc.db(18)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(19)} -port {vec:rsc.db(19)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(20)} -port {vec:rsc.db(20)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(21)} -port {vec:rsc.db(21)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(22)} -port {vec:rsc.db(22)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(23)} -port {vec:rsc.db(23)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(24)} -port {vec:rsc.db(24)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(25)} -port {vec:rsc.db(25)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(26)} -port {vec:rsc.db(26)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(27)} -port {vec:rsc.db(27)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(28)} -port {vec:rsc.db(28)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(29)} -port {vec:rsc.db(29)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(30)} -port {vec:rsc.db(30)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(31)} -port {vec:rsc.db(31)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.web} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2354 -attr oid 2351 -attr vt d
load net {vec:rsc.web} -port {vec:rsc.web} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2355 -attr oid 2352 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load net {vec:rsc.qb(0)} -attr vt d
load net {vec:rsc.qb(1)} -attr vt d
load net {vec:rsc.qb(2)} -attr vt d
load net {vec:rsc.qb(3)} -attr vt d
load net {vec:rsc.qb(4)} -attr vt d
load net {vec:rsc.qb(5)} -attr vt d
load net {vec:rsc.qb(6)} -attr vt d
load net {vec:rsc.qb(7)} -attr vt d
load net {vec:rsc.qb(8)} -attr vt d
load net {vec:rsc.qb(9)} -attr vt d
load net {vec:rsc.qb(10)} -attr vt d
load net {vec:rsc.qb(11)} -attr vt d
load net {vec:rsc.qb(12)} -attr vt d
load net {vec:rsc.qb(13)} -attr vt d
load net {vec:rsc.qb(14)} -attr vt d
load net {vec:rsc.qb(15)} -attr vt d
load net {vec:rsc.qb(16)} -attr vt d
load net {vec:rsc.qb(17)} -attr vt d
load net {vec:rsc.qb(18)} -attr vt d
load net {vec:rsc.qb(19)} -attr vt d
load net {vec:rsc.qb(20)} -attr vt d
load net {vec:rsc.qb(21)} -attr vt d
load net {vec:rsc.qb(22)} -attr vt d
load net {vec:rsc.qb(23)} -attr vt d
load net {vec:rsc.qb(24)} -attr vt d
load net {vec:rsc.qb(25)} -attr vt d
load net {vec:rsc.qb(26)} -attr vt d
load net {vec:rsc.qb(27)} -attr vt d
load net {vec:rsc.qb(28)} -attr vt d
load net {vec:rsc.qb(29)} -attr vt d
load net {vec:rsc.qb(30)} -attr vt d
load net {vec:rsc.qb(31)} -attr vt d
load netBundle {vec:rsc.qb} 32 {vec:rsc.qb(0)} {vec:rsc.qb(1)} {vec:rsc.qb(2)} {vec:rsc.qb(3)} {vec:rsc.qb(4)} {vec:rsc.qb(5)} {vec:rsc.qb(6)} {vec:rsc.qb(7)} {vec:rsc.qb(8)} {vec:rsc.qb(9)} {vec:rsc.qb(10)} {vec:rsc.qb(11)} {vec:rsc.qb(12)} {vec:rsc.qb(13)} {vec:rsc.qb(14)} {vec:rsc.qb(15)} {vec:rsc.qb(16)} {vec:rsc.qb(17)} {vec:rsc.qb(18)} {vec:rsc.qb(19)} {vec:rsc.qb(20)} {vec:rsc.qb(21)} {vec:rsc.qb(22)} {vec:rsc.qb(23)} {vec:rsc.qb(24)} {vec:rsc.qb(25)} {vec:rsc.qb(26)} {vec:rsc.qb(27)} {vec:rsc.qb(28)} {vec:rsc.qb(29)} {vec:rsc.qb(30)} {vec:rsc.qb(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2356 -attr oid 2353 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(0)} -port {vec:rsc.qb(0)} -attr vt d
load net {vec:rsc.qb(1)} -port {vec:rsc.qb(1)} -attr vt d
load net {vec:rsc.qb(2)} -port {vec:rsc.qb(2)} -attr vt d
load net {vec:rsc.qb(3)} -port {vec:rsc.qb(3)} -attr vt d
load net {vec:rsc.qb(4)} -port {vec:rsc.qb(4)} -attr vt d
load net {vec:rsc.qb(5)} -port {vec:rsc.qb(5)} -attr vt d
load net {vec:rsc.qb(6)} -port {vec:rsc.qb(6)} -attr vt d
load net {vec:rsc.qb(7)} -port {vec:rsc.qb(7)} -attr vt d
load net {vec:rsc.qb(8)} -port {vec:rsc.qb(8)} -attr vt d
load net {vec:rsc.qb(9)} -port {vec:rsc.qb(9)} -attr vt d
load net {vec:rsc.qb(10)} -port {vec:rsc.qb(10)} -attr vt d
load net {vec:rsc.qb(11)} -port {vec:rsc.qb(11)} -attr vt d
load net {vec:rsc.qb(12)} -port {vec:rsc.qb(12)} -attr vt d
load net {vec:rsc.qb(13)} -port {vec:rsc.qb(13)} -attr vt d
load net {vec:rsc.qb(14)} -port {vec:rsc.qb(14)} -attr vt d
load net {vec:rsc.qb(15)} -port {vec:rsc.qb(15)} -attr vt d
load net {vec:rsc.qb(16)} -port {vec:rsc.qb(16)} -attr vt d
load net {vec:rsc.qb(17)} -port {vec:rsc.qb(17)} -attr vt d
load net {vec:rsc.qb(18)} -port {vec:rsc.qb(18)} -attr vt d
load net {vec:rsc.qb(19)} -port {vec:rsc.qb(19)} -attr vt d
load net {vec:rsc.qb(20)} -port {vec:rsc.qb(20)} -attr vt d
load net {vec:rsc.qb(21)} -port {vec:rsc.qb(21)} -attr vt d
load net {vec:rsc.qb(22)} -port {vec:rsc.qb(22)} -attr vt d
load net {vec:rsc.qb(23)} -port {vec:rsc.qb(23)} -attr vt d
load net {vec:rsc.qb(24)} -port {vec:rsc.qb(24)} -attr vt d
load net {vec:rsc.qb(25)} -port {vec:rsc.qb(25)} -attr vt d
load net {vec:rsc.qb(26)} -port {vec:rsc.qb(26)} -attr vt d
load net {vec:rsc.qb(27)} -port {vec:rsc.qb(27)} -attr vt d
load net {vec:rsc.qb(28)} -port {vec:rsc.qb(28)} -attr vt d
load net {vec:rsc.qb(29)} -port {vec:rsc.qb(29)} -attr vt d
load net {vec:rsc.qb(30)} -port {vec:rsc.qb(30)} -attr vt d
load net {vec:rsc.qb(31)} -port {vec:rsc.qb(31)} -attr vt d
load netBundle {vec:rsc.qb} 32 {vec:rsc.qb(0)} {vec:rsc.qb(1)} {vec:rsc.qb(2)} {vec:rsc.qb(3)} {vec:rsc.qb(4)} {vec:rsc.qb(5)} {vec:rsc.qb(6)} {vec:rsc.qb(7)} {vec:rsc.qb(8)} {vec:rsc.qb(9)} {vec:rsc.qb(10)} {vec:rsc.qb(11)} {vec:rsc.qb(12)} {vec:rsc.qb(13)} {vec:rsc.qb(14)} {vec:rsc.qb(15)} {vec:rsc.qb(16)} {vec:rsc.qb(17)} {vec:rsc.qb(18)} {vec:rsc.qb(19)} {vec:rsc.qb(20)} {vec:rsc.qb(21)} {vec:rsc.qb(22)} {vec:rsc.qb(23)} {vec:rsc.qb(24)} {vec:rsc.qb(25)} {vec:rsc.qb(26)} {vec:rsc.qb(27)} {vec:rsc.qb(28)} {vec:rsc.qb(29)} {vec:rsc.qb(30)} {vec:rsc.qb(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2357 -attr oid 2354 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2358 -attr oid 2355 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2359 -attr oid 2356 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2360 -attr oid 2357 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2361 -attr oid 2358 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2362 -attr oid 2359 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2363 -attr oid 2360 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2364 -attr oid 2361 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.dat(0)} -port {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -port {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -port {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -port {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -port {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -port {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -port {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -port {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -port {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -port {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -port {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -port {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -port {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -port {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -port {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -port {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -port {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -port {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -port {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -port {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -port {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -port {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -port {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -port {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -port {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -port {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -port {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -port {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -port {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -port {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -port {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -port {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2365 -attr oid 2362 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.dat}
load net {r:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2366 -attr oid 2363 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2367 -attr oid 2364 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.adrb(0)} -attr vt d
load net {twiddle:rsc.adrb(1)} -attr vt d
load net {twiddle:rsc.adrb(2)} -attr vt d
load net {twiddle:rsc.adrb(3)} -attr vt d
load net {twiddle:rsc.adrb(4)} -attr vt d
load net {twiddle:rsc.adrb(5)} -attr vt d
load net {twiddle:rsc.adrb(6)} -attr vt d
load net {twiddle:rsc.adrb(7)} -attr vt d
load net {twiddle:rsc.adrb(8)} -attr vt d
load net {twiddle:rsc.adrb(9)} -attr vt d
load netBundle {twiddle:rsc.adrb} 10 {twiddle:rsc.adrb(0)} {twiddle:rsc.adrb(1)} {twiddle:rsc.adrb(2)} {twiddle:rsc.adrb(3)} {twiddle:rsc.adrb(4)} {twiddle:rsc.adrb(5)} {twiddle:rsc.adrb(6)} {twiddle:rsc.adrb(7)} {twiddle:rsc.adrb(8)} {twiddle:rsc.adrb(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2368 -attr oid 2365 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(0)} -port {twiddle:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -port {twiddle:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -port {twiddle:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -port {twiddle:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -port {twiddle:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -port {twiddle:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -port {twiddle:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -port {twiddle:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -port {twiddle:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -port {twiddle:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2369 -attr oid 2366 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(0)} -port {twiddle:rsc.qb(0)} -attr vt d
load net {twiddle:rsc.qb(1)} -port {twiddle:rsc.qb(1)} -attr vt d
load net {twiddle:rsc.qb(2)} -port {twiddle:rsc.qb(2)} -attr vt d
load net {twiddle:rsc.qb(3)} -port {twiddle:rsc.qb(3)} -attr vt d
load net {twiddle:rsc.qb(4)} -port {twiddle:rsc.qb(4)} -attr vt d
load net {twiddle:rsc.qb(5)} -port {twiddle:rsc.qb(5)} -attr vt d
load net {twiddle:rsc.qb(6)} -port {twiddle:rsc.qb(6)} -attr vt d
load net {twiddle:rsc.qb(7)} -port {twiddle:rsc.qb(7)} -attr vt d
load net {twiddle:rsc.qb(8)} -port {twiddle:rsc.qb(8)} -attr vt d
load net {twiddle:rsc.qb(9)} -port {twiddle:rsc.qb(9)} -attr vt d
load net {twiddle:rsc.qb(10)} -port {twiddle:rsc.qb(10)} -attr vt d
load net {twiddle:rsc.qb(11)} -port {twiddle:rsc.qb(11)} -attr vt d
load net {twiddle:rsc.qb(12)} -port {twiddle:rsc.qb(12)} -attr vt d
load net {twiddle:rsc.qb(13)} -port {twiddle:rsc.qb(13)} -attr vt d
load net {twiddle:rsc.qb(14)} -port {twiddle:rsc.qb(14)} -attr vt d
load net {twiddle:rsc.qb(15)} -port {twiddle:rsc.qb(15)} -attr vt d
load net {twiddle:rsc.qb(16)} -port {twiddle:rsc.qb(16)} -attr vt d
load net {twiddle:rsc.qb(17)} -port {twiddle:rsc.qb(17)} -attr vt d
load net {twiddle:rsc.qb(18)} -port {twiddle:rsc.qb(18)} -attr vt d
load net {twiddle:rsc.qb(19)} -port {twiddle:rsc.qb(19)} -attr vt d
load net {twiddle:rsc.qb(20)} -port {twiddle:rsc.qb(20)} -attr vt d
load net {twiddle:rsc.qb(21)} -port {twiddle:rsc.qb(21)} -attr vt d
load net {twiddle:rsc.qb(22)} -port {twiddle:rsc.qb(22)} -attr vt d
load net {twiddle:rsc.qb(23)} -port {twiddle:rsc.qb(23)} -attr vt d
load net {twiddle:rsc.qb(24)} -port {twiddle:rsc.qb(24)} -attr vt d
load net {twiddle:rsc.qb(25)} -port {twiddle:rsc.qb(25)} -attr vt d
load net {twiddle:rsc.qb(26)} -port {twiddle:rsc.qb(26)} -attr vt d
load net {twiddle:rsc.qb(27)} -port {twiddle:rsc.qb(27)} -attr vt d
load net {twiddle:rsc.qb(28)} -port {twiddle:rsc.qb(28)} -attr vt d
load net {twiddle:rsc.qb(29)} -port {twiddle:rsc.qb(29)} -attr vt d
load net {twiddle:rsc.qb(30)} -port {twiddle:rsc.qb(30)} -attr vt d
load net {twiddle:rsc.qb(31)} -port {twiddle:rsc.qb(31)} -attr vt d
load netBundle {twiddle:rsc.qb} 32 {twiddle:rsc.qb(0)} {twiddle:rsc.qb(1)} {twiddle:rsc.qb(2)} {twiddle:rsc.qb(3)} {twiddle:rsc.qb(4)} {twiddle:rsc.qb(5)} {twiddle:rsc.qb(6)} {twiddle:rsc.qb(7)} {twiddle:rsc.qb(8)} {twiddle:rsc.qb(9)} {twiddle:rsc.qb(10)} {twiddle:rsc.qb(11)} {twiddle:rsc.qb(12)} {twiddle:rsc.qb(13)} {twiddle:rsc.qb(14)} {twiddle:rsc.qb(15)} {twiddle:rsc.qb(16)} {twiddle:rsc.qb(17)} {twiddle:rsc.qb(18)} {twiddle:rsc.qb(19)} {twiddle:rsc.qb(20)} {twiddle:rsc.qb(21)} {twiddle:rsc.qb(22)} {twiddle:rsc.qb(23)} {twiddle:rsc.qb(24)} {twiddle:rsc.qb(25)} {twiddle:rsc.qb(26)} {twiddle:rsc.qb(27)} {twiddle:rsc.qb(28)} {twiddle:rsc.qb(29)} {twiddle:rsc.qb(30)} {twiddle:rsc.qb(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2370 -attr oid 2367 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2371 -attr oid 2368 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2372 -attr oid 2369 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.adrb(0)} -attr vt d
load net {twiddle_h:rsc.adrb(1)} -attr vt d
load net {twiddle_h:rsc.adrb(2)} -attr vt d
load net {twiddle_h:rsc.adrb(3)} -attr vt d
load net {twiddle_h:rsc.adrb(4)} -attr vt d
load net {twiddle_h:rsc.adrb(5)} -attr vt d
load net {twiddle_h:rsc.adrb(6)} -attr vt d
load net {twiddle_h:rsc.adrb(7)} -attr vt d
load net {twiddle_h:rsc.adrb(8)} -attr vt d
load net {twiddle_h:rsc.adrb(9)} -attr vt d
load netBundle {twiddle_h:rsc.adrb} 10 {twiddle_h:rsc.adrb(0)} {twiddle_h:rsc.adrb(1)} {twiddle_h:rsc.adrb(2)} {twiddle_h:rsc.adrb(3)} {twiddle_h:rsc.adrb(4)} {twiddle_h:rsc.adrb(5)} {twiddle_h:rsc.adrb(6)} {twiddle_h:rsc.adrb(7)} {twiddle_h:rsc.adrb(8)} {twiddle_h:rsc.adrb(9)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2373 -attr oid 2370 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(0)} -port {twiddle_h:rsc.adrb(0)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -port {twiddle_h:rsc.adrb(1)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -port {twiddle_h:rsc.adrb(2)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -port {twiddle_h:rsc.adrb(3)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -port {twiddle_h:rsc.adrb(4)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -port {twiddle_h:rsc.adrb(5)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -port {twiddle_h:rsc.adrb(6)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -port {twiddle_h:rsc.adrb(7)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -port {twiddle_h:rsc.adrb(8)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -port {twiddle_h:rsc.adrb(9)} -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2374 -attr oid 2371 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(0)} -port {twiddle_h:rsc.qb(0)} -attr vt d
load net {twiddle_h:rsc.qb(1)} -port {twiddle_h:rsc.qb(1)} -attr vt d
load net {twiddle_h:rsc.qb(2)} -port {twiddle_h:rsc.qb(2)} -attr vt d
load net {twiddle_h:rsc.qb(3)} -port {twiddle_h:rsc.qb(3)} -attr vt d
load net {twiddle_h:rsc.qb(4)} -port {twiddle_h:rsc.qb(4)} -attr vt d
load net {twiddle_h:rsc.qb(5)} -port {twiddle_h:rsc.qb(5)} -attr vt d
load net {twiddle_h:rsc.qb(6)} -port {twiddle_h:rsc.qb(6)} -attr vt d
load net {twiddle_h:rsc.qb(7)} -port {twiddle_h:rsc.qb(7)} -attr vt d
load net {twiddle_h:rsc.qb(8)} -port {twiddle_h:rsc.qb(8)} -attr vt d
load net {twiddle_h:rsc.qb(9)} -port {twiddle_h:rsc.qb(9)} -attr vt d
load net {twiddle_h:rsc.qb(10)} -port {twiddle_h:rsc.qb(10)} -attr vt d
load net {twiddle_h:rsc.qb(11)} -port {twiddle_h:rsc.qb(11)} -attr vt d
load net {twiddle_h:rsc.qb(12)} -port {twiddle_h:rsc.qb(12)} -attr vt d
load net {twiddle_h:rsc.qb(13)} -port {twiddle_h:rsc.qb(13)} -attr vt d
load net {twiddle_h:rsc.qb(14)} -port {twiddle_h:rsc.qb(14)} -attr vt d
load net {twiddle_h:rsc.qb(15)} -port {twiddle_h:rsc.qb(15)} -attr vt d
load net {twiddle_h:rsc.qb(16)} -port {twiddle_h:rsc.qb(16)} -attr vt d
load net {twiddle_h:rsc.qb(17)} -port {twiddle_h:rsc.qb(17)} -attr vt d
load net {twiddle_h:rsc.qb(18)} -port {twiddle_h:rsc.qb(18)} -attr vt d
load net {twiddle_h:rsc.qb(19)} -port {twiddle_h:rsc.qb(19)} -attr vt d
load net {twiddle_h:rsc.qb(20)} -port {twiddle_h:rsc.qb(20)} -attr vt d
load net {twiddle_h:rsc.qb(21)} -port {twiddle_h:rsc.qb(21)} -attr vt d
load net {twiddle_h:rsc.qb(22)} -port {twiddle_h:rsc.qb(22)} -attr vt d
load net {twiddle_h:rsc.qb(23)} -port {twiddle_h:rsc.qb(23)} -attr vt d
load net {twiddle_h:rsc.qb(24)} -port {twiddle_h:rsc.qb(24)} -attr vt d
load net {twiddle_h:rsc.qb(25)} -port {twiddle_h:rsc.qb(25)} -attr vt d
load net {twiddle_h:rsc.qb(26)} -port {twiddle_h:rsc.qb(26)} -attr vt d
load net {twiddle_h:rsc.qb(27)} -port {twiddle_h:rsc.qb(27)} -attr vt d
load net {twiddle_h:rsc.qb(28)} -port {twiddle_h:rsc.qb(28)} -attr vt d
load net {twiddle_h:rsc.qb(29)} -port {twiddle_h:rsc.qb(29)} -attr vt d
load net {twiddle_h:rsc.qb(30)} -port {twiddle_h:rsc.qb(30)} -attr vt d
load net {twiddle_h:rsc.qb(31)} -port {twiddle_h:rsc.qb(31)} -attr vt d
load netBundle {twiddle_h:rsc.qb} 32 {twiddle_h:rsc.qb(0)} {twiddle_h:rsc.qb(1)} {twiddle_h:rsc.qb(2)} {twiddle_h:rsc.qb(3)} {twiddle_h:rsc.qb(4)} {twiddle_h:rsc.qb(5)} {twiddle_h:rsc.qb(6)} {twiddle_h:rsc.qb(7)} {twiddle_h:rsc.qb(8)} {twiddle_h:rsc.qb(9)} {twiddle_h:rsc.qb(10)} {twiddle_h:rsc.qb(11)} {twiddle_h:rsc.qb(12)} {twiddle_h:rsc.qb(13)} {twiddle_h:rsc.qb(14)} {twiddle_h:rsc.qb(15)} {twiddle_h:rsc.qb(16)} {twiddle_h:rsc.qb(17)} {twiddle_h:rsc.qb(18)} {twiddle_h:rsc.qb(19)} {twiddle_h:rsc.qb(20)} {twiddle_h:rsc.qb(21)} {twiddle_h:rsc.qb(22)} {twiddle_h:rsc.qb(23)} {twiddle_h:rsc.qb(24)} {twiddle_h:rsc.qb(25)} {twiddle_h:rsc.qb(26)} {twiddle_h:rsc.qb(27)} {twiddle_h:rsc.qb(28)} {twiddle_h:rsc.qb(29)} {twiddle_h:rsc.qb(30)} {twiddle_h:rsc.qb(31)} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2375 -attr oid 2372 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2376 -attr oid 2373 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2377 -attr oid 2374 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2378 -attr oid 2375 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2379 -attr oid 2376 -attr vt d
load net {complete:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2380 -attr oid 2377 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2381 -attr oid 2378 -attr vt d -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load inst "vec:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2382 -attr oid 2379 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)gen"
load net {vec:rsc.qb(0)} -pin  "vec:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(1)} -pin  "vec:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(2)} -pin  "vec:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(3)} -pin  "vec:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(4)} -pin  "vec:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(5)} -pin  "vec:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(6)} -pin  "vec:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(7)} -pin  "vec:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(8)} -pin  "vec:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(9)} -pin  "vec:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(10)} -pin  "vec:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(11)} -pin  "vec:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(12)} -pin  "vec:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(13)} -pin  "vec:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(14)} -pin  "vec:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(15)} -pin  "vec:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(16)} -pin  "vec:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(17)} -pin  "vec:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(18)} -pin  "vec:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(19)} -pin  "vec:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(20)} -pin  "vec:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(21)} -pin  "vec:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(22)} -pin  "vec:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(23)} -pin  "vec:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(24)} -pin  "vec:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(25)} -pin  "vec:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(26)} -pin  "vec:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(27)} -pin  "vec:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(28)} -pin  "vec:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(29)} -pin  "vec:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(30)} -pin  "vec:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.qb(31)} -pin  "vec:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qb}
load net {vec:rsc.web} -pin  "vec:rsci" {web} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2383 -attr oid 2380 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.web}
load net {vec:rsc.db(0)} -pin  "vec:rsci" {db(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(1)} -pin  "vec:rsci" {db(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(2)} -pin  "vec:rsci" {db(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(3)} -pin  "vec:rsci" {db(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(4)} -pin  "vec:rsci" {db(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(5)} -pin  "vec:rsci" {db(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(6)} -pin  "vec:rsci" {db(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(7)} -pin  "vec:rsci" {db(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(8)} -pin  "vec:rsci" {db(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(9)} -pin  "vec:rsci" {db(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(10)} -pin  "vec:rsci" {db(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(11)} -pin  "vec:rsci" {db(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(12)} -pin  "vec:rsci" {db(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(13)} -pin  "vec:rsci" {db(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(14)} -pin  "vec:rsci" {db(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(15)} -pin  "vec:rsci" {db(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(16)} -pin  "vec:rsci" {db(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(17)} -pin  "vec:rsci" {db(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(18)} -pin  "vec:rsci" {db(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(19)} -pin  "vec:rsci" {db(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(20)} -pin  "vec:rsci" {db(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(21)} -pin  "vec:rsci" {db(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(22)} -pin  "vec:rsci" {db(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(23)} -pin  "vec:rsci" {db(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(24)} -pin  "vec:rsci" {db(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(25)} -pin  "vec:rsci" {db(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(26)} -pin  "vec:rsci" {db(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(27)} -pin  "vec:rsci" {db(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(28)} -pin  "vec:rsci" {db(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(29)} -pin  "vec:rsci" {db(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(30)} -pin  "vec:rsci" {db(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.db(31)} -pin  "vec:rsci" {db(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.db}
load net {vec:rsc.adrb(0)} -pin  "vec:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(1)} -pin  "vec:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(2)} -pin  "vec:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(3)} -pin  "vec:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(4)} -pin  "vec:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(5)} -pin  "vec:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(6)} -pin  "vec:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(7)} -pin  "vec:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(8)} -pin  "vec:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.adrb(9)} -pin  "vec:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adrb}
load net {vec:rsc.qa(0)} -pin  "vec:rsci" {qa(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(1)} -pin  "vec:rsci" {qa(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(2)} -pin  "vec:rsci" {qa(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(3)} -pin  "vec:rsci" {qa(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(4)} -pin  "vec:rsci" {qa(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(5)} -pin  "vec:rsci" {qa(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(6)} -pin  "vec:rsci" {qa(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(7)} -pin  "vec:rsci" {qa(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(8)} -pin  "vec:rsci" {qa(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(9)} -pin  "vec:rsci" {qa(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(10)} -pin  "vec:rsci" {qa(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(11)} -pin  "vec:rsci" {qa(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(12)} -pin  "vec:rsci" {qa(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(13)} -pin  "vec:rsci" {qa(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(14)} -pin  "vec:rsci" {qa(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(15)} -pin  "vec:rsci" {qa(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(16)} -pin  "vec:rsci" {qa(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(17)} -pin  "vec:rsci" {qa(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(18)} -pin  "vec:rsci" {qa(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(19)} -pin  "vec:rsci" {qa(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(20)} -pin  "vec:rsci" {qa(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(21)} -pin  "vec:rsci" {qa(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(22)} -pin  "vec:rsci" {qa(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(23)} -pin  "vec:rsci" {qa(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(24)} -pin  "vec:rsci" {qa(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(25)} -pin  "vec:rsci" {qa(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(26)} -pin  "vec:rsci" {qa(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(27)} -pin  "vec:rsci" {qa(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(28)} -pin  "vec:rsci" {qa(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(29)} -pin  "vec:rsci" {qa(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(30)} -pin  "vec:rsci" {qa(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.qa(31)} -pin  "vec:rsci" {qa(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.qa}
load net {vec:rsc.wea} -pin  "vec:rsci" {wea} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2384 -attr oid 2381 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.wea}
load net {vec:rsc.da(0)} -pin  "vec:rsci" {da(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(1)} -pin  "vec:rsci" {da(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(2)} -pin  "vec:rsci" {da(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(3)} -pin  "vec:rsci" {da(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(4)} -pin  "vec:rsci" {da(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(5)} -pin  "vec:rsci" {da(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(6)} -pin  "vec:rsci" {da(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(7)} -pin  "vec:rsci" {da(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(8)} -pin  "vec:rsci" {da(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(9)} -pin  "vec:rsci" {da(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(10)} -pin  "vec:rsci" {da(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(11)} -pin  "vec:rsci" {da(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(12)} -pin  "vec:rsci" {da(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(13)} -pin  "vec:rsci" {da(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(14)} -pin  "vec:rsci" {da(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(15)} -pin  "vec:rsci" {da(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(16)} -pin  "vec:rsci" {da(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(17)} -pin  "vec:rsci" {da(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(18)} -pin  "vec:rsci" {da(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(19)} -pin  "vec:rsci" {da(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(20)} -pin  "vec:rsci" {da(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(21)} -pin  "vec:rsci" {da(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(22)} -pin  "vec:rsci" {da(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(23)} -pin  "vec:rsci" {da(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(24)} -pin  "vec:rsci" {da(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(25)} -pin  "vec:rsci" {da(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(26)} -pin  "vec:rsci" {da(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(27)} -pin  "vec:rsci" {da(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(28)} -pin  "vec:rsci" {da(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(29)} -pin  "vec:rsci" {da(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(30)} -pin  "vec:rsci" {da(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.da(31)} -pin  "vec:rsci" {da(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.da}
load net {vec:rsc.adra(0)} -pin  "vec:rsci" {adra(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(1)} -pin  "vec:rsci" {adra(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(2)} -pin  "vec:rsci" {adra(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(3)} -pin  "vec:rsci" {adra(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(4)} -pin  "vec:rsci" {adra(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(5)} -pin  "vec:rsci" {adra(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(6)} -pin  "vec:rsci" {adra(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(7)} -pin  "vec:rsci" {adra(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(8)} -pin  "vec:rsci" {adra(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsc.adra(9)} -pin  "vec:rsci" {adra(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.adra}
load net {vec:rsci.adra_d(0)} -pin  "vec:rsci" {adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(1)} -pin  "vec:rsci" {adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(2)} -pin  "vec:rsci" {adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(3)} -pin  "vec:rsci" {adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(4)} -pin  "vec:rsci" {adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(5)} -pin  "vec:rsci" {adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(6)} -pin  "vec:rsci" {adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(7)} -pin  "vec:rsci" {adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(8)} -pin  "vec:rsci" {adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(9)} -pin  "vec:rsci" {adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(10)} -pin  "vec:rsci" {adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(11)} -pin  "vec:rsci" {adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(12)} -pin  "vec:rsci" {adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(13)} -pin  "vec:rsci" {adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(14)} -pin  "vec:rsci" {adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(15)} -pin  "vec:rsci" {adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(16)} -pin  "vec:rsci" {adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(17)} -pin  "vec:rsci" {adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(18)} -pin  "vec:rsci" {adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(19)} -pin  "vec:rsci" {adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {clk} -pin  "vec:rsci" {clka} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2385 -attr oid 2382 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clka_en} -attr @path {/inPlaceNTT_DIF_precomp/1#10}
load net {clk} -pin  "vec:rsci" {clkb} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2386 -attr oid 2383 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "vec:rsci" {clkb_en} -attr @path {/inPlaceNTT_DIF_precomp/1#10}
load net {vec:rsci.da_d(0)} -pin  "vec:rsci" {da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(1)} -pin  "vec:rsci" {da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(2)} -pin  "vec:rsci" {da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(3)} -pin  "vec:rsci" {da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(4)} -pin  "vec:rsci" {da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(5)} -pin  "vec:rsci" {da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(6)} -pin  "vec:rsci" {da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(7)} -pin  "vec:rsci" {da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(8)} -pin  "vec:rsci" {da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(9)} -pin  "vec:rsci" {da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(10)} -pin  "vec:rsci" {da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(11)} -pin  "vec:rsci" {da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(12)} -pin  "vec:rsci" {da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(13)} -pin  "vec:rsci" {da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(14)} -pin  "vec:rsci" {da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(15)} -pin  "vec:rsci" {da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(16)} -pin  "vec:rsci" {da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(17)} -pin  "vec:rsci" {da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(18)} -pin  "vec:rsci" {da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(19)} -pin  "vec:rsci" {da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(20)} -pin  "vec:rsci" {da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(21)} -pin  "vec:rsci" {da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(22)} -pin  "vec:rsci" {da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(23)} -pin  "vec:rsci" {da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(24)} -pin  "vec:rsci" {da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(25)} -pin  "vec:rsci" {da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(26)} -pin  "vec:rsci" {da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(27)} -pin  "vec:rsci" {da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(28)} -pin  "vec:rsci" {da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(29)} -pin  "vec:rsci" {da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(30)} -pin  "vec:rsci" {da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.da_d(31)} -pin  "vec:rsci" {da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(32)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(33)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(34)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(35)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(36)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(37)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(38)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(39)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(40)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(41)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(42)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(43)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(44)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(45)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(46)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(47)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(48)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(49)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(50)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(51)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(52)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(53)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(54)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(55)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(56)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(57)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(58)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(59)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(60)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(61)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(62)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {DC} -pin  "vec:rsci" {da_d(63)} -attr @path {/inPlaceNTT_DIF_precomp/VEC_LOOP:conc#12.itm}
load net {vec:rsci.qa_d(0)} -pin  "vec:rsci" {qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "vec:rsci" {qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "vec:rsci" {qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "vec:rsci" {qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "vec:rsci" {qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "vec:rsci" {qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "vec:rsci" {qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "vec:rsci" {qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "vec:rsci" {qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "vec:rsci" {qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "vec:rsci" {qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "vec:rsci" {qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "vec:rsci" {qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "vec:rsci" {qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "vec:rsci" {qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "vec:rsci" {qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "vec:rsci" {qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "vec:rsci" {qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "vec:rsci" {qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "vec:rsci" {qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "vec:rsci" {qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "vec:rsci" {qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "vec:rsci" {qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "vec:rsci" {qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "vec:rsci" {qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "vec:rsci" {qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "vec:rsci" {qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "vec:rsci" {qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "vec:rsci" {qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "vec:rsci" {qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "vec:rsci" {qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "vec:rsci" {qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "vec:rsci" {qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "vec:rsci" {qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "vec:rsci" {qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "vec:rsci" {qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "vec:rsci" {qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "vec:rsci" {qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "vec:rsci" {qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "vec:rsci" {qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "vec:rsci" {qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "vec:rsci" {qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "vec:rsci" {qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "vec:rsci" {qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "vec:rsci" {qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "vec:rsci" {qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "vec:rsci" {qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "vec:rsci" {qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "vec:rsci" {qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "vec:rsci" {qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "vec:rsci" {qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "vec:rsci" {qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "vec:rsci" {qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "vec:rsci" {qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "vec:rsci" {qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "vec:rsci" {qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "vec:rsci" {qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "vec:rsci" {qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "vec:rsci" {qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "vec:rsci" {qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "vec:rsci" {qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "vec:rsci" {qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "vec:rsci" {qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "vec:rsci" {qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -pin  "vec:rsci" {wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.wea_d(1)} -pin  "vec:rsci" {wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -pin  "vec:rsci" {rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load inst "twiddle:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2387 -attr oid 2384 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen"
load net {twiddle:rsc.qb(0)} -pin  "twiddle:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(1)} -pin  "twiddle:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(2)} -pin  "twiddle:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(3)} -pin  "twiddle:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(4)} -pin  "twiddle:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(5)} -pin  "twiddle:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(6)} -pin  "twiddle:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(7)} -pin  "twiddle:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(8)} -pin  "twiddle:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(9)} -pin  "twiddle:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(10)} -pin  "twiddle:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(11)} -pin  "twiddle:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(12)} -pin  "twiddle:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(13)} -pin  "twiddle:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(14)} -pin  "twiddle:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(15)} -pin  "twiddle:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(16)} -pin  "twiddle:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(17)} -pin  "twiddle:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(18)} -pin  "twiddle:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(19)} -pin  "twiddle:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(20)} -pin  "twiddle:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(21)} -pin  "twiddle:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(22)} -pin  "twiddle:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(23)} -pin  "twiddle:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(24)} -pin  "twiddle:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(25)} -pin  "twiddle:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(26)} -pin  "twiddle:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(27)} -pin  "twiddle:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(28)} -pin  "twiddle:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(29)} -pin  "twiddle:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(30)} -pin  "twiddle:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.qb(31)} -pin  "twiddle:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.qb}
load net {twiddle:rsc.adrb(0)} -pin  "twiddle:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(1)} -pin  "twiddle:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(2)} -pin  "twiddle:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(3)} -pin  "twiddle:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(4)} -pin  "twiddle:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(5)} -pin  "twiddle:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(6)} -pin  "twiddle:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(7)} -pin  "twiddle:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(8)} -pin  "twiddle:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsc.adrb(9)} -pin  "twiddle:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.adrb}
load net {twiddle:rsci.adrb_d(0)} -pin  "twiddle:rsci" {adrb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(1)} -pin  "twiddle:rsci" {adrb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(2)} -pin  "twiddle:rsci" {adrb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(3)} -pin  "twiddle:rsci" {adrb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(4)} -pin  "twiddle:rsci" {adrb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(5)} -pin  "twiddle:rsci" {adrb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(6)} -pin  "twiddle:rsci" {adrb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(7)} -pin  "twiddle:rsci" {adrb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(8)} -pin  "twiddle:rsci" {adrb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(9)} -pin  "twiddle:rsci" {adrb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {clk} -pin  "twiddle:rsci" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2388 -attr oid 2385 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle:rsci" {clken} -attr @path {/inPlaceNTT_DIF_precomp/1#10}
load net {twiddle:rsci.qb_d(0)} -pin  "twiddle:rsci" {qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "twiddle:rsci" {qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "twiddle:rsci" {qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "twiddle:rsci" {qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "twiddle:rsci" {qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "twiddle:rsci" {qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "twiddle:rsci" {qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "twiddle:rsci" {qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "twiddle:rsci" {qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "twiddle:rsci" {qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "twiddle:rsci" {qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "twiddle:rsci" {qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "twiddle:rsci" {qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "twiddle:rsci" {qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "twiddle:rsci" {qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "twiddle:rsci" {qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "twiddle:rsci" {qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "twiddle:rsci" {qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "twiddle:rsci" {qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "twiddle:rsci" {qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "twiddle:rsci" {qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "twiddle:rsci" {qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "twiddle:rsci" {qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "twiddle:rsci" {qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "twiddle:rsci" {qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "twiddle:rsci" {qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "twiddle:rsci" {qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "twiddle:rsci" {qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "twiddle:rsci" {qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "twiddle:rsci" {qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "twiddle:rsci" {qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "twiddle:rsci" {qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "twiddle:rsci" {readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2389 -attr oid 2386 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load inst "twiddle_h:rsci" "inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2390 -attr oid 2387 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci} -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen"
load net {twiddle_h:rsc.qb(0)} -pin  "twiddle_h:rsci" {qb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(1)} -pin  "twiddle_h:rsci" {qb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(2)} -pin  "twiddle_h:rsci" {qb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(3)} -pin  "twiddle_h:rsci" {qb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(4)} -pin  "twiddle_h:rsci" {qb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(5)} -pin  "twiddle_h:rsci" {qb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(6)} -pin  "twiddle_h:rsci" {qb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(7)} -pin  "twiddle_h:rsci" {qb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(8)} -pin  "twiddle_h:rsci" {qb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(9)} -pin  "twiddle_h:rsci" {qb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(10)} -pin  "twiddle_h:rsci" {qb(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(11)} -pin  "twiddle_h:rsci" {qb(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(12)} -pin  "twiddle_h:rsci" {qb(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(13)} -pin  "twiddle_h:rsci" {qb(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(14)} -pin  "twiddle_h:rsci" {qb(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(15)} -pin  "twiddle_h:rsci" {qb(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(16)} -pin  "twiddle_h:rsci" {qb(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(17)} -pin  "twiddle_h:rsci" {qb(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(18)} -pin  "twiddle_h:rsci" {qb(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(19)} -pin  "twiddle_h:rsci" {qb(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(20)} -pin  "twiddle_h:rsci" {qb(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(21)} -pin  "twiddle_h:rsci" {qb(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(22)} -pin  "twiddle_h:rsci" {qb(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(23)} -pin  "twiddle_h:rsci" {qb(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(24)} -pin  "twiddle_h:rsci" {qb(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(25)} -pin  "twiddle_h:rsci" {qb(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(26)} -pin  "twiddle_h:rsci" {qb(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(27)} -pin  "twiddle_h:rsci" {qb(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(28)} -pin  "twiddle_h:rsci" {qb(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(29)} -pin  "twiddle_h:rsci" {qb(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(30)} -pin  "twiddle_h:rsci" {qb(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.qb(31)} -pin  "twiddle_h:rsci" {qb(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.qb}
load net {twiddle_h:rsc.adrb(0)} -pin  "twiddle_h:rsci" {adrb(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(1)} -pin  "twiddle_h:rsci" {adrb(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(2)} -pin  "twiddle_h:rsci" {adrb(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(3)} -pin  "twiddle_h:rsci" {adrb(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(4)} -pin  "twiddle_h:rsci" {adrb(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(5)} -pin  "twiddle_h:rsci" {adrb(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(6)} -pin  "twiddle_h:rsci" {adrb(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(7)} -pin  "twiddle_h:rsci" {adrb(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(8)} -pin  "twiddle_h:rsci" {adrb(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsc.adrb(9)} -pin  "twiddle_h:rsci" {adrb(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb}
load net {twiddle_h:rsci.adrb_d(0)} -pin  "twiddle_h:rsci" {adrb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(1)} -pin  "twiddle_h:rsci" {adrb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(2)} -pin  "twiddle_h:rsci" {adrb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(3)} -pin  "twiddle_h:rsci" {adrb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(4)} -pin  "twiddle_h:rsci" {adrb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(5)} -pin  "twiddle_h:rsci" {adrb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(6)} -pin  "twiddle_h:rsci" {adrb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(7)} -pin  "twiddle_h:rsci" {adrb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(8)} -pin  "twiddle_h:rsci" {adrb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(9)} -pin  "twiddle_h:rsci" {adrb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {clk} -pin  "twiddle_h:rsci" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2391 -attr oid 2388 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {PWR} -pin  "twiddle_h:rsci" {clken} -attr @path {/inPlaceNTT_DIF_precomp/1#10}
load net {twiddle_h:rsci.qb_d(0)} -pin  "twiddle_h:rsci" {qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "twiddle_h:rsci" {qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "twiddle_h:rsci" {qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "twiddle_h:rsci" {qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "twiddle_h:rsci" {qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "twiddle_h:rsci" {qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "twiddle_h:rsci" {qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "twiddle_h:rsci" {qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "twiddle_h:rsci" {qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "twiddle_h:rsci" {qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "twiddle_h:rsci" {qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "twiddle_h:rsci" {qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "twiddle_h:rsci" {qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "twiddle_h:rsci" {qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "twiddle_h:rsci" {qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "twiddle_h:rsci" {qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "twiddle_h:rsci" {qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "twiddle_h:rsci" {qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "twiddle_h:rsci" {qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "twiddle_h:rsci" {qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "twiddle_h:rsci" {qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "twiddle_h:rsci" {qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "twiddle_h:rsci" {qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "twiddle_h:rsci" {qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "twiddle_h:rsci" {qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "twiddle_h:rsci" {qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "twiddle_h:rsci" {qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "twiddle_h:rsci" {qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "twiddle_h:rsci" {qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "twiddle_h:rsci" {qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "twiddle_h:rsci" {qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "twiddle_h:rsci" {qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "twiddle_h:rsci" {readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2392 -attr oid 2389 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load inst "inPlaceNTT_DIF_precomp:core:inst" "inPlaceNTT_DIF_precomp:core" "orig" -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2393 -attr oid 2390 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core:inst} -attr area 10476.172015 -attr delay 8.615601 -attr hier "/inPlaceNTT_DIF_precomp/inPlaceNTT_DIF_precomp:core"
load net {clk} -pin  "inPlaceNTT_DIF_precomp:core:inst" {clk} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2394 -attr oid 2391 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/clk}
load net {rst} -pin  "inPlaceNTT_DIF_precomp:core:inst" {rst} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2395 -attr oid 2392 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/rst}
load net {run:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2396 -attr oid 2393 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.rdy}
load net {run:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {run:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2397 -attr oid 2394 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/run:rsc.vld}
load net {vec:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2398 -attr oid 2395 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.dat(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.dat}
load net {p:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {p:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2399 -attr oid 2396 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {r:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2400 -attr oid 2397 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/r:rsc.triosy.lz}
load net {twiddle:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2401 -attr oid 2398 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.triosy.lz} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsc.triosy.lz} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2402 -attr oid 2399 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsc.triosy.lz}
load net {complete:rsc.rdy} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.rdy} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2403 -attr oid 2400 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "inPlaceNTT_DIF_precomp:core:inst" {complete:rsc.vld} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2404 -attr oid 2401 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/complete:rsc.vld}
load net {vec:rsci.adra_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.adra_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.adra_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.adra_d}
load net {vec:rsci.da_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.da_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.da_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.da_d}
load net {vec:rsci.qa_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(32)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(32)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(33)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(33)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(34)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(34)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(35)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(35)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(36)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(36)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(37)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(37)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(38)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(38)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(39)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(39)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(40)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(40)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(41)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(41)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(42)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(42)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(43)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(43)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(44)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(44)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(45)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(45)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(46)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(46)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(47)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(47)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(48)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(48)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(49)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(49)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(50)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(50)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(51)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(51)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(52)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(52)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(53)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(53)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(54)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(54)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(55)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(55)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(56)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(56)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(57)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(57)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(58)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(58)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(59)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(59)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(60)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(60)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(61)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(61)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(62)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(62)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.qa_d(63)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.qa_d(63)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.qa_d}
load net {vec:rsci.wea_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wea_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.wea_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.wea_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.wea_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_RMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/vec:rsci.rwA_rw_ram_ir_internal_WMASK_B_d}
load net {twiddle:rsci.adrb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.adrb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.adrb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d}
load net {twiddle:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.qb_d}
load net {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2405 -attr oid 2402 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle:rsci.readB_r_ram_ir_internal_RMASK_B_d}
load net {twiddle_h:rsci.adrb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adrb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adrb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adrb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adrb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adrb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adrb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adrb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adrb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adrb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.adrb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.adrb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d}
load net {twiddle_h:rsci.qb_d(0)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(0)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(1)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(1)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(2)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(2)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(3)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(3)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(4)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(4)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(5)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(5)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(6)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(6)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(7)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(7)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(8)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(8)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(9)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(9)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(10)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(10)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(11)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(11)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(12)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(12)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(13)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(13)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(14)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(14)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(15)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(15)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(16)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(16)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(17)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(17)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(18)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(18)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(19)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(19)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(20)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(20)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(21)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(21)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(22)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(22)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(23)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(23)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(24)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(24)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(25)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(25)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(26)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(26)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(27)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(27)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(28)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(28)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(29)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(29)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(30)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(30)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.qb_d(31)} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.qb_d(31)} -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.qb_d}
load net {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -pin  "inPlaceNTT_DIF_precomp:core:inst" {twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d} -attr xrf 025fe4f7-71f4-4f04-8221-a3a1b92156ae-2406 -attr oid 2403 -attr vt dc -attr @path {/inPlaceNTT_DIF_precomp/twiddle_h:rsci.readB_r_ram_ir_internal_RMASK_B_d}
### END MODULE 

