Title: Summary

A UVM-based verification environment in order to test both the VHDL and the
SystemVerilog version of the AES-128 design.
