Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug 28 13:14:35 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ssd_timing_summary_routed.rpt -pb ssd_timing_summary_routed.pb -rpx ssd_timing_summary_routed.rpx -warn_on_violation
| Design       : ssd
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.299        0.000                      0                    4       12.576        0.000                      0                    4           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
virtual_clock  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.299        0.000                      0                    4       12.576        0.000                      0                    4                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.576ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 i_BTN[2]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            o_ANODE[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (virtual_clock rise@30.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 5.121ns (52.922%)  route 4.555ns (47.078%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            10.000ns
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    P15                                               0.000    10.000 r  i_BTN[2] (IN)
                         net (fo=0)                   0.000    10.000    i_BTN[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  i_BTN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.382    13.833    i_BTN_IBUF[2]
    SLICE_X43Y62         LUT4 (Prop_lut4_I2_O)        0.124    13.957 r  o_ANODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.173    16.130    o_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    19.676 r  o_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.676    o_ANODE[3]
    L16                                                               r  o_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.025    29.975    
                         output delay               -10.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -19.676    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 i_BTN[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            o_ANODE[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (virtual_clock rise@30.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        9.667ns  (logic 5.296ns (54.789%)  route 4.370ns (45.211%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            10.000ns
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    W14                                               0.000    10.000 r  i_BTN[0] (IN)
                         net (fo=0)                   0.000    10.000    i_BTN[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583    11.583 r  i_BTN_IBUF[0]_inst/O
                         net (fo=4, routed)           2.845    14.428    i_BTN_IBUF[0]
    SLICE_X43Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.552 r  o_ANODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525    16.077    o_ANODE_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589    19.667 r  o_ANODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.667    o_ANODE[2]
    M18                                                               r  o_ANODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.025    29.975    
                         output delay               -10.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -19.667    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 i_BTN[2]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            o_ANODE[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (virtual_clock rise@30.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        9.629ns  (logic 5.118ns (53.151%)  route 4.511ns (46.849%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            10.000ns
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    P15                                               0.000    10.000 r  i_BTN[2] (IN)
                         net (fo=0)                   0.000    10.000    i_BTN[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  i_BTN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.843    14.294    i_BTN_IBUF[2]
    SLICE_X42Y78         LUT4 (Prop_lut4_I2_O)        0.124    14.418 r  o_ANODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.667    16.086    o_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543    19.629 r  o_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.629    o_ANODE[0]
    K19                                                               r  o_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.025    29.975    
                         output delay               -10.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -19.629    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 i_BTN[2]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            o_ANODE[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (virtual_clock rise@30.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 5.088ns (54.763%)  route 4.203ns (45.237%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            10.000ns
  Output Delay:           10.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 10.000    10.000    
    P15                                               0.000    10.000 r  i_BTN[2] (IN)
                         net (fo=0)                   0.000    10.000    i_BTN[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  i_BTN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.678    14.128    i_BTN_IBUF[2]
    SLICE_X43Y73         LUT4 (Prop_lut4_I2_O)        0.124    14.252 r  o_ANODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525    15.778    o_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513    19.291 r  o_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.291    o_ANODE[1]
    H17                                                               r  o_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     30.000    30.000 r  
                         ideal clock network latency
                                                      0.000    30.000    
                         clock pessimism              0.000    30.000    
                         clock uncertainty           -0.025    29.975    
                         output delay               -10.000    19.975    
  -------------------------------------------------------------------
                         required time                         19.975    
                         arrival time                         -19.291    
  -------------------------------------------------------------------
                         slack                                  0.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.576ns  (arrival time - required time)
  Source:                 i_BTN[3]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            o_ANODE[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 1.533ns (58.928%)  route 1.068ns (41.072%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    M14                                               0.000     5.000 r  i_BTN[3] (IN)
                         net (fo=0)                   0.000     5.000    i_BTN[3]
    M14                  IBUF (Prop_ibuf_I_O)         0.244     5.244 r  i_BTN_IBUF[3]_inst/O
                         net (fo=4, routed)           0.728     5.972    i_BTN_IBUF[3]
    SLICE_X42Y78         LUT4 (Prop_lut4_I3_O)        0.045     6.017 r  o_ANODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.340     6.358    o_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.244     7.601 r  o_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.601    o_ANODE[0]
    K19                                                               r  o_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -5.000    -4.975    
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                           7.601    
  -------------------------------------------------------------------
                         slack                                 12.576    

Slack (MET) :             12.605ns  (arrival time - required time)
  Source:                 i_BTN[3]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            o_ANODE[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.504ns (57.171%)  route 1.126ns (42.829%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    M14                                               0.000     5.000 r  i_BTN[3] (IN)
                         net (fo=0)                   0.000     5.000    i_BTN[3]
    M14                  IBUF (Prop_ibuf_I_O)         0.244     5.244 r  i_BTN_IBUF[3]_inst/O
                         net (fo=4, routed)           0.846     6.090    i_BTN_IBUF[3]
    SLICE_X43Y73         LUT4 (Prop_lut4_I3_O)        0.045     6.135 r  o_ANODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.280     6.416    o_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     7.630 r  o_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.630    o_ANODE[1]
    H17                                                               r  o_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -5.000    -4.975    
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                           7.630    
  -------------------------------------------------------------------
                         slack                                 12.605    

Slack (MET) :             12.675ns  (arrival time - required time)
  Source:                 i_BTN[3]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            o_ANODE[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.536ns (56.890%)  route 1.164ns (43.110%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    M14                                               0.000     5.000 f  i_BTN[3] (IN)
                         net (fo=0)                   0.000     5.000    i_BTN[3]
    M14                  IBUF (Prop_ibuf_I_O)         0.244     5.244 f  i_BTN_IBUF[3]_inst/O
                         net (fo=4, routed)           0.631     5.875    i_BTN_IBUF[3]
    SLICE_X43Y62         LUT4 (Prop_lut4_I1_O)        0.045     5.920 r  o_ANODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.533     6.453    o_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.247     7.700 r  o_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.700    o_ANODE[3]
    L16                                                               r  o_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -5.000    -4.975    
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                           7.700    
  -------------------------------------------------------------------
                         slack                                 12.675    

Slack (MET) :             12.795ns  (arrival time - required time)
  Source:                 i_BTN[2]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            o_ANODE[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 1.554ns (55.088%)  route 1.267ns (44.912%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    P15                                               0.000     5.000 f  i_BTN[2] (IN)
                         net (fo=0)                   0.000     5.000    i_BTN[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  i_BTN_IBUF[2]_inst/O
                         net (fo=4, routed)           0.986     6.205    i_BTN_IBUF[2]
    SLICE_X43Y83         LUT4 (Prop_lut4_I1_O)        0.045     6.250 r  o_ANODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     6.530    o_ANODE_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         1.290     7.820 r  o_ANODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.820    o_ANODE[2]
    M18                                                               r  o_ANODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -5.000    -4.975    
  -------------------------------------------------------------------
                         required time                          4.975    
                         arrival time                           7.820    
  -------------------------------------------------------------------
                         slack                                 12.795    






