#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002705145e360 .scope module, "lab5_tb" "lab5_tb" 2 6;
 .timescale -9 -12;
P_00000270514450f0 .param/l "BASE_ADDR" 0 2 15, +C4<00000000000000000000000000000000>;
P_0000027051445128 .param/l "CLK_DIV" 0 2 16, +C4<00000000000000000000000000001010>;
v00000270518dcdb0_0 .net "HADDR", 31 0, v00000270514bc560_0;  1 drivers
v00000270518dcbd0_0 .net "HRDATA", 31 0, v00000270518d9c90_0;  1 drivers
v00000270518dd030_0 .net "HWDATA", 31 0, v00000270514bc6a0_0;  1 drivers
v00000270518dc270_0 .net "HWRITE", 0 0, v00000270514bc7e0_0;  1 drivers
v00000270518ddb70_0 .var "clk", 0 0;
v00000270518dc090_0 .net "cs", 0 0, v00000270518d8430_0;  1 drivers
v00000270518dd670_0 .net "miso", 0 0, v00000270518d8250_0;  1 drivers
v00000270518ddcb0_0 .net "mosi", 0 0, v00000270518d9a10_0;  1 drivers
v00000270518ddd50_0 .var "rst", 0 0;
v00000270518dd0d0_0 .net "sclk", 0 0, v00000270518d9290_0;  1 drivers
S_000002705145e4f0 .scope module, "muut" "master" 2 22, 3 1 0, S_000002705145e360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /INPUT 32 "HRDATA_bi";
    .port_info 3 /OUTPUT 32 "HADDR_bo";
    .port_info 4 /OUTPUT 32 "HWDATA_bo";
    .port_info 5 /OUTPUT 1 "HWRITE_o";
P_00000270514454f0 .param/l "OP_ADDR" 1 3 13, C4<00000001>;
P_0000027051445528 .param/l "STATUS_ADDR" 1 3 12, C4<00000000>;
v00000270514bc560_0 .var "HADDR_bo", 31 0;
v00000270514bc420_0 .net "HCLK_i", 0 0, v00000270518ddb70_0;  1 drivers
v00000270514bc600_0 .net "HRDATA_bi", 31 0, v00000270518d9c90_0;  alias, 1 drivers
v00000270514bbb60_0 .net "HRESETn_i", 0 0, v00000270518ddd50_0;  1 drivers
v00000270514bc6a0_0 .var "HWDATA_bo", 31 0;
v00000270514bc7e0_0 .var "HWRITE_o", 0 0;
v00000270514bc880_0 .var "data", 31 0;
S_0000027051476b90 .scope task, "read" "read" 3 33, 3 33 0, S_000002705145e4f0;
 .timescale 0 0;
v00000270514bbf20_0 .var "addr", 31 0;
v00000270514bc740_0 .var "data", 31 0;
E_00000270514c6520 .event posedge, v00000270514bc420_0;
TD_lab5_tb.muut.read ;
    %wait E_00000270514c6520;
    %load/vec4 v00000270514bbf20_0;
    %assign/vec4 v00000270514bc560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270514bc7e0_0, 0;
    %wait E_00000270514c6520;
    %wait E_00000270514c6520;
    %load/vec4 v00000270514bc600_0;
    %assign/vec4 v00000270514bc740_0, 0;
    %wait E_00000270514c6520;
    %end;
S_0000027051476d20 .scope task, "wait_ready" "wait_ready" 3 51, 3 51 0, S_000002705145e4f0;
 .timescale 0 0;
TD_lab5_tb.muut.wait_ready ;
    %fork t_1, S_000002705149baf0;
    %jmp t_0;
    .scope S_000002705149baf0;
t_1 ;
T_1.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270514bbf20_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_0000027051476b90;
    %join;
    %load/vec4 v00000270514bc740_0;
    %store/vec4 v00000270514bc880_0, 0, 32;
    %load/vec4 v00000270514bc880_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %disable S_000002705149baf0;
T_1.2 ;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0000027051476d20;
t_0 %join;
    %fork t_3, S_000002705149bc80;
    %jmp t_2;
    .scope S_000002705149bc80;
t_3 ;
T_1.4 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270514bbf20_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_0000027051476b90;
    %join;
    %load/vec4 v00000270514bc740_0;
    %store/vec4 v00000270514bc880_0, 0, 32;
    %load/vec4 v00000270514bc880_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %disable S_000002705149bc80;
T_1.6 ;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0000027051476d20;
t_2 %join;
    %end;
S_000002705149baf0 .scope begin, "wait_busy" "wait_busy" 3 55, 3 55 0, S_0000027051476d20;
 .timescale 0 0;
S_000002705149bc80 .scope begin, "wait_ready" "wait_ready" 3 63, 3 63 0, S_0000027051476d20;
 .timescale 0 0;
S_000002705147c550 .scope task, "write" "write" 3 15, 3 15 0, S_000002705145e4f0;
 .timescale 0 0;
v00000270514bca60_0 .var "addr", 31 0;
v00000270514bc240_0 .var "data", 31 0;
TD_lab5_tb.muut.write ;
    %wait E_00000270514c6520;
    %load/vec4 v00000270514bca60_0;
    %assign/vec4 v00000270514bc560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270514bc7e0_0, 0;
    %wait E_00000270514c6520;
    %load/vec4 v00000270514bc240_0;
    %assign/vec4 v00000270514bc6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270514bc7e0_0, 0;
    %wait E_00000270514c6520;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270514bc7e0_0, 0;
    %end;
S_000002705147c6e0 .scope module, "pdev" "periph_dev" 2 46, 4 2 0, S_000002705145e360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sclk_i";
    .port_info 1 /INPUT 1 "mosi_i";
    .port_info 2 /OUTPUT 1 "miso_o";
    .port_info 3 /INPUT 1 "cs_i";
P_000002705147c870 .param/l "ADDR_CTR_VAL" 1 4 47, +C4<00000000000000000000000000001111>;
P_000002705147c8a8 .param/l "DATA_CTR_VAL" 1 4 48, +C4<00000000000000000000000000011110>;
P_000002705147c8e0 .param/l "OP_ADDR" 1 4 10, C4<00000001>;
P_000002705147c918 .param/l "RESET_ADDR" 1 4 9, C4<00000000>;
P_000002705147c950 .param/l "STATE0" 1 4 39, +C4<00000000000000000000000000000000>;
P_000002705147c988 .param/l "STATE1" 1 4 40, +C4<00000000000000000000000000000001>;
v00000270518d7a00_0 .net *"_ivl_1", 30 0, L_00000270518dd3f0;  1 drivers
v00000270518d7dc0_0 .var "a_r", 7 0;
v00000270518d7b40_0 .var "addr_r", 7 0;
v00000270518d7f00_0 .var "b_r", 7 0;
v00000270518d93d0_0 .net "busy", 0 0, v00000270518d7460_0;  1 drivers
v00000270518d87f0_0 .net "cs_i", 0 0, v00000270518d8430_0;  alias, 1 drivers
v00000270518d96f0_0 .var "ctr_r", 6 0;
v00000270518d8250_0 .var "miso_o", 0 0;
v00000270518d8c50_0 .net "mosi_i", 0 0, v00000270518d9a10_0;  alias, 1 drivers
v00000270518d9e70_0 .var "rst_r", 0 0;
v00000270518d8cf0_0 .net "rx_data_buf_next", 31 0, L_00000270518dd490;  1 drivers
v00000270518d8b10_0 .var "rx_data_buf_r", 31 0;
v00000270518d8f70_0 .net "sclk_i", 0 0, v00000270518d9290_0;  alias, 1 drivers
v00000270518d86b0_0 .var "start_r", 0 0;
v00000270518d9ab0_0 .var "state_r", 0 0;
v00000270518d9330_0 .var "tx_data_buf_r", 31 0;
v00000270518d9bf0_0 .net "y", 15 0, v00000270518d7780_0;  1 drivers
E_00000270514c7060 .event negedge, v00000270518d62e0_0;
L_00000270518dd3f0 .part v00000270518d8b10_0, 0, 31;
L_00000270518dd490 .concat [ 1 31 0 0], v00000270518d9a10_0, L_00000270518dd3f0;
S_0000027051576670 .scope module, "calc_unit" "dev" 4 26, 5 3 0, S_000002705147c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 8 "x_bi";
    .port_info 3 /INPUT 8 "y_bi";
    .port_info 4 /INPUT 1 "start_i";
    .port_info 5 /OUTPUT 16 "y_bo";
    .port_info 6 /OUTPUT 1 "rdy_o";
P_0000027051576800 .param/l "CALC_B" 1 5 56, +C4<00000000000000000000000000000110>;
P_0000027051576838 .param/l "CALC_MULT_S1" 1 5 53, +C4<00000000000000000000000000000011>;
P_0000027051576870 .param/l "CALC_MULT_S1_START" 1 5 52, +C4<00000000000000000000000000000010>;
P_00000270515768a8 .param/l "CALC_MULT_S2" 1 5 55, +C4<00000000000000000000000000000101>;
P_00000270515768e0 .param/l "CALC_MULT_S2_START" 1 5 54, +C4<00000000000000000000000000000100>;
P_0000027051576918 .param/l "CALC_MULT_S3" 1 5 59, +C4<00000000000000000000000000001001>;
P_0000027051576950 .param/l "CALC_S" 1 5 58, +C4<00000000000000000000000000001000>;
P_0000027051576988 .param/l "CMP_B" 1 5 57, +C4<00000000000000000000000000000111>;
P_00000270515769c0 .param/l "CMP_S" 1 5 51, +C4<00000000000000000000000000000001>;
P_00000270515769f8 .param/l "FINISH" 1 5 61, +C4<00000000000000000000000000001011>;
P_0000027051576a30 .param/l "FINISH_START" 1 5 60, +C4<00000000000000000000000000001010>;
P_0000027051576a68 .param/l "IDLE" 1 5 50, +C4<00000000000000000000000000000000>;
P_0000027051576aa0 .param/l "N" 1 5 48, +C4<00000000000000000000000000100000>;
L_00000270518de130 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000270518d7aa0_0 .net/2u *"_ivl_0", 15 0, L_00000270518de130;  1 drivers
v00000270518d73c0_0 .var/s "a1_op1", 31 0;
v00000270518d6420_0 .var/s "a1_op2", 31 0;
v00000270518d6e20_0 .net/s "a1_res", 31 0, L_00000270518dd710;  1 drivers
v00000270518d64c0_0 .var/s "a2_op1", 31 0;
v00000270518d7960_0 .var/s "a2_op2", 31 0;
v00000270518d6560_0 .net/s "a2_res", 31 0, L_00000270518dc950;  1 drivers
v00000270518d6ce0_0 .var "b_r", 31 0;
v00000270518d66a0_0 .net "clk_i", 0 0, v00000270518d9290_0;  alias, 1 drivers
v00000270518d78c0_0 .net "m1_busy", 0 0, v00000270518d6060_0;  1 drivers
v00000270518d7c80_0 .var "m1_op1", 31 0;
v00000270518d6c40_0 .var "m1_op2", 31 0;
v00000270518d6740_0 .net "m1_res", 31 0, L_00000270518dc130;  1 drivers
v00000270518d6d80_0 .net "m1_res16", 15 0, v00000270518d6240_0;  1 drivers
v00000270518d7280_0 .var "m1_start", 0 0;
v00000270518d7460_0 .var "rdy_o", 0 0;
v00000270518d6f60_0 .net "rst_i", 0 0, v00000270518d9e70_0;  1 drivers
v00000270518d7500_0 .var/s "s_r", 31 0;
v00000270518d6ec0_0 .net "start_i", 0 0, v00000270518d86b0_0;  1 drivers
v00000270518d75a0_0 .var "state_r", 3 0;
v00000270518d7d20_0 .net "x_bi", 7 0, v00000270518d7dc0_0;  1 drivers
v00000270518d7640_0 .var "x_r", 31 0;
v00000270518d67e0_0 .var "y1", 31 0;
v00000270518d76e0_0 .net "y_bi", 7 0, v00000270518d7f00_0;  1 drivers
v00000270518d7780_0 .var "y_bo", 15 0;
v00000270518d7820_0 .var "y_r", 31 0;
L_00000270518dc130 .concat [ 16 16 0 0], v00000270518d6240_0, L_00000270518de130;
L_00000270518dd7b0 .part v00000270518d7c80_0, 0, 8;
L_00000270518dd350 .part v00000270518d6c40_0, 0, 8;
S_00000270514a6590 .scope module, "a1" "adder" 5 19, 6 1 0, S_0000027051576670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_bi";
    .port_info 1 /INPUT 32 "b_bi";
    .port_info 2 /OUTPUT 32 "c_bo";
v00000270514bbc00_0 .net "a_bi", 31 0, v00000270518d73c0_0;  1 drivers
v00000270514bbd40_0 .net "b_bi", 31 0, v00000270518d6420_0;  1 drivers
v00000270514bbde0_0 .net "c_bo", 31 0, L_00000270518dd710;  alias, 1 drivers
L_00000270518dd710 .arith/sum 32, v00000270518d73c0_0, v00000270518d6420_0;
S_00000270514a6720 .scope module, "a2" "adder" 5 25, 6 1 0, S_0000027051576670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_bi";
    .port_info 1 /INPUT 32 "b_bi";
    .port_info 2 /OUTPUT 32 "c_bo";
v00000270514bbe80_0 .net "a_bi", 31 0, v00000270518d64c0_0;  1 drivers
v00000270518d7000_0 .net "b_bi", 31 0, v00000270518d7960_0;  1 drivers
v00000270518d7e60_0 .net "c_bo", 31 0, L_00000270518dc950;  alias, 1 drivers
L_00000270518dc950 .arith/sum 32, v00000270518d64c0_0, v00000270518d7960_0;
S_000002705150ec70 .scope module, "m1" "mult" 5 36, 7 1 0, S_0000027051576670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 8 "a_bi";
    .port_info 4 /INPUT 8 "b_bi";
    .port_info 5 /OUTPUT 16 "y_bo";
    .port_info 6 /OUTPUT 1 "busy_o";
P_0000027051576cb0 .param/l "END" 1 7 17, C4<10>;
P_0000027051576ce8 .param/l "IDLE" 1 7 15, C4<00>;
P_0000027051576d20 .param/l "WORK" 1 7 16, C4<01>;
L_00000270514a7fa0 .functor AND 8, v00000270518d7140_0, L_00000270518dde90, C4<11111111>, C4<11111111>;
v00000270518d70a0_0 .net *"_ivl_1", 0 0, L_00000270518dc8b0;  1 drivers
v00000270518d6100_0 .net *"_ivl_2", 7 0, L_00000270518dde90;  1 drivers
v00000270518d6a60_0 .net *"_ivl_6", 15 0, L_00000270518dd170;  1 drivers
L_00000270518de178 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000270518d6920_0 .net *"_ivl_9", 7 0, L_00000270518de178;  1 drivers
v00000270518d7140_0 .var "a", 7 0;
v00000270518d69c0_0 .net "a_bi", 7 0, L_00000270518dd7b0;  1 drivers
v00000270518d7be0_0 .var "b", 7 0;
v00000270518d6ba0_0 .net "b_bi", 7 0, L_00000270518dd350;  1 drivers
v00000270518d6060_0 .var "busy_o", 0 0;
v00000270518d62e0_0 .net "clk_i", 0 0, v00000270518d9290_0;  alias, 1 drivers
v00000270518d71e0_0 .var "ctr", 2 0;
v00000270518d7320_0 .var "part_res", 15 0;
v00000270518d61a0_0 .net "part_sum", 7 0, L_00000270514a7fa0;  1 drivers
v00000270518d6b00_0 .net "rst_i", 0 0, v00000270518d9e70_0;  alias, 1 drivers
v00000270518d6600_0 .net "shifted_part_sum", 15 0, L_00000270518dd210;  1 drivers
v00000270518d6880_0 .net "start_i", 0 0, v00000270518d7280_0;  1 drivers
v00000270518d6380_0 .var "state", 1 0;
v00000270518d6240_0 .var "y_bo", 15 0;
E_00000270514c7860 .event posedge, v00000270518d62e0_0;
L_00000270518dc8b0 .part/v v00000270518d7be0_0, v00000270518d71e0_0, 1;
LS_00000270518dde90_0_0 .concat [ 1 1 1 1], L_00000270518dc8b0, L_00000270518dc8b0, L_00000270518dc8b0, L_00000270518dc8b0;
LS_00000270518dde90_0_4 .concat [ 1 1 1 1], L_00000270518dc8b0, L_00000270518dc8b0, L_00000270518dc8b0, L_00000270518dc8b0;
L_00000270518dde90 .concat [ 4 4 0 0], LS_00000270518dde90_0_0, LS_00000270518dde90_0_4;
L_00000270518dd170 .concat [ 8 8 0 0], L_00000270514a7fa0, L_00000270518de178;
L_00000270518dd210 .shift/l 16, L_00000270518dd170, v00000270518d71e0_0;
S_000002705150ee00 .scope module, "suut" "slave" 2 32, 8 3 0, S_000002705145e360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /OUTPUT 32 "HRDATA_bo";
    .port_info 3 /INPUT 32 "HADDR_bi";
    .port_info 4 /INPUT 32 "HWDATA_bi";
    .port_info 5 /INPUT 1 "HWRITE_i";
    .port_info 6 /OUTPUT 1 "sclk_o";
    .port_info 7 /OUTPUT 1 "mosi_o";
    .port_info 8 /INPUT 1 "miso_i";
    .port_info 9 /OUTPUT 1 "cs_o";
P_0000027051445270 .param/l "BASE_ADDR" 0 8 18, +C4<00000000000000000000000000000000>;
P_00000270514452a8 .param/l "CLK_DIV" 0 8 19, +C4<00000000000000000000000000000101>;
v00000270518d9970_0 .net "HADDR_bi", 31 0, v00000270514bc560_0;  alias, 1 drivers
v00000270518dc770_0 .net "HCLK_i", 0 0, v00000270518ddb70_0;  alias, 1 drivers
v00000270518dd530_0 .net "HRDATA_bo", 31 0, v00000270518d9c90_0;  alias, 1 drivers
v00000270518dd5d0_0 .net "HRESETn_i", 0 0, v00000270518ddd50_0;  alias, 1 drivers
v00000270518dcb30_0 .net "HWDATA_bi", 31 0, v00000270514bc6a0_0;  alias, 1 drivers
v00000270518dddf0_0 .net "HWRITE_i", 0 0, v00000270514bc7e0_0;  alias, 1 drivers
v00000270518dcc70_0 .net "busy", 0 0, v00000270518d8890_0;  1 drivers
v00000270518dc630_0 .net "cs_o", 0 0, v00000270518d8430_0;  alias, 1 drivers
v00000270518dcd10_0 .net "data_rx", 31 0, v00000270518d8750_0;  1 drivers
v00000270518dcf90_0 .net "data_rx_wr", 0 0, v00000270518d89d0_0;  1 drivers
v00000270518dce50_0 .net "data_tx", 31 0, v00000270518d9650_0;  1 drivers
v00000270518dd8f0_0 .net "data_tx_wr", 0 0, v00000270518d9470_0;  1 drivers
v00000270518dda30_0 .net "miso_i", 0 0, v00000270518d8250_0;  alias, 1 drivers
v00000270518ddad0_0 .net "mosi_o", 0 0, v00000270518d9a10_0;  alias, 1 drivers
v00000270518ddf30_0 .net "sclk_o", 0 0, v00000270518d9290_0;  alias, 1 drivers
L_00000270518dcef0 .reduce/nor v00000270518ddd50_0;
S_000002705146b190 .scope module, "bus_ctrl" "bus_slave" 8 45, 9 1 0, S_000002705150ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK_i";
    .port_info 1 /INPUT 1 "HRESETn_i";
    .port_info 2 /OUTPUT 32 "HRDATA_bo";
    .port_info 3 /INPUT 32 "HADDR_bi";
    .port_info 4 /INPUT 32 "HWDATA_bi";
    .port_info 5 /INPUT 1 "HWRITE_i";
    .port_info 6 /INPUT 32 "data_rx_bi";
    .port_info 7 /INPUT 1 "data_rx_wr_i";
    .port_info 8 /INPUT 1 "busy_i";
    .port_info 9 /OUTPUT 32 "data_tx_bo";
    .port_info 10 /OUTPUT 1 "data_tx_wr_o";
P_00000270514b8640 .param/l "BASE_ADDR" 0 9 17, +C4<00000000000000000000000000000000>;
P_00000270514b8678 .param/l "DATA_RX_ADDR" 1 9 21, +C4<000000000000000000000000000000010>;
P_00000270514b86b0 .param/l "DATA_TX_ADDR" 1 9 20, +C4<000000000000000000000000000000001>;
P_00000270514b86e8 .param/l "STATUS_REG_ADDR" 1 9 19, +C4<000000000000000000000000000000000>;
v00000270518d8110_0 .net "HADDR_bi", 31 0, v00000270514bc560_0;  alias, 1 drivers
v00000270518d8390_0 .net "HCLK_i", 0 0, v00000270518ddb70_0;  alias, 1 drivers
v00000270518d9c90_0 .var "HRDATA_bo", 31 0;
v00000270518d95b0_0 .net "HRESETn_i", 0 0, v00000270518ddd50_0;  alias, 1 drivers
v00000270518d9d30_0 .net "HWDATA_bi", 31 0, v00000270514bc6a0_0;  alias, 1 drivers
v00000270518d8d90_0 .net "HWRITE_i", 0 0, v00000270514bc7e0_0;  alias, 1 drivers
v00000270518d9dd0_0 .net "busy_i", 0 0, v00000270518d8890_0;  alias, 1 drivers
v00000270518d9150_0 .net "data_rx_bi", 31 0, v00000270518d8750_0;  alias, 1 drivers
v00000270518d9790_0 .var "data_rx_r", 31 0;
v00000270518d8570_0 .net "data_rx_wr_i", 0 0, v00000270518d89d0_0;  alias, 1 drivers
v00000270518d9650_0 .var "data_tx_bo", 31 0;
v00000270518d9470_0 .var "data_tx_wr_o", 0 0;
v00000270518d8e30_0 .var "status_r", 7 0;
S_000002705146b320 .scope module, "spimaster" "spi_master" 8 27, 10 1 0, S_000002705150ee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /OUTPUT 1 "sclk_o";
    .port_info 3 /OUTPUT 1 "mosi_o";
    .port_info 4 /INPUT 1 "miso_i";
    .port_info 5 /OUTPUT 1 "cs_o";
    .port_info 6 /OUTPUT 32 "data_rx_bo";
    .port_info 7 /OUTPUT 1 "data_rx_wr_o";
    .port_info 8 /OUTPUT 1 "busy_o";
    .port_info 9 /INPUT 32 "data_tx_bi";
    .port_info 10 /INPUT 1 "data_tx_wr_i";
P_00000270514b0160 .param/l "CLK_DIV" 0 10 18, +C4<00000000000000000000000000000101>;
P_00000270514b0198 .param/l "IDLE" 1 10 20, +C4<00000000000000000000000000000000>;
P_00000270514b01d0 .param/l "TRANS" 1 10 21, +C4<00000000000000000000000000000001>;
L_00000270514a8390 .functor AND 1, L_00000270518dd2b0, L_00000270518dc810, C4<1>, C4<1>;
L_00000270518de058 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v00000270518d8ed0_0 .net/2u *"_ivl_0", 31 0, L_00000270518de058;  1 drivers
v00000270518d8070_0 .net *"_ivl_10", 0 0, L_00000270518dc810;  1 drivers
v00000270518d82f0_0 .net *"_ivl_2", 0 0, L_00000270518dd2b0;  1 drivers
v00000270518d91f0_0 .net *"_ivl_4", 31 0, L_00000270518ddc10;  1 drivers
L_00000270518de0a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000270518d81b0_0 .net *"_ivl_7", 30 0, L_00000270518de0a0;  1 drivers
L_00000270518de0e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000270518d9510_0 .net/2u *"_ivl_8", 31 0, L_00000270518de0e8;  1 drivers
v00000270518d8890_0 .var "busy_o", 0 0;
v00000270518d9f10_0 .var "clk_div_r", 31 0;
v00000270518d8610_0 .net "clk_i", 0 0, v00000270518ddb70_0;  alias, 1 drivers
v00000270518d8430_0 .var "cs_o", 0 0;
v00000270518d84d0_0 .var "ctr_r", 6 0;
v00000270518d8750_0 .var "data_rx_bo", 31 0;
v00000270518d8930_0 .var "data_rx_buf_r", 31 0;
v00000270518d89d0_0 .var "data_rx_wr_o", 0 0;
v00000270518d8a70_0 .net "data_tx_bi", 31 0, v00000270518d9650_0;  alias, 1 drivers
v00000270518d9b50_0 .var "data_tx_buf_r", 31 0;
v00000270518d8bb0_0 .net "data_tx_wr_i", 0 0, v00000270518d9470_0;  alias, 1 drivers
v00000270518d9010_0 .net "miso_i", 0 0, v00000270518d8250_0;  alias, 1 drivers
v00000270518d9a10_0 .var "mosi_o", 0 0;
v00000270518d90b0_0 .net "rst_i", 0 0, L_00000270518dcef0;  1 drivers
v00000270518d9290_0 .var "sclk_o", 0 0;
v00000270518d9830_0 .net "sclk_posedge", 0 0, L_00000270514a8390;  1 drivers
v00000270518d98d0_0 .var "state_r", 1 0;
L_00000270518dd2b0 .cmp/eq 32, v00000270518d9f10_0, L_00000270518de058;
L_00000270518ddc10 .concat [ 1 31 0 0], v00000270518d9290_0, L_00000270518de0a0;
L_00000270518dc810 .cmp/eq 32, L_00000270518ddc10, L_00000270518de0e8;
    .scope S_000002705145e4f0;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000270514bc880_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000002705145e4f0;
T_4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000270514bca60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000270514bc240_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002705147c550;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_0000027051476d20;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000270514bca60_0, 0, 32;
    %pushi/vec4 66056, 0, 32;
    %store/vec4 v00000270514bc240_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002705147c550;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_0000027051476d20;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000270514bca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270514bc240_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002705147c550;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_0000027051476d20;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000270514bca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270514bc240_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002705147c550;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_0000027051476d20;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000270514bbf20_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_0000027051476b90;
    %join;
    %load/vec4 v00000270514bc740_0;
    %store/vec4 v00000270514bc880_0, 0, 32;
    %vpi_call 3 87 "$display", "READ DATA | data: %h", v00000270514bc880_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000270514bca60_0, 0, 32;
    %pushi/vec4 66052, 0, 32;
    %store/vec4 v00000270514bc240_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002705147c550;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_0000027051476d20;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000270514bca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270514bc240_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002705147c550;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_0000027051476d20;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000270514bca60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000270514bc240_0, 0, 32;
    %fork TD_lab5_tb.muut.write, S_000002705147c550;
    %join;
    %fork TD_lab5_tb.muut.wait_ready, S_0000027051476d20;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000270514bbf20_0, 0, 32;
    %fork TD_lab5_tb.muut.read, S_0000027051476b90;
    %join;
    %load/vec4 v00000270514bc740_0;
    %store/vec4 v00000270514bc880_0, 0, 32;
    %vpi_call 3 96 "$display", "READ DATA | data: %h", v00000270514bc880_0 {0 0 0};
    %vpi_call 3 98 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002705146b320;
T_5 ;
    %wait E_00000270514c6520;
    %load/vec4 v00000270518d90b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d9f10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000270518d84d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d8930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d9290_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000270518d8890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000270518d9f10_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000270518d9f10_0, 0;
    %load/vec4 v00000270518d9f10_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v00000270518d9290_0;
    %inv;
    %assign/vec4 v00000270518d9290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d9f10_0, 0;
    %load/vec4 v00000270518d9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v00000270518d84d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000270518d84d0_0, 0;
    %load/vec4 v00000270518d8930_0;
    %parti/s 31, 0, 2;
    %load/vec4 v00000270518d9010_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000270518d8930_0, 0;
T_5.6 ;
T_5.4 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002705146b320;
T_6 ;
    %wait E_00000270514c6520;
    %load/vec4 v00000270518d90b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d9b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d9a10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000270518d8bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000270518d8a70_0;
    %assign/vec4 v00000270518d9b50_0, 0;
T_6.2 ;
    %load/vec4 v00000270518d9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000270518d9b50_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v00000270518d9a10_0, 0;
    %load/vec4 v00000270518d9b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000270518d9b50_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002705146b320;
T_7 ;
    %wait E_00000270514c6520;
    %load/vec4 v00000270518d90b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000270518d98d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d8890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d8430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d89d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000270518d98d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000270518d98d0_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d89d0_0, 0;
    %load/vec4 v00000270518d8bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d8890_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000270518d98d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d8430_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000270518d84d0_0, 0;
T_7.6 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v00000270518d84d0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d8430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d8890_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000270518d84d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000270518d98d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d89d0_0, 0;
    %load/vec4 v00000270518d8930_0;
    %assign/vec4 v00000270518d8750_0, 0;
T_7.8 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002705146b190;
T_8 ;
    %wait E_00000270514c6520;
    %load/vec4 v00000270518d95b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d9c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d9650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d9470_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d9470_0, 0;
    %load/vec4 v00000270518d8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000270518d8110_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v00000270518d9d30_0;
    %assign/vec4 v00000270518d9650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d9470_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000270518d8110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d9c90_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000270518d8e30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000270518d9c90_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v00000270518d9650_0;
    %assign/vec4 v00000270518d9c90_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v00000270518d9790_0;
    %assign/vec4 v00000270518d9c90_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002705146b190;
T_9 ;
    %wait E_00000270514c6520;
    %load/vec4 v00000270518d95b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000270518d8e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d9790_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v00000270518d9dd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000270518d8e30_0, 0;
    %load/vec4 v00000270518d8570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000270518d9150_0;
    %assign/vec4 v00000270518d9790_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002705150ec70;
T_10 ;
    %wait E_00000270514c7860;
    %load/vec4 v00000270518d6b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000270518d71e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d6060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000270518d7320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000270518d6380_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000270518d6380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000270518d6380_0, 0;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v00000270518d6880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000270518d6380_0, 0;
    %load/vec4 v00000270518d69c0_0;
    %assign/vec4 v00000270518d7140_0, 0;
    %load/vec4 v00000270518d6ba0_0;
    %assign/vec4 v00000270518d7be0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000270518d71e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000270518d7320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d6060_0, 0;
T_10.7 ;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v00000270518d71e0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000270518d6380_0, 0;
T_10.9 ;
    %load/vec4 v00000270518d7320_0;
    %load/vec4 v00000270518d6600_0;
    %add;
    %assign/vec4 v00000270518d7320_0, 0;
    %load/vec4 v00000270518d71e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000270518d71e0_0, 0;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v00000270518d7320_0;
    %assign/vec4 v00000270518d6240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d6060_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000270518d6380_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027051576670;
T_11 ;
    %wait E_00000270514c7860;
    %load/vec4 v00000270518d6f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d7640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d7c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d6c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d7280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d73c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d6420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d64c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d7960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000270518d7780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d7820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d7460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d7500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d67e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000270518d75a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.2 ;
    %load/vec4 v00000270518d6ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v00000270518d7d20_0;
    %pad/u 32;
    %assign/vec4 v00000270518d7640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d7820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d7460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d6ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000270518d7500_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v00000270518d73c0_0, 0;
    %pushi/vec4 4294967294, 0, 32;
    %assign/vec4 v00000270518d6420_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
T_11.15 ;
    %jmp T_11.14;
T_11.3 ;
    %load/vec4 v00000270518d6e20_0;
    %assign/vec4 v00000270518d7500_0, 0;
    %load/vec4 v00000270518d6e20_0;
    %cmpi/s 4294967293, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.17, 5;
    %load/vec4 v00000270518d7820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000270518d7820_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000270518d7c80_0, 0;
    %load/vec4 v00000270518d7820_0;
    %assign/vec4 v00000270518d6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d7280_0, 0;
    %load/vec4 v00000270518d7820_0;
    %assign/vec4 v00000270518d73c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000270518d6420_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v00000270518d7820_0;
    %assign/vec4 v00000270518d67e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d7280_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
T_11.18 ;
    %jmp T_11.14;
T_11.4 ;
    %load/vec4 v00000270518d78c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.19, 4;
    %load/vec4 v00000270518d67e0_0;
    %assign/vec4 v00000270518d7c80_0, 0;
    %load/vec4 v00000270518d76e0_0;
    %pad/u 32;
    %assign/vec4 v00000270518d6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d7280_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
T_11.19 ;
    %jmp T_11.14;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d7280_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
    %jmp T_11.14;
T_11.6 ;
    %load/vec4 v00000270518d78c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.21, 4;
    %load/vec4 v00000270518d6740_0;
    %pad/u 16;
    %assign/vec4 v00000270518d7780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d7460_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
T_11.21 ;
    %jmp T_11.14;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d7280_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
    %jmp T_11.14;
T_11.8 ;
    %load/vec4 v00000270518d78c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.23, 4;
    %load/vec4 v00000270518d6740_0;
    %assign/vec4 v00000270518d7c80_0, 0;
    %load/vec4 v00000270518d6e20_0;
    %assign/vec4 v00000270518d6c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d7280_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
T_11.23 ;
    %jmp T_11.14;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d7280_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
    %jmp T_11.14;
T_11.10 ;
    %load/vec4 v00000270518d78c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.25, 4;
    %load/vec4 v00000270518d6740_0;
    %assign/vec4 v00000270518d73c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000270518d6420_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
T_11.25 ;
    %jmp T_11.14;
T_11.11 ;
    %load/vec4 v00000270518d6e20_0;
    %load/vec4 v00000270518d7500_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v00000270518d6ce0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
    %jmp T_11.14;
T_11.12 ;
    %load/vec4 v00000270518d6ce0_0;
    %load/vec4 v00000270518d7640_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.27, 5;
    %load/vec4 v00000270518d7640_0;
    %assign/vec4 v00000270518d73c0_0, 0;
    %load/vec4 v00000270518d6ce0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %assign/vec4 v00000270518d6420_0, 0;
    %load/vec4 v00000270518d7820_0;
    %assign/vec4 v00000270518d64c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000270518d7960_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
    %jmp T_11.28;
T_11.27 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
T_11.28 ;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v00000270518d6ce0_0;
    %load/vec4 v00000270518d7640_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.29, 5;
    %load/vec4 v00000270518d6e20_0;
    %assign/vec4 v00000270518d7640_0, 0;
    %load/vec4 v00000270518d6560_0;
    %assign/vec4 v00000270518d7820_0, 0;
T_11.29 ;
    %load/vec4 v00000270518d7500_0;
    %assign/vec4 v00000270518d73c0_0, 0;
    %pushi/vec4 4294967293, 0, 32;
    %assign/vec4 v00000270518d6420_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000270518d75a0_0, 0;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002705147c6e0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270518d9ab0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000270518d96f0_0, 0, 7;
    %end;
    .thread T_12;
    .scope S_000002705147c6e0;
T_13 ;
    %wait E_00000270514c7860;
    %load/vec4 v00000270518d9330_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v00000270518d8250_0, 0;
    %load/vec4 v00000270518d9ab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v00000270518d93d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000270518d9bf0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000270518d9330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d8250_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000270518d9330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000270518d9330_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002705147c6e0;
T_14 ;
    %wait E_00000270514c7060;
    %load/vec4 v00000270518d87f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000270518d9ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d86b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000270518d96f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d9e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d9ab0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000270518d96f0_0, 0;
    %load/vec4 v00000270518d8cf0_0;
    %assign/vec4 v00000270518d8b10_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v00000270518d96f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000270518d96f0_0, 0;
    %load/vec4 v00000270518d8cf0_0;
    %assign/vec4 v00000270518d8b10_0, 0;
    %load/vec4 v00000270518d96f0_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v00000270518d8b10_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000270518d7b40_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000270518d9ab0_0, 0;
    %load/vec4 v00000270518d7b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v00000270518d93d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.11, 4;
    %load/vec4 v00000270518d8cf0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v00000270518d7dc0_0, 0;
    %load/vec4 v00000270518d8cf0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000270518d7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000270518d86b0_0, 0;
T_14.11 ;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v00000270518d8cf0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000270518d9e70_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002705145e360;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v00000270518ddb70_0;
    %inv;
    %store/vec4 v00000270518ddb70_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000002705145e360;
T_16 ;
    %vpi_call 2 57 "$dumpfile", "time.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002705145e360 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270518ddb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270518ddd50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270518ddd50_0, 0, 1;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "lab5_tb.v";
    "./master.v";
    "./periph_dev.v";
    "./dev.v";
    "./adder.v";
    "./mult.v";
    "./slave.v";
    "./bus_slave.v";
    "./spi_master.v";
