// Seed: 1506349551
module module_0 ();
  parameter id_1 = (1'd0), id_2 = 1;
  task id_3;
    id_3 <= 1;
  endtask
  assign module_2.id_0 = 0;
  always id_3 <= -1;
endmodule
program module_1 #(
    parameter id_0 = 32'd49,
    parameter id_1 = 32'd93
) (
    output supply1 _id_0,
    input  uwire   _id_1
);
  logic [id_1 : id_0  ==  id_0] id_3;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endprogram
module module_2 (
    input wire id_0
);
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_4 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire _id_4;
  output wand id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = -1;
  logic id_6;
  parameter id_7 = 1;
  logic [-1 'h0 : id_4] id_8;
endmodule
