#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Dec 21 14:38:07 2024
# Process ID: 21948
# Current directory: C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11024 C:\Users\fossu\Desktop\SHA3_imp\F_Permutation_Dilithium_\F_Permutation_Dilithium.xpr
# Log file: C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/vivado.log
# Journal file: C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1443.656 ; gain = 343.555
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'F_Permutation_Dilithium_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.688 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1484.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "F_Permutation_Dilithium_tb_behav -key {Behavioral:sim_1:Functional:F_Permutation_Dilithium_tb} -tclbatch {F_Permutation_Dilithium_tb.tcl} -view {C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium_tb_behav.wcfg
WARNING: Simulation object /F_Permutation_Dilithium_tb/uut/roundA_/a was not found in the design.
WARNING: Simulation object /F_Permutation_Dilithium_tb/uut/roundA_/a[4] was not found in the design.
WARNING: Simulation object /F_Permutation_Dilithium_tb/uut/roundA_/a[3] was not found in the design.
WARNING: Simulation object /F_Permutation_Dilithium_tb/uut/roundA_/a[2] was not found in the design.
WARNING: Simulation object /F_Permutation_Dilithium_tb/uut/roundA_/a[1] was not found in the design.
WARNING: Simulation object /F_Permutation_Dilithium_tb/uut/roundA_/a[0] was not found in the design.
source F_Permutation_Dilithium_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'F_Permutation_Dilithium_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1529.414 ; gain = 44.727
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'F_Permutation_Dilithium_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1561.969 ; gain = 0.000
current_wave_config {F_Permutation_Dilithium_tb_behav.wcfg}
F_Permutation_Dilithium_tb_behav.wcfg
add_wave {{/F_Permutation_Dilithium_tb/uut/i}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1570.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1570.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.094 ; gain = 0.000
current_wave_config {F_Permutation_Dilithium_tb_behav.wcfg}
F_Permutation_Dilithium_tb_behav.wcfg
add_wave {{/F_Permutation_Dilithium_tb/uut/update}} {{/F_Permutation_Dilithium_tb/uut/accept}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
current_wave_config {F_Permutation_Dilithium_tb_behav.wcfg}
F_Permutation_Dilithium_tb_behav.wcfg
add_wave {{/F_Permutation_Dilithium_tb/uut/calc}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1693.094 ; gain = 0.000
current_wave_config {F_Permutation_Dilithium_tb_behav.wcfg}
F_Permutation_Dilithium_tb_behav.wcfg
add_wave {{/F_Permutation_Dilithium_tb/uut/i_sti_buf}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: bd18247731aa46ea2ea779abd78e6568f8849f662e1707c0b886d7ae214195a4b26783ee5098484b52343ffb537f2a5fc747566d94ec52b40d5b4f55c5d26012b3986a01c672f772ff260b91acd9c45dcdf96ca7670ddee7e43464eb7856a1cffb75737ddb4f1e7bfdadf9fc71d58cb8e9e9993f0d08b8bf42e1987c4d0a5ae9d4e515494386b4ee2412580f6fce23718c119766d22474fcf6892fb1664d0386aa5a037c5b923fcd634d25fe547c7d9eb7c84ba1b955299acbcbd78a42c9509b07ba7b2ac6233f8d.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: bd18247731aa46ea2ea779abd78e6568f8849f662e1707c0b886d7ae214195a4b26783ee5098484b52343ffb537f2a5fc747566d94ec52b40d5b4f55c5d26012b3986a01c672f772ff260b91acd9c45dcdf96ca7670ddee7e43464eb7856a1cffb75737ddb4f1e7bfdadf9fc71d58cb8e9e9993f0d08b8bf42e1987c4d0a5ae9d4e515494386b4ee2412580f6fce23718c119766d22474fcf6892fb1664d0386aa5a037c5b923fcd634d25fe547c7d9eb7c84ba1b955299acbcbd78a42c9509b07ba7b2ac6233f8d.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.094 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj F_Permutation_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sim_1/imports/SHA3_imp/F_Permutation_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'F_Permutation_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot F_Permutation_Dilithium_tb_behav xil_defaultlib.F_Permutation_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_imp/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/SHA3_imp/F_Permutation_Dilithium_/F_Permutation_Dilithium.srcs/sources_1/imports/SHA3_ALL_IN_Fossum/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.F_Permutation_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot F_Permutation_Dilithium_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
out: 3a57e5f8d46e870ac77535c8d40d08799670ec34d262d04904cdc2f38963bbdc4965bed9f7aeed8a254aa9b2abc9df886f6380fd372be78526647f4427b96f76e75be75d3578ae27bd67477ddf23fd59573f9e4abf69641b2bae16bc6a974fbfa78e47e9be57fc49c942b7307412c7a799a5f72cad108590d420a71143ce51fbe3abe6206ee758b7eab82226848a672f3414b45bfae7542cf535283ad118cf63a16188b09bfa9ac753f7212295b47fcdbdcb576486eebf7273e8ef497930e94a1a069966e58bf3c0.
out: bd18247731aa46ea2ea779abd78e6568f8849f662e1707c0b886d7ae214195a4b26783ee5098484b52343ffb537f2a5fc747566d94ec52b40d5b4f55c5d26012b3986a01c672f772ff260b91acd9c45dcdf96ca7670ddee7e43464eb7856a1cffb75737ddb4f1e7bfdadf9fc71d58cb8e9e9993f0d08b8bf42e1987c4d0a5ae9d4e515494386b4ee2412580f6fce23718c119766d22474fcf6892fb1664d0386aa5a037c5b923fcd634d25fe547c7d9eb7c84ba1b955299acbcbd78a42c9509b07ba7b2ac6233f8d.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 06:45:52 2024...
