# Efficiency: caching
_COSC 208, Introduction to Computer Systems, 2023-04-07_

## Announcements
* DEI assignment 3 due Thursday, April 13
* Project 4 due Thursday, April 20

## Outline
* Warm-up
* Instances of caching
* Cache replacement

## Warm-up

Q1: _Cross-out unnecessary loads and stores in the following assembly code._

```
000000000040056c <volume>:                             
    40056c:    d10083ff     sub    sp, sp, #0x20       
    400570:    f9000bfe     str    x30, [sp, #16]      
    400574:    b9000fe0     str    w0, [sp, #12]       
    400578:    b9000be1     str    w1, [sp, #8]        
    40057c:    b90007e2     str    w2, [sp, #4]        
    400580:    b9400fe0     ldr    w0, [sp, #12]       
    400584:    b9400be1     ldr    w1, [sp, #8]        
    400588:    97ffffef     bl     400544 <multiply>    
    40058c:    b90003e0     str    w0, [sp]            
    400590:    b94003e0     ldr    w0, [sp]            
    400594:    b94007e1     ldr    w1, [sp, #4]        
    400598:    97ffffeb     bl     400544 <multiply>    
    40059c:    b90003e0     str    w0, [sp]            
    4005a0:    b94003e0     ldr    w0, [sp]            
    4005a4:    f9400bfe     ldr    x30, [sp, #16]      
    4005a8:    910083ff     add    sp, sp, #0x20       
    4005ac:    d65f03c0     ret                        
```

Q2: _Where are caches used in computer systems?_

<p style="height:10em;"></p>

ðŸ›‘ **STOP here** after completing the above question; if you have extra time please **skip ahead** to the extra practice.

## Cache replacement

* Assume a cache can hold 3 entries and the following 15 data accesses occur: 
```
3, 4, 4, 5, 3, 2, 3, 4, 1, 4, 4, 2, 5, 2, 4
```
* Q3: _What is the sequence of hits, insertions, and replacements that occur when an **optimal** cache replacement algorithm is used?_

<p style="height:8em;"></p>

* Q4: _What is the sequence of hits, insertions, and replacements that occur when a **first in first out (FIFO)** cache replacement algorithm is used?_

<p style="height:8em;"></p>

* Q5: _What is the sequence of hits, insertions, and replacements that occur when a **least recently used (LRU)** cache replacement algorithm is used?_

<p style="height:8em;"></p>

## Extra practice

* Q6: _Cross-out unnecessary loads and stores in the following assembly code._

```
0000000000400544 <adjust>:                          
    400544:  d10043ff   sub  sp, sp, #0x10          
    400548:  b9000fe0   str  w0, [sp, #12]          
    40054c:  b9400fe8   ldr  w8, [sp, #12]          
    400550:  7100291f   cmp  w8, #0xa               
    400554:  540000ca   b.ge 40056c <adjust+0x28>   
    400558:  b9400fe8   ldr  w8, [sp, #12]          
    40055c:  52800149   mov  w9, #0xa               
    400560:  1b097d08   mul  w8, w8, w9             
    400564:  b9000fe8   str  w8, [sp, #12]          
    400568:  14000005   b    40057c <adjust+0x38>   
    40056c:  b9400fe8   ldr  w8, [sp, #12]          
    400570:  52800149   mov  w9, #0xa               
    400574:  1ac90d08   sdiv w8, w8, w9             
    400578:  b9000fe8   str  w8, [sp, #12]          
    40057c:  b9400fe0   ldr  w0, [sp, #12]          
    400580:  910043ff   add  sp, sp, #0x10          
    400584:  d65f03c0   ret                         
```

```
000000000000076c <divide_safe>:
    76c:    d10083ff     sub    sp, sp, #0x20
    770:    b9000fe0     str    w0, [sp, #12]
    774:    b9000be1     str    w1, [sp, #8]
    778:    12800000     mov    w0, #0xffffffff
    77c:    b9001fe0     str    w0, [sp, #28]
    780:    b9400be0     ldr    w0, [sp, #8]
    784:    7100001f     cmp    w0, #0x0
    788:    540000a0     b.eq   79c <divide_safe+0x30>
    78c:    b9400fe1     ldr    w1, [sp, #12]
    790:    b9400be0     ldr    w0, [sp, #8]
    794:    1ac00c20     sdiv   w0, w1, w0
    798:    b9001fe0     str    w0, [sp, #28]
    79c:    b9401fe0     ldr    w0, [sp, #28]
    7a0:    910083ff     add    sp, sp, #0x20
    7a4:    d65f03c0     ret
```
