{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556005766115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556005766116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:49:25 2019 " "Processing started: Tue Apr 23 09:49:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556005766116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005766116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005766116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556005766791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556005766791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altramdataRICH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altramdataRICH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altramdatarich-SYN " "Found design unit 1: altramdatarich-SYN" {  } { { "mac/altramdataRICH.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataRICH.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775885 ""} { "Info" "ISGN_ENTITY_NAME" "1 altramdataRICH " "Found entity 1: altramdataRICH" {  } { { "mac/altramdataRICH.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataRICH.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altramdataLAV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altramdataLAV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altramdatalav-SYN " "Found design unit 1: altramdatalav-SYN" {  } { { "mac/altramdataLAV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataLAV.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775886 ""} { "Info" "ISGN_ENTITY_NAME" "1 altramdataLAV " "Found entity 1: altramdataLAV" {  } { { "mac/altramdataLAV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataLAV.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sendfifo.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/sendfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_sendfifo " "Found design unit 1: component_sendfifo" {  } { { "mac/sendfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sendfifo.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775886 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sendfifo-rtl " "Found design unit 2: sendfifo-rtl" {  } { { "mac/sendfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sendfifo.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775886 ""} { "Info" "ISGN_ENTITY_NAME" "1 sendfifo " "Found entity 1: sendfifo" {  } { { "mac/sendfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sendfifo.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/ramdataRICH.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/ramdataRICH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ramdataRICH " "Found design unit 1: component_ramdataRICH" {  } { { "mac/ramdataRICH.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataRICH.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ramdataRICH-rtl " "Found design unit 2: ramdataRICH-rtl" {  } { { "mac/ramdataRICH.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataRICH.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775887 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramdataRICH " "Found entity 1: ramdataRICH" {  } { { "mac/ramdataRICH.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataRICH.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/ramdataLAV.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/ramdataLAV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ramdataLAV " "Found design unit 1: component_ramdataLAV" {  } { { "mac/ramdataLAV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataLAV.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775887 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ramdataLAV-rtl " "Found design unit 2: ramdataLAV-rtl" {  } { { "mac/ramdataLAV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataLAV.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775887 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramdataLAV " "Found entity 1: ramdataLAV" {  } { { "mac/ramdataLAV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataLAV.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/fifo1trigger.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/fifo1trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_fifo1trigger " "Found design unit 1: component_fifo1trigger" {  } { { "mac/fifo1trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo1trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775888 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo1trigger-rtl " "Found design unit 2: fifo1trigger-rtl" {  } { { "mac/fifo1trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo1trigger.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775888 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo1trigger " "Found entity 1: fifo1trigger" {  } { { "mac/fifo1trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo1trigger.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altfifo1trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altfifo1trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfifo1trigger-SYN " "Found design unit 1: altfifo1trigger-SYN" {  } { { "mac/altfifo1trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altfifo1trigger.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775889 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfifo1trigger " "Found entity 1: altfifo1trigger" {  } { { "mac/altfifo1trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altfifo1trigger.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/fifo2trigger.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/fifo2trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_fifo2trigger " "Found design unit 1: component_fifo2trigger" {  } { { "mac/fifo2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo2trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775889 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo2trigger-rtl " "Found design unit 2: fifo2trigger-rtl" {  } { { "mac/fifo2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo2trigger.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775889 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo2trigger " "Found entity 1: fifo2trigger" {  } { { "mac/fifo2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo2trigger.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altfifo2trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altfifo2trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfifo2trigger-SYN " "Found design unit 1: altfifo2trigger-SYN" {  } { { "mac/altfifo2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altfifo2trigger.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775890 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfifo2trigger " "Found entity 1: altfifo2trigger" {  } { { "mac/altfifo2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altfifo2trigger.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775891 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-rtl " "Found design unit 1: Controller-rtl" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775891 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-rtl " "Found design unit 1: random-rtl" {  } { { "random.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/random.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775892 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/random.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_refclk2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pll_refclk2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_pll_refclk2 " "Found design unit 1: component_pll_refclk2" {  } { { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775892 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pll_refclk2-rtl " "Found design unit 2: pll_refclk2-rtl" {  } { { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775892 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_refclk2 " "Found entity 1: pll_refclk2" {  } { { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_refclk2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll_refclk2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll_refclk2-SYN " "Found design unit 1: altpll_refclk2-SYN" {  } { { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775893 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll_refclk2 " "Found entity 1: altpll_refclk2" {  } { { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/mac_rgmii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/mac_rgmii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_mac_rgmii " "Found design unit 1: component_mac_rgmii" {  } { { "mac/mac_rgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_rgmii.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mac_rgmii-rtl " "Found design unit 2: mac_rgmii-rtl" {  } { { "mac/mac_rgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_rgmii.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775894 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_rgmii " "Found entity 1: mac_rgmii" {  } { { "mac/mac_rgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_rgmii.vhd" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rgmii/ddout1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rgmii/ddout1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ddout1 " "Found design unit 1: component_ddout1" {  } { { "mac/rgmii/ddout1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddout1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddout1-rtl " "Found design unit 2: ddout1-rtl" {  } { { "mac/rgmii/ddout1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddout1.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775894 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddout1 " "Found entity 1: ddout1" {  } { { "mac/rgmii/ddout1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddout1.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rgmii/ddin1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rgmii/ddin1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ddin1 " "Found design unit 1: component_ddin1" {  } { { "mac/rgmii/ddin1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddin1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddin1-rtl " "Found design unit 2: ddin1-rtl" {  } { { "mac/rgmii/ddin1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddin1.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775895 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddin1 " "Found entity 1: ddin1" {  } { { "mac/rgmii/ddin1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddin1.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rgmii/altddout1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/rgmii/altddout1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altddout1-SYN " "Found design unit 1: altddout1-SYN" {  } { { "mac/rgmii/altddout1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/altddout1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775896 ""} { "Info" "ISGN_ENTITY_NAME" "1 altddout1 " "Found entity 1: altddout1" {  } { { "mac/rgmii/altddout1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/altddout1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rgmii/altddin1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/rgmii/altddin1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altddin1-SYN " "Found design unit 1: altddin1-SYN" {  } { { "mac/rgmii/altddin1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/altddin1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775896 ""} { "Info" "ISGN_ENTITY_NAME" "1 altddin1 " "Found entity 1: altddin1" {  } { { "mac/rgmii/altddin1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/altddin1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rgmii/rgmii1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rgmii/rgmii1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rgmii1 " "Found design unit 1: component_rgmii1" {  } { { "mac/rgmii/rgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/rgmii1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775897 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rgmii1-rtl " "Found design unit 2: rgmii1-rtl" {  } { { "mac/rgmii/rgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/rgmii1.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775897 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgmii1 " "Found entity 1: rgmii1" {  } { { "mac/rgmii/rgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/rgmii1.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altiobuf1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altiobuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altiobuf1_iobuf_bidir_hto-RTL " "Found design unit 1: altiobuf1_iobuf_bidir_hto-RTL" {  } { { "altiobuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altiobuf1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altiobuf1-RTL " "Found design unit 2: altiobuf1-RTL" {  } { { "altiobuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altiobuf1.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775926 ""} { "Info" "ISGN_ENTITY_NAME" "1 altiobuf1_iobuf_bidir_hto " "Found entity 1: altiobuf1_iobuf_bidir_hto" {  } { { "altiobuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altiobuf1.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775926 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf1 " "Found entity 2: altiobuf1" {  } { { "altiobuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altiobuf1.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/alttse1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/sgmii/alttse1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alttse1-SYN " "Found design unit 1: alttse1-SYN" {  } { { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775927 ""} { "Info" "ISGN_ENTITY_NAME" "1 alttse1 " "Found entity 1: alttse1" {  } { { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775927 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  ethlink.vhd(758) " "VHDL syntax error at ethlink.vhd(758) near text \")\"; mismatched closing parenthesis " {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 758 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775928 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"word_send\";  expecting \";\" ethlink.vhd(761) " "VHDL syntax error at ethlink.vhd(761) near text \"word_send\";  expecting \";\"" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 761 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement ethlink.vhd(762) " "VHDL syntax error at ethlink.vhd(762) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 762 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  ethlink.vhd(768) " "VHDL syntax error at ethlink.vhd(768) near text \")\"; mismatched closing parenthesis " {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 768 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"word_send\";  expecting \";\" ethlink.vhd(771) " "VHDL syntax error at ethlink.vhd(771) near text \"word_send\";  expecting \";\"" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 771 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement ethlink.vhd(774) " "VHDL syntax error at ethlink.vhd(774) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 774 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  ethlink.vhd(795) " "VHDL syntax error at ethlink.vhd(795) near text \")\"; mismatched closing parenthesis " {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 795 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"word_send\";  expecting \";\" ethlink.vhd(798) " "VHDL syntax error at ethlink.vhd(798) near text \"word_send\";  expecting \";\"" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 798 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement ethlink.vhd(799) " "VHDL syntax error at ethlink.vhd(799) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 799 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  ethlink.vhd(805) " "VHDL syntax error at ethlink.vhd(805) near text \")\"; mismatched closing parenthesis " {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 805 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"word_send\";  expecting \";\" ethlink.vhd(808) " "VHDL syntax error at ethlink.vhd(808) near text \"word_send\";  expecting \";\"" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 808 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement ethlink.vhd(811) " "VHDL syntax error at ethlink.vhd(811) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 811 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement ethlink.vhd(853) " "VHDL syntax error at ethlink.vhd(853) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 853 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement ethlink.vhd(857) " "VHDL syntax error at ethlink.vhd(857) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 857 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement ethlink.vhd(867) " "VHDL syntax error at ethlink.vhd(867) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a sequential statement" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 867 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"if\" ethlink.vhd(881) " "VHDL syntax error at ethlink.vhd(881) near text \"case\";  expecting \"if\"" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 881 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"procedure\";  expecting \"loop\" ethlink.vhd(1046) " "VHDL syntax error at ethlink.vhd(1046) near text \"procedure\";  expecting \"loop\"" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 1046 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"variable\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement ethlink.vhd(1050) " "VHDL syntax error at ethlink.vhd(1050) near text \"variable\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 1050 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"variable\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement ethlink.vhd(1051) " "VHDL syntax error at ethlink.vhd(1051) near text \"variable\";  expecting \"end\", or \"(\", or an identifier (\"variable\" is a reserved keyword), or a sequential statement" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 1051 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ethlink.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/mac_sgmii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/mac_sgmii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_mac_sgmii " "Found design unit 1: component_mac_sgmii" {  } { { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mac_sgmii-rtl " "Found design unit 2: mac_sgmii-rtl" {  } { { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 237 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775931 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_sgmii " "Found entity 1: mac_sgmii" {  } { { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altdpram1_64_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altdpram1_64_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdpram1_64_8-SYN " "Found design unit 1: altdpram1_64_8-SYN" {  } { { "mac/altdpram1_64_8.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram1_64_8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775931 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdpram1_64_8 " "Found entity 1: altdpram1_64_8" {  } { { "mac/altdpram1_64_8.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram1_64_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/framegen.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/framegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_framegen " "Found design unit 1: component_framegen" {  } { { "mac/framegen.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/framegen.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775933 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 framegen-rtl " "Found design unit 2: framegen-rtl" {  } { { "mac/framegen.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/framegen.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775933 ""} { "Info" "ISGN_ENTITY_NAME" "1 framegen " "Found entity 1: framegen" {  } { { "mac/framegen.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/framegen.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/mac_gmii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/mac_gmii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_mac_gmii " "Found design unit 1: component_mac_gmii" {  } { { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775935 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mac_gmii-rtl " "Found design unit 2: mac_gmii-rtl" {  } { { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 245 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775935 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_gmii " "Found entity 1: mac_gmii" {  } { { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altrxdatabuf1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altrxdatabuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altrxdatabuf1-SYN " "Found design unit 1: altrxdatabuf1-SYN" {  } { { "mac/altrxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxdatabuf1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775935 ""} { "Info" "ISGN_ENTITY_NAME" "1 altrxdatabuf1 " "Found entity 1: altrxdatabuf1" {  } { { "mac/altrxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxdatabuf1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altrxtagbuf1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altrxtagbuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altrxtagbuf1-SYN " "Found design unit 1: altrxtagbuf1-SYN" {  } { { "mac/altrxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxtagbuf1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775936 ""} { "Info" "ISGN_ENTITY_NAME" "1 altrxtagbuf1 " "Found entity 1: altrxtagbuf1" {  } { { "mac/altrxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxtagbuf1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altdcfifo2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altdcfifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdcfifo2-SYN " "Found design unit 1: altdcfifo2-SYN" {  } { { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775937 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdcfifo2 " "Found entity 1: altdcfifo2" {  } { { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altdcfiforx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altdcfiforx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdcfiforx1-SYN " "Found design unit 1: altdcfiforx1-SYN" {  } { { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775937 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdcfiforx1 " "Found entity 1: altdcfiforx1" {  } { { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altdcfiforx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altdcfiforx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdcfiforx2-SYN " "Found design unit 1: altdcfiforx2-SYN" {  } { { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775938 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdcfiforx2 " "Found entity 1: altdcfiforx2" {  } { { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altdpram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altdpram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdpram2-SYN " "Found design unit 1: altdpram2-SYN" {  } { { "mac/altdpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775939 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdpram2 " "Found entity 1: altdpram2" {  } { { "mac/altdpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/dpram2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/dpram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dpram2 " "Found design unit 1: component_dpram2" {  } { { "mac/dpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775939 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dpram2-rtl " "Found design unit 2: dpram2-rtl" {  } { { "mac/dpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram2.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775939 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram2 " "Found entity 1: dpram2" {  } { { "mac/dpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram2.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/maclut.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/maclut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_maclut " "Found design unit 1: component_maclut" {  } { { "mac/maclut.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/maclut.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775940 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 maclut-rtl " "Found design unit 2: maclut-rtl" {  } { { "mac/maclut.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/maclut.vhd" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775940 ""} { "Info" "ISGN_ENTITY_NAME" "1 maclut " "Found entity 1: maclut" {  } { { "mac/maclut.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/maclut.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/pkg_crc32_d8.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mac/pkg_crc32_d8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_crc32_d8 " "Found design unit 1: pkg_crc32_d8" {  } { { "mac/pkg_crc32_d8.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/pkg_crc32_d8.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775941 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_crc32_d8-body " "Found design unit 2: pkg_crc32_d8-body" {  } { { "mac/pkg_crc32_d8.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/pkg_crc32_d8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/crc32.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/crc32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_crc32 " "Found design unit 1: component_crc32" {  } { { "mac/crc32.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/crc32.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775941 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 crc32-rtl " "Found design unit 2: crc32-rtl" {  } { { "mac/crc32.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/crc32.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775941 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc32 " "Found entity 1: crc32" {  } { { "mac/crc32.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/crc32.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rxdatabuf1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rxdatabuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxdatabuf1 " "Found design unit 1: component_rxdatabuf1" {  } { { "mac/rxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxdatabuf1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775942 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxdatabuf1-rtl " "Found design unit 2: rxdatabuf1-rtl" {  } { { "mac/rxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxdatabuf1.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775942 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxdatabuf1 " "Found entity 1: rxdatabuf1" {  } { { "mac/rxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxdatabuf1.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rxtagbuf1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rxtagbuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxtagbuf1 " "Found design unit 1: component_rxtagbuf1" {  } { { "mac/rxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxtagbuf1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775942 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxtagbuf1-rtl " "Found design unit 2: rxtagbuf1-rtl" {  } { { "mac/rxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxtagbuf1.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775942 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxtagbuf1 " "Found entity 1: rxtagbuf1" {  } { { "mac/rxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxtagbuf1.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rxframe1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rxframe1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxframe1 " "Found design unit 1: component_rxframe1" {  } { { "mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775946 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxframe1-rtl " "Found design unit 2: rxframe1-rtl" {  } { { "mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd" 271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775946 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxframe1 " "Found entity 1: rxframe1" {  } { { "mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/txframe1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/txframe1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_txframe1 " "Found design unit 1: component_txframe1" {  } { { "mac/txframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txframe1.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txframe1-rtl " "Found design unit 2: txframe1-rtl" {  } { { "mac/txframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txframe1.vhd" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775950 ""} { "Info" "ISGN_ENTITY_NAME" "1 txframe1 " "Found entity 1: txframe1" {  } { { "mac/txframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txframe1.vhd" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/cmdctrl.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/cmdctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_cmdctrl " "Found design unit 1: component_cmdctrl" {  } { { "mac/cmdctrl.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/cmdctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775952 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cmdctrl-rtl " "Found design unit 2: cmdctrl-rtl" {  } { { "mac/cmdctrl.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/cmdctrl.vhd" 407 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775952 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmdctrl " "Found entity 1: cmdctrl" {  } { { "mac/cmdctrl.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/cmdctrl.vhd" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/regsync1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/regsync1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_regsync1 " "Found design unit 1: component_regsync1" {  } { { "mac/regsync1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regsync1.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775953 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regsync1-rtl " "Found design unit 2: regsync1-rtl" {  } { { "mac/regsync1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regsync1.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775953 ""} { "Info" "ISGN_ENTITY_NAME" "1 regsync1 " "Found entity 1: regsync1" {  } { { "mac/regsync1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regsync1.vhd" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/regfile1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/regfile1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_regfile1 " "Found design unit 1: component_regfile1" {  } { { "mac/regfile1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regfile1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775954 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regfile1-rtl " "Found design unit 2: regfile1-rtl" {  } { { "mac/regfile1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regfile1.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775954 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile1 " "Found entity 1: regfile1" {  } { { "mac/regfile1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regfile1.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/sgmii1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/sgmii/sgmii1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_sgmii1 " "Found design unit 1: component_sgmii1" {  } { { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775954 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sgmii1-rtl " "Found design unit 2: sgmii1-rtl" {  } { { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775954 ""} { "Info" "ISGN_ENTITY_NAME" "1 sgmii1 " "Found entity 1: sgmii1" {  } { { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/txrxint.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/txrxint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_txrxint " "Found design unit 1: component_txrxint" {  } { { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txrxint-rtl " "Found design unit 2: txrxint-rtl" {  } { { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775956 ""} { "Info" "ISGN_ENTITY_NAME" "1 txrxint " "Found entity 1: txrxint" {  } { { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/scfiforeg1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/scfiforeg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_scfiforeg1 " "Found design unit 1: component_scfiforeg1" {  } { { "mac/scfiforeg1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/scfiforeg1.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775957 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 scfiforeg1-rtl " "Found design unit 2: scfiforeg1-rtl" {  } { { "mac/scfiforeg1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/scfiforeg1.vhd" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775957 ""} { "Info" "ISGN_ENTITY_NAME" "1 scfiforeg1 " "Found entity 1: scfiforeg1" {  } { { "mac/scfiforeg1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/scfiforeg1.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/dcfifo2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/dcfifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dcfifo2 " "Found design unit 1: component_dcfifo2" {  } { { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775958 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dcfifo2-rtl " "Found design unit 2: dcfifo2-rtl" {  } { { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775958 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcfifo2 " "Found entity 1: dcfifo2" {  } { { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/dpram1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/dpram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dpram1 " "Found design unit 1: component_dpram1" {  } { { "mac/dpram1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775958 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dpram1-rtl " "Found design unit 2: dpram1-rtl" {  } { { "mac/dpram1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram1.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775958 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram1 " "Found entity 1: dpram1" {  } { { "mac/dpram1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram1.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/dcfiforx1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/dcfiforx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dcfiforx1 " "Found design unit 1: component_dcfiforx1" {  } { { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775959 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dcfiforx1-rtl " "Found design unit 2: dcfiforx1-rtl" {  } { { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775959 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcfiforx1 " "Found entity 1: dcfiforx1" {  } { { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/dcfiforx2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/dcfiforx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dcfiforx2 " "Found design unit 1: component_dcfiforx2" {  } { { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775959 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dcfiforx2-rtl " "Found design unit 2: dcfiforx2-rtl" {  } { { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775959 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcfiforx2 " "Found entity 1: dcfiforx2" {  } { { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rxport1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rxport1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxport1 " "Found design unit 1: component_rxport1" {  } { { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775961 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxport1-rtl " "Found design unit 2: rxport1-rtl" {  } { { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 335 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775961 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxport1 " "Found entity 1: rxport1" {  } { { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/txport1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/txport1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_txport1 " "Found design unit 1: component_txport1" {  } { { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txport1-rtl " "Found design unit 2: txport1-rtl" {  } { { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 362 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775964 ""} { "Info" "ISGN_ENTITY_NAME" "1 txport1 " "Found entity 1: txport1" {  } { { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/syncrst1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/syncrst1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_syncrst1 " "Found design unit 1: component_syncrst1" {  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775964 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 syncrst1-rtl " "Found design unit 2: syncrst1-rtl" {  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775964 ""} { "Info" "ISGN_ENTITY_NAME" "1 syncrst1 " "Found entity 1: syncrst1" {  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/userlib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mac/userlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userlib " "Found design unit 1: userlib" {  } { { "mac/userlib.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/userlib.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 userlib-body " "Found design unit 2: userlib-body" {  } { { "mac/userlib.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/userlib.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/globals.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mac/globals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 globals " "Found design unit 1: globals" {  } { { "mac/globals.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/globals.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altram2trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altram2trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altram2trigger-SYN " "Found design unit 1: altram2trigger-SYN" {  } { { "mac/altram2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altram2trigger.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775966 ""} { "Info" "ISGN_ENTITY_NAME" "1 altram2trigger " "Found entity 1: altram2trigger" {  } { { "mac/altram2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altram2trigger.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/ram2trigger.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/ram2trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ram2trigger " "Found design unit 1: component_ram2trigger" {  } { { "mac/ram2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ram2trigger.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775967 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram2trigger-rtl " "Found design unit 2: ram2trigger-rtl" {  } { { "mac/ram2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ram2trigger.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram2trigger " "Found entity 1: ram2trigger" {  } { { "mac/ram2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ram2trigger.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/ramdataCHOD.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/ramdataCHOD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ramdataCHOD " "Found design unit 1: component_ramdataCHOD" {  } { { "mac/ramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataCHOD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775967 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ramdataCHOD-rtl " "Found design unit 2: ramdataCHOD-rtl" {  } { { "mac/ramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataCHOD.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramdataCHOD " "Found entity 1: ramdataCHOD" {  } { { "mac/ramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataCHOD.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/ramdataMUV.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/ramdataMUV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ramdataMUV " "Found design unit 1: component_ramdataMUV" {  } { { "mac/ramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ramdataMUV-rtl " "Found design unit 2: ramdataMUV-rtl" {  } { { "mac/ramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramdataMUV " "Found entity 1: ramdataMUV" {  } { { "mac/ramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altramdataMUV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altramdataMUV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altramdatamuv-SYN " "Found design unit 1: altramdatamuv-SYN" {  } { { "mac/altramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775969 ""} { "Info" "ISGN_ENTITY_NAME" "1 altramdataMUV " "Found entity 1: altramdataMUV" {  } { { "mac/altramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altsendfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altsendfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsendfifo-SYN " "Found design unit 1: altsendfifo-SYN" {  } { { "mac/altsendfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altsendfifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775969 ""} { "Info" "ISGN_ENTITY_NAME" "1 altsendfifo " "Found entity 1: altsendfifo" {  } { { "mac/altsendfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altsendfifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altramdataCHOD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altramdataCHOD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altramdatachod-SYN " "Found design unit 1: altramdatachod-SYN" {  } { { "mac/altramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataCHOD.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775970 ""} { "Info" "ISGN_ENTITY_NAME" "1 altramdataCHOD " "Found entity 1: altramdataCHOD" {  } { { "mac/altramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataCHOD.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Trigger_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Trigger_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trigger_input-rtl " "Found design unit 1: Trigger_input-rtl" {  } { { "Trigger_input.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Trigger_input.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trigger_input " "Found entity 1: Trigger_input" {  } { { "Trigger_input.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Trigger_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/alttriggerfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/alttriggerfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alttriggerfifo-SYN " "Found design unit 1: alttriggerfifo-SYN" {  } { { "mac/alttriggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/alttriggerfifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775971 ""} { "Info" "ISGN_ENTITY_NAME" "1 alttriggerfifo " "Found entity 1: alttriggerfifo" {  } { { "mac/alttriggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/alttriggerfifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/triggerfifo.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/triggerfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_triggerfifo " "Found design unit 1: component_triggerfifo" {  } { { "mac/triggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/triggerfifo.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775972 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 triggerfifo-rtl " "Found design unit 2: triggerfifo-rtl" {  } { { "mac/triggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/triggerfifo.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775972 ""} { "Info" "ISGN_ENTITY_NAME" "1 triggerfifo " "Found entity 1: triggerfifo" {  } { { "mac/triggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/triggerfifo.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556005775972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005775972 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1086 " "Peak virtual memory: 1086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556005776211 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 23 09:49:36 2019 " "Processing ended: Tue Apr 23 09:49:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556005776211 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556005776211 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556005776211 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556005776211 ""}
