\doxysubsubsubsection{SDIO\+\_\+\+Clock\+\_\+\+Bypass}
\hypertarget{group___s_d_i_o___clock___bypass}{}\label{group___s_d_i_o___clock___bypass}\index{SDIO\_Clock\_Bypass@{SDIO\_Clock\_Bypass}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}{SDIO\+\_\+\+Clock\+Bypass\+\_\+\+Disable}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}{SDIO\+\_\+\+Clock\+Bypass\+\_\+\+Enable}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___s_d_i_o___clock___bypass_ga5d5a2fcdd3150e4a89c5aa1efd738dec}{IS\+\_\+\+SDIO\+\_\+\+CLOCK\+\_\+\+BYPASS}}(BYPASS)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}




\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_d_i_o___clock___bypass_ga5d5a2fcdd3150e4a89c5aa1efd738dec}\label{group___s_d_i_o___clock___bypass_ga5d5a2fcdd3150e4a89c5aa1efd738dec} 
\index{SDIO\_Clock\_Bypass@{SDIO\_Clock\_Bypass}!IS\_SDIO\_CLOCK\_BYPASS@{IS\_SDIO\_CLOCK\_BYPASS}}
\index{IS\_SDIO\_CLOCK\_BYPASS@{IS\_SDIO\_CLOCK\_BYPASS}!SDIO\_Clock\_Bypass@{SDIO\_Clock\_Bypass}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_SDIO\_CLOCK\_BYPASS}{IS\_SDIO\_CLOCK\_BYPASS}}
{\footnotesize\ttfamily \#define IS\+\_\+\+SDIO\+\_\+\+CLOCK\+\_\+\+BYPASS(\begin{DoxyParamCaption}\item[{}]{BYPASS }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((BYPASS)\ ==\ \mbox{\hyperlink{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}{SDIO\_ClockBypass\_Disable}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BYPASS)\ ==\ \mbox{\hyperlink{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}{SDIO\_ClockBypass\_Enable}}))}

\end{DoxyCode}
\Hypertarget{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343}\label{group___s_d_i_o___clock___bypass_gacc168d55136a0c6575e5afd7a6550343} 
\index{SDIO\_Clock\_Bypass@{SDIO\_Clock\_Bypass}!SDIO\_ClockBypass\_Disable@{SDIO\_ClockBypass\_Disable}}
\index{SDIO\_ClockBypass\_Disable@{SDIO\_ClockBypass\_Disable}!SDIO\_Clock\_Bypass@{SDIO\_Clock\_Bypass}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ClockBypass\_Disable}{SDIO\_ClockBypass\_Disable}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+Clock\+Bypass\+\_\+\+Disable~((uint32\+\_\+t)0x00000000)}

\Hypertarget{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c}\label{group___s_d_i_o___clock___bypass_ga5e1e9f7e05ea62dd2315eb556bc10e5c} 
\index{SDIO\_Clock\_Bypass@{SDIO\_Clock\_Bypass}!SDIO\_ClockBypass\_Enable@{SDIO\_ClockBypass\_Enable}}
\index{SDIO\_ClockBypass\_Enable@{SDIO\_ClockBypass\_Enable}!SDIO\_Clock\_Bypass@{SDIO\_Clock\_Bypass}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ClockBypass\_Enable}{SDIO\_ClockBypass\_Enable}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+Clock\+Bypass\+\_\+\+Enable~((uint32\+\_\+t)0x00000400)}

