{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Compiled Code Logic Simulator\n",
    "\n",
    "## Capable of simulating combinational logic represented using AND, NOT and OR gates"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "#### We shall use `.txt` netlist file (SPICE like style), to enter the graph configuration\n",
    "\n",
    "#### An example input code for this circuit\n",
    "\n",
    "```spice\n",
    "inp n1 n2 n4 n6\n",
    "outp n3 n5 n7\n",
    "\n",
    "a n1 n2 n3\n",
    "o n3 n4 n5\n",
    "i n6 n7\n",
    "```\n",
    "\n",
    "> ```inp nodes``` : denotes inputs to circuit\n",
    "\n",
    "> ```outp nodes```  : denotes outputs to circuit\n",
    "\n",
    "> ```a n1 n2 n3```  : denotes and gate with inputs n1 and n2, output as n3\n",
    "\n",
    "> ```o n3 n4 n5```  : denotes or gate with inputs n3 and n4, output as n5 \n",
    "\n",
    "> ```i n6 n7```  : denotes inverter with input n6 and output n7\n",
    " "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "class notgate:\n",
    "    \"\"\"custom class for NOT gate node\"\"\"\n",
    "    def __init__(self, a, y):\n",
    "        self.a = a\n",
    "        self.y = y\n",
    "    \n",
    "    def __repr__(self):\n",
    "        return \"NOT Gate\"\n",
    "    \n",
    "    def ready(self, nets):\n",
    "        \"\"\"check if inputs are available\"\"\"\n",
    "        return (nets[self.a] != 'u') \n",
    "    \n",
    "    def evaluate(self, nets):\n",
    "        \"\"\"evaluate NOT gate node\"\"\"\n",
    "        if nets[self.a] == 1:\n",
    "            nets[self.y] = 0\n",
    "        else:\n",
    "            nets[self.y] = 1\n",
    "\n",
    "class andgate:\n",
    "    \"\"\"custom class for AND gate node\"\"\"\n",
    "    def __init__(self, a, b, y):\n",
    "        self.a = a\n",
    "        self.b = b\n",
    "        self.y = y\n",
    "    \n",
    "    def __repr__(self):\n",
    "        return \"AND Gate\"\n",
    "\n",
    "    def ready(self, nets):\n",
    "        \"\"\"check if inputs are available\"\"\"\n",
    "        return (nets[self.a] != 'u' and nets[self.b] != 'u') \n",
    "\n",
    "    def evaluate(self, nets):\n",
    "        \"\"\"evaluate AND gate node\"\"\"\n",
    "        if(nets[self.a] and nets[self.b]):\n",
    "            nets[self.y] = 1\n",
    "        else:\n",
    "            nets[self.y] = 0\n",
    "\n",
    "class orgate:\n",
    "    \"\"\"custom class for OR gate node\"\"\"\n",
    "    def __init__(self, a, b, y):\n",
    "        self.a = a\n",
    "        self.b = b\n",
    "        self.y = y   \n",
    "    \n",
    "    def __repr__(self):\n",
    "        return \"OR Gate\"\n",
    "    \n",
    "    def ready(self, nets):\n",
    "        \"\"\"check if inputs are available\"\"\"\n",
    "        return (nets[self.a] != 'u' and nets[self.b] != 'u') \n",
    " \n",
    "    def evaluate(self, nets):\n",
    "        \"\"\"evaluate OR gate node\"\"\"\n",
    "        if(nets[self.a] or nets[self.b]):\n",
    "            nets[self.y] = 1\n",
    "        else:\n",
    "            nets[self.y] = 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_input_output_nodes(filename):\n",
    "    \"\"\"returns the input and output nodes for the circuit netlist in ./filename as a tuple\"\"\"\n",
    "    inputs = []\n",
    "    outputs = []\n",
    "    \n",
    "    with open(filename, 'r') as t:\n",
    "        gate_number = 0\n",
    "        m = [x.split() for x in t.readlines()]\n",
    "        for i in m:\n",
    "            if(len(i) == 0):\n",
    "                pass\n",
    "            elif(i[0] == 'inp'):\n",
    "                inputs = i[1:]\n",
    "            elif(i[0] == 'outp'):\n",
    "                outputs = i[1:]\n",
    "            else:\n",
    "                pass\n",
    "    return (inputs, outputs)\n",
    "\n",
    "def simulate(filename, testvector):\n",
    "    \"\"\"simulates the circuit stored at ./filename for an input of testvector and returns output vector\"\"\"\n",
    "    inputs = []\n",
    "    outputs = []\n",
    "\n",
    "    nets = {}\n",
    "    gates = {}\n",
    "\n",
    "    # we will store all nets/nodes in hashable nets for fast lookup (make sure the nets are named differently and are not a, o, i as gates named that way)\n",
    "    # we will store all gates hashed by increasing numbers from 0 to no of gates - 1 for fast lookup  \n",
    "\n",
    "    with open(filename, 'r') as t:\n",
    "        gate_number = 0\n",
    "        m = [x.split() for x in t.readlines()]\n",
    "        for i in m:\n",
    "            if(len(i) == 0):\n",
    "                pass\n",
    "            elif(i[0] == 'inp'):\n",
    "                inputs = i[1:]\n",
    "            elif(i[0] == 'outp'):\n",
    "                outputs = i[1:]\n",
    "            elif(i[0] == 'a'):\n",
    "                for j in range(1,4):\n",
    "                    if(i[j] not in nets.keys()):\n",
    "                        nets[i[j]] = 'u'\n",
    "                # instantiate the gate\n",
    "                gates[gate_number] = andgate(i[1], i[2], i[3])\n",
    "                gate_number += 1\n",
    "            elif(i[0] == 'o'):\n",
    "                for j in range(1,4):\n",
    "                    if(i[j] not in nets.keys()):\n",
    "                        nets[i[j]] = 'u'\n",
    "                # instantiate the gate\n",
    "                gates[gate_number] = orgate(i[1], i[2], i[3])\n",
    "                gate_number += 1\n",
    "            elif(i[0] == 'i'):\n",
    "                for j in range(1,3):\n",
    "                    if(i[j] not in nets.keys()):\n",
    "                        nets[i[j]] = 'u'\n",
    "                # instantiate the gate\n",
    "                gates[gate_number] = notgate(i[1], i[2])\n",
    "                gate_number += 1\n",
    "            else:\n",
    "                pass\n",
    "            \n",
    "    # assign the testvector to input nets\n",
    "    for i in range(len(testvector)):\n",
    "        nets[inputs[i]] = testvector[i]\n",
    "    \n",
    "    # create a list of hash_keys of all gates which are yet to be simulated\n",
    "    left_over_gates = list(range(len(gates.keys())))\n",
    "    while(len(left_over_gates) > 0):\n",
    "        # keep performing until no left over gates\n",
    "        completed = []\n",
    "        \n",
    "        for i in left_over_gates:\n",
    "            #check if a gate is ready to be evaluated if so add it to completed\n",
    "            if(gates[i].ready(nets)):\n",
    "                completed.append(i)\n",
    "        \n",
    "        for i in completed:\n",
    "            # evaluate all gates in completed and remove them from left over gates\n",
    "            gates[i].evaluate(nets)\n",
    "            left_over_gates.remove(i)\n",
    "    \n",
    "    output_testvector = []\n",
    "    \n",
    "    for i in outputs:\n",
    "        # perform a hash lookup for the output nodes to get the output corresponding to that net\n",
    "        output_testvector.append(nets[i])\n",
    "        \n",
    "    #return the output vector\n",
    "    return output_testvector"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## The code henceforth evaluates the truth table for circuit netlist stored at `/circuit.txt` via Logic Simulation and to store it as `/truthtable.csv`\n",
    "\n",
    "### For the netlist in `/circuit.txt` we are having the description of a 2X1 MUX with select s, inputs p and q"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "from itertools import product\n",
    "\n",
    "inputs, outputs = get_input_output_nodes('circuit.txt')\n",
    "\n",
    "# make a dict to store truth table\n",
    "truthtable = {}\n",
    "\n",
    "for j in range(len(inputs)):\n",
    "    truthtable[inputs[j]] = []\n",
    "\n",
    "for j in range(len(outputs)):\n",
    "    truthtable[outputs[j]] = []\n",
    "\n",
    "# list performs cartesian product no of input number of times to provide inputs of generic n variable truth table in order    \n",
    "testvectors = list(product((0, 1), repeat=len(inputs)))\n",
    "\n",
    "for i in testvectors:\n",
    "    for j in range(len(i)):\n",
    "        truthtable[inputs[j]].append(i[j])\n",
    "    # simulate the ith truthtable entry\n",
    "    v = simulate('circuit.txt', i)\n",
    "\n",
    "    for j in range(len(v)):\n",
    "        truthtable[outputs[j]].append(v[j])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The truth table for the circuit is given by\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th>s</th>\n",
       "      <th>p</th>\n",
       "      <th>q</th>\n",
       "      <th>y</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>"
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import pandas as pd\n",
    "from IPython.display import HTML\n",
    "\n",
    "# use pandas to convert to csv and store\n",
    "truthtable = pd.DataFrame(truthtable)\n",
    "truthtable.to_csv(\"truthtable.csv\", index=False)\n",
    "\n",
    "# print out the truth table\n",
    "print(\"The truth table for the circuit is given by\")\n",
    "HTML(truthtable.to_html(index=False))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### The above table is as expected for 2X1 MUX hence, the simulator simulates the logic perfectly"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "logicsim",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.5"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "5c5592610ab101aa45909a7171ea93d5b565736f21043eb7454ffa38e5a0b7c3"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
