# Referencing `1-Makefile`
# Explicit declaration of object files during compilation.
# Initializing variables with object files and executable as values.

CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school

all: $(NAME)
	./$(NAME)

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

%.o: %.c
	$(CC) -c $< -o $@

.PHONY: clean
clean:
	rm -f $(OBJ) $(NAME)
