;redcode
;assert 1
	SPL 0, <-622
	CMP -279, <-127
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	ADD 210, 60
	SUB @124, 106
	SUB 12, @10
	MOV 701, -20
	JMZ 12, #10
	SLT 121, 0
	JMP 0
	SUB <-1, <-1
	SUB @121, 106
	SUB @0, @2
	SUB @121, 106
	SUB 100, 230
	SUB <-1, <-1
	SUB @121, 106
	SUB @121, 106
	SLT 23, 12
	SUB 11, @-10
	ADD 210, 70
	MOV 701, -20
	SUB @124, 106
	SUB <0, -0
	SUB @131, -6
	SUB 100, 230
	JMP <175, 806
	MOV -4, <-20
	ADD 10, 0
	JMZ @0, #2
	SUB <-1, <-1
	SUB 20, 23
	ADD #102, 200
	SUB 11, @-10
	SUB <-1, <-1
	SLT 23, 312
	SLT 23, 12
	DJN -1, @-20
	JMP @12, #200
	MOV 701, -20
	SUB @20, @509
	ADD @0, <0
	SLT 23, 12
	CMP -279, <-127
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
