/home/wisdom/2019.3/bin/efx_pnr --circuit DdrControllerDebug --family Trion --device T120F484 --operating_conditions C4 --pack --place --route --vdb_file /home/wisdom/2019.3/project/DDR3Test/Efinity/DdrControllerDebug.vdb --use_vdb_file on --place_file /home/wisdom/2019.3/project/DDR3Test/Efinity/outflow/DdrControllerDebug.place --route_file /home/wisdom/2019.3/project/DDR3Test/Efinity/outflow/DdrControllerDebug.route --sdc_file /home/wisdom/2019.3/project/DDR3Test/Efinity/DdrControllerDebug.sdc --sync_file /home/wisdom/2019.3/project/DDR3Test/Efinity/outflow/DdrControllerDebug.interface.csv --work_dir /home/wisdom/2019.3/project/DDR3Test/Efinity/work_pnr --output_dir /home/wisdom/2019.3/project/DDR3Test/Efinity/outflow --timing_analysis on --load_delay_matrix