// Seed: 1825230696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
endmodule
module module_4 (
    input tri id_0,
    output wire id_1,
    output tri0 id_2,
    input tri id_3,
    output tri0 id_4,
    input tri id_5,
    output wor id_6,
    input wire module_1,
    output supply0 id_8,
    input wire id_9,
    input wor id_10,
    output wor id_11,
    input supply0 id_12,
    output supply0 id_13
);
  wire id_15;
  wire id_16;
  supply1 id_17 = 1'h0;
  supply1 id_18 = id_17;
  module_0(
      id_18, id_17, id_18, id_17, id_16, id_15, id_16, id_18
  );
endmodule
