module mux_tb;

reg[7:0] A;

reg[2:0] S;

wire     O;

mux M (.i(A),.s(S),.o(O));

initial

begin


$dumpfile("mux.vcd");

$dumpvars(0,mux_tb);

$monitor($time,"A=%h,S=%o,O=%o",A,S,O);

#5

A=16'h a0;

S=3'o 0 ;

#5

S=3'o 6;

#5
S=3'o 7;



$finish;

end
endmodule
