============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:58:45 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk_int1)              launch                                    0 R 
TOP
  genblk1[1].genblk1.genblk1.sng
    sng_multi
      ctr
        countval_reg[1]/CLK                               0             0 R 
        countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
        drc_bufs112/A                                          +0     115   
        drc_bufs112/Y         BUFX2             3  8.1   10   +39     154 F 
      ctr/countval[1] 
      g700/A                                                   +0     154   
      g700/Y                  INVX1             7 15.2   42   +43     197 R 
      g698/B                                                   +0     197   
      g698/Y                  AND2X1            5 13.2   82   +74     271 R 
      g687/C                                                   +0     271   
      g687/Y                  AOI21X1           1  1.5   15   +31     302 F 
      drc_bufs712/A                                            +0     302   
      drc_bufs712/Y           BUFX2             1  1.5    2   +33     335 F 
      g686/A                                                   +0     335   
      g686/Y                  INVX1             1  2.3    0    -2     333 R 
      g678/A                                                   +0     333   
      g678/Y                  AND2X1            2  6.1   50   +43     376 R 
      g676/C                                                   +0     376   
      g676/Y                  NOR3X1            1  2.6   27   +31     407 F 
      g663/A                                                   +0     407   
      g663/Y                  OAI21X1           2  5.2   55   +55     462 R 
    sng_multi/sn_out[4] 
    g118/B                                                     +0     462   
    g118/Y                    OR2X1             2  4.8   31   +59     522 R 
    g116/B                                                     +0     522   
    g116/Y                    NAND2X1           1  1.5   19   +19     540 F 
    drc_bufs/A                                                 +0     540   
    drc_bufs/Y                BUFX2             1  2.8    4   +35     575 F 
    g114/C                                                     +0     575   
    g114/Y                    NAND3X1           1  1.5   34   +26     602 R 
    drc_bufs120/A                                              +0     602   
    drc_bufs120/Y             BUFX2             1  2.8   10   +36     637 R 
  genblk1[1].genblk1.genblk1.sng/sn_out 
  g35/B                                                        +0     637   
  g35/Y                       NAND3X1           1  1.5   16   +12     649 F 
  drc_bufs/A                                                   +0     649   
  drc_bufs/Y                  BUFX2             1  1.5    2   +33     683 F 
  g34/A                                                        +0     683   
  g34/Y                       INVX1             1  2.3    0    -2     681 R 
  g33/B                                                        +0     681   
  g33/Y                       AND2X1           16 65.1  334  +237     918 R 
  stoch2bin/en 
    g343/S                                                     +0     918   
    g343/Y                    MUX2X1            1  1.5   42   +87    1005 F 
    g342/A                                                     +0    1005   
    g342/Y                    INVX1             1  2.0    0   +11    1016 R 
    countval_reg[1]/D         DFFSR                            +0    1016   
    countval_reg[1]/CLK       setup                       0   +70    1086 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3864ps 
Start-point  : TOP/genblk1[1].genblk1.genblk1.sng/sng_multi/ctr/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[1]/D
