Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Sep 29 07:48:45 2025
| Host         : arthur-nathaniel running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file timing_summary.rpt
| Design       : top_level_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (84)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (84)
-------------------------------
 There are 84 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.169        0.000                      0                  325        0.138        0.000                      0                  325        2.400        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.900}        5.800           172.414         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.169        0.000                      0                  325        0.138        0.000                      0                  325        2.400        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 u_dotProduct/genblk1[1].mem2_vec_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            u_dotProduct/genblk2[1].products_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.800ns  (clk rise@5.800ns - clk rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 2.458ns (43.292%)  route 3.220ns (56.708%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 10.080 - 5.800 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.638     4.643    u_dotProduct/clk
    SLICE_X1Y3           FDRE                                         r  u_dotProduct/genblk1[1].mem2_vec_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.099 r  u_dotProduct/genblk1[1].mem2_vec_reg[1][5]/Q
                         net (fo=16, routed)          0.868     5.967    u_dotProduct/genblk1[1].mem2_vec_reg_n_0_[1][5]
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     6.091 r  u_dotProduct/genblk2[1].products[1][10]_i_20/O
                         net (fo=1, routed)           0.816     6.908    u_dotProduct/genblk2[1].products[1][10]_i_20_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.293 r  u_dotProduct/genblk2[1].products_reg[1][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.293    u_dotProduct/genblk2[1].products_reg[1][10]_i_13_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.627 r  u_dotProduct/genblk2[1].products_reg[1][10]_i_14/O[1]
                         net (fo=2, routed)           0.717     8.343    u_dotProduct/genblk2[1].products_reg[1][10]_i_14_n_6
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.303     8.646 r  u_dotProduct/genblk2[1].products[1][10]_i_11/O
                         net (fo=3, routed)           0.183     8.830    u_dotProduct/genblk2[1].products[1][10]_i_11_n_0
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.124     8.954 r  u_dotProduct/genblk2[1].products[1][10]_i_2/O
                         net (fo=1, routed)           0.635     9.589    u_dotProduct/genblk2[1].products[1][10]_i_2_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.985 r  u_dotProduct/genblk2[1].products_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.985    u_dotProduct/genblk2[1].products_reg[1][10]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.102 r  u_dotProduct/genblk2[1].products_reg[1][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.102    u_dotProduct/genblk2[1].products_reg[1][14]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.321 r  u_dotProduct/genblk2[1].products_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.321    u_dotProduct/genblk2[1].products_reg[1][15]_i_1_n_7
    SLICE_X2Y9           FDRE                                         r  u_dotProduct/genblk2[1].products_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.800     5.800 r  
    P14                                               0.000     5.800 r  clk (IN)
                         net (fo=0)                   0.000     5.800    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     6.604 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.472    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.517    10.080    u_dotProduct/clk
    SLICE_X2Y9           FDRE                                         r  u_dotProduct/genblk2[1].products_reg[1][15]/C
                         clock pessimism              0.336    10.416    
                         clock uncertainty           -0.035    10.381    
    SLICE_X2Y9           FDRE (Setup_fdre_C_D)        0.109    10.490    u_dotProduct/genblk2[1].products_reg[1][15]
  -------------------------------------------------------------------
                         required time                         10.490    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_mem_writer/write_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.900ns period=5.800ns})
  Destination:            u_mem3/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.900ns period=5.800ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.303%)  route 0.258ns (64.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.564     1.390    u_mem_writer/clk
    SLICE_X11Y10         FDRE                                         r  u_mem_writer/write_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  u_mem_writer/write_address_reg[1]/Q
                         net (fo=5, routed)           0.258     1.790    u_mem3/write_address[1]
    RAMB18_X0Y4          RAMB18E1                                     r  u_mem3/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.876     1.949    u_mem3/clk
    RAMB18_X0Y4          RAMB18E1                                     r  u_mem3/mem_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.469    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.652    u_mem3/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.900 }
Period(ns):         5.800
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.800       2.856      RAMB18_X0Y2  u_mem1/mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.900       2.400      SLICE_X3Y5   u_dotProduct/dot_product_result_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.900       2.400      SLICE_X3Y5   u_dotProduct/dot_product_result_reg[0]/C



