Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jan 13 12:58:40 2017
| Host         : UX303L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LAB11_timing_summary_routed.rpt -rpx LAB11_timing_summary_routed.rpx
| Design       : LAB11
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.865        0.000                      0                  204        0.153        0.000                      0                  204        3.000        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.865        0.000                      0                  204        0.153        0.000                      0                  204       19.500        0.000                       0                   175  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.865ns  (required time - arrival time)
  Source:                 tc1/cur_secms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/hundreds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 1.658ns (23.546%)  route 5.384ns (76.454%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.563    -0.949    tc1/clk_out1
    SLICE_X37Y40         FDCE                                         r  tc1/cur_secms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  tc1/cur_secms_reg[13]/Q
                         net (fo=9, routed)           1.221     0.729    tc1/seven_num3[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.853 r  tc1/thousands[3]_i_27/O
                         net (fo=6, routed)           0.988     1.841    tc1/thousands[3]_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  tc1/hundreds[0]_i_18/O
                         net (fo=6, routed)           0.724     2.689    tc1/hundreds[0]_i_18_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.150     2.839 r  tc1/hundreds[0]_i_13/O
                         net (fo=6, routed)           0.850     3.689    tc1/hundreds[0]_i_13_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I1_O)        0.352     4.041 r  tc1/thousands[3]_i_9/O
                         net (fo=5, routed)           1.016     5.057    tc1/thousands[3]_i_9_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.328     5.385 r  tc1/thousands[0]_i_3/O
                         net (fo=4, routed)           0.584     5.969    tc1/thousands[0]_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.124     6.093 r  tc1/hundreds[1]_i_1/O
                         net (fo=1, routed)           0.000     6.093    ss1/cur_secms_reg[3][1]
    SLICE_X39Y39         FDRE                                         r  ss1/hundreds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.443    38.448    ss1/clk_out1
    SLICE_X39Y39         FDRE                                         r  ss1/hundreds_reg[1]/C
                         clock pessimism              0.579    39.026    
                         clock uncertainty           -0.098    38.929    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.029    38.958    ss1/hundreds_reg[1]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                 32.865    

Slack (MET) :             32.869ns  (required time - arrival time)
  Source:                 tc1/cur_secms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/hundreds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 1.658ns (23.553%)  route 5.382ns (76.447%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.563    -0.949    tc1/clk_out1
    SLICE_X37Y40         FDCE                                         r  tc1/cur_secms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  tc1/cur_secms_reg[13]/Q
                         net (fo=9, routed)           1.221     0.729    tc1/seven_num3[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.853 r  tc1/thousands[3]_i_27/O
                         net (fo=6, routed)           0.988     1.841    tc1/thousands[3]_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  tc1/hundreds[0]_i_18/O
                         net (fo=6, routed)           0.724     2.689    tc1/hundreds[0]_i_18_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.150     2.839 r  tc1/hundreds[0]_i_13/O
                         net (fo=6, routed)           0.850     3.689    tc1/hundreds[0]_i_13_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I1_O)        0.352     4.041 r  tc1/thousands[3]_i_9/O
                         net (fo=5, routed)           1.016     5.057    tc1/thousands[3]_i_9_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.328     5.385 r  tc1/thousands[0]_i_3/O
                         net (fo=4, routed)           0.582     5.967    tc1/thousands[0]_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.091 r  tc1/hundreds[2]_i_1/O
                         net (fo=1, routed)           0.000     6.091    ss1/cur_secms_reg[3][2]
    SLICE_X39Y39         FDRE                                         r  ss1/hundreds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.443    38.448    ss1/clk_out1
    SLICE_X39Y39         FDRE                                         r  ss1/hundreds_reg[2]/C
                         clock pessimism              0.579    39.026    
                         clock uncertainty           -0.098    38.929    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.031    38.960    ss1/hundreds_reg[2]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                 32.869    

Slack (MET) :             32.885ns  (required time - arrival time)
  Source:                 tc1/cur_secms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/hundreds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 1.684ns (23.827%)  route 5.384ns (76.173%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.563    -0.949    tc1/clk_out1
    SLICE_X37Y40         FDCE                                         r  tc1/cur_secms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  tc1/cur_secms_reg[13]/Q
                         net (fo=9, routed)           1.221     0.729    tc1/seven_num3[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.853 r  tc1/thousands[3]_i_27/O
                         net (fo=6, routed)           0.988     1.841    tc1/thousands[3]_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  tc1/hundreds[0]_i_18/O
                         net (fo=6, routed)           0.724     2.689    tc1/hundreds[0]_i_18_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.150     2.839 r  tc1/hundreds[0]_i_13/O
                         net (fo=6, routed)           0.850     3.689    tc1/hundreds[0]_i_13_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I1_O)        0.352     4.041 r  tc1/thousands[3]_i_9/O
                         net (fo=5, routed)           1.016     5.057    tc1/thousands[3]_i_9_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.328     5.385 r  tc1/thousands[0]_i_3/O
                         net (fo=4, routed)           0.584     5.969    tc1/thousands[0]_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.150     6.119 r  tc1/hundreds[3]_i_1/O
                         net (fo=1, routed)           0.000     6.119    ss1/cur_secms_reg[3][3]
    SLICE_X39Y39         FDRE                                         r  ss1/hundreds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.443    38.448    ss1/clk_out1
    SLICE_X39Y39         FDRE                                         r  ss1/hundreds_reg[3]/C
                         clock pessimism              0.579    39.026    
                         clock uncertainty           -0.098    38.929    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.075    39.004    ss1/hundreds_reg[3]
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 32.885    

Slack (MET) :             32.887ns  (required time - arrival time)
  Source:                 tc1/cur_secms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/thousands_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 1.684ns (23.834%)  route 5.382ns (76.166%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.563    -0.949    tc1/clk_out1
    SLICE_X37Y40         FDCE                                         r  tc1/cur_secms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  tc1/cur_secms_reg[13]/Q
                         net (fo=9, routed)           1.221     0.729    tc1/seven_num3[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.853 r  tc1/thousands[3]_i_27/O
                         net (fo=6, routed)           0.988     1.841    tc1/thousands[3]_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  tc1/hundreds[0]_i_18/O
                         net (fo=6, routed)           0.724     2.689    tc1/hundreds[0]_i_18_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.150     2.839 r  tc1/hundreds[0]_i_13/O
                         net (fo=6, routed)           0.850     3.689    tc1/hundreds[0]_i_13_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I1_O)        0.352     4.041 r  tc1/thousands[3]_i_9/O
                         net (fo=5, routed)           1.016     5.057    tc1/thousands[3]_i_9_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.328     5.385 r  tc1/thousands[0]_i_3/O
                         net (fo=4, routed)           0.582     5.967    tc1/thousands[0]_i_3_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.150     6.117 r  tc1/thousands[0]_i_1/O
                         net (fo=1, routed)           0.000     6.117    ss1/D[0]
    SLICE_X39Y39         FDRE                                         r  ss1/thousands_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.443    38.448    ss1/clk_out1
    SLICE_X39Y39         FDRE                                         r  ss1/thousands_reg[0]/C
                         clock pessimism              0.579    39.026    
                         clock uncertainty           -0.098    38.929    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.075    39.004    ss1/thousands_reg[0]
  -------------------------------------------------------------------
                         required time                         39.004    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                 32.887    

Slack (MET) :             32.975ns  (required time - arrival time)
  Source:                 tc1/cur_secms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/thousands_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 1.658ns (23.909%)  route 5.277ns (76.091%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.563    -0.949    tc1/clk_out1
    SLICE_X37Y40         FDCE                                         r  tc1/cur_secms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  tc1/cur_secms_reg[13]/Q
                         net (fo=9, routed)           1.221     0.729    tc1/seven_num3[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.853 r  tc1/thousands[3]_i_27/O
                         net (fo=6, routed)           0.988     1.841    tc1/thousands[3]_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  tc1/hundreds[0]_i_18/O
                         net (fo=6, routed)           0.724     2.689    tc1/hundreds[0]_i_18_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.150     2.839 r  tc1/hundreds[0]_i_13/O
                         net (fo=6, routed)           0.850     3.689    tc1/hundreds[0]_i_13_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I1_O)        0.352     4.041 r  tc1/thousands[3]_i_9/O
                         net (fo=5, routed)           0.483     4.524    tc1/thousands[3]_i_9_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.328     4.852 r  tc1/thousands[3]_i_2/O
                         net (fo=3, routed)           1.010     5.862    tc1/thousands[3]_i_2_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.986 r  tc1/thousands[3]_i_1/O
                         net (fo=1, routed)           0.000     5.986    ss1/D[3]
    SLICE_X36Y41         FDRE                                         r  ss1/thousands_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.444    38.449    ss1/clk_out1
    SLICE_X36Y41         FDRE                                         r  ss1/thousands_reg[3]/C
                         clock pessimism              0.579    39.027    
                         clock uncertainty           -0.098    38.930    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.031    38.961    ss1/thousands_reg[3]
  -------------------------------------------------------------------
                         required time                         38.961    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 32.975    

Slack (MET) :             33.072ns  (required time - arrival time)
  Source:                 tc1/cur_secms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/thousands_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.835ns  (logic 1.428ns (20.892%)  route 5.407ns (79.108%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.563    -0.949    tc1/clk_out1
    SLICE_X37Y40         FDCE                                         r  tc1/cur_secms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  tc1/cur_secms_reg[13]/Q
                         net (fo=9, routed)           1.221     0.729    tc1/seven_num3[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.853 r  tc1/thousands[3]_i_27/O
                         net (fo=6, routed)           0.988     1.841    tc1/thousands[3]_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  tc1/hundreds[0]_i_18/O
                         net (fo=6, routed)           0.724     2.689    tc1/hundreds[0]_i_18_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.150     2.839 r  tc1/hundreds[0]_i_13/O
                         net (fo=6, routed)           0.850     3.689    tc1/hundreds[0]_i_13_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.326     4.015 r  tc1/thousands[3]_i_10/O
                         net (fo=6, routed)           0.838     4.853    tc1/thousands[3]_i_10_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.124     4.977 r  tc1/thousands[3]_i_3/O
                         net (fo=3, routed)           0.786     5.763    tc1/thousands[3]_i_3_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I4_O)        0.124     5.887 r  tc1/thousands[1]_i_1/O
                         net (fo=1, routed)           0.000     5.887    ss1/D[1]
    SLICE_X36Y41         FDRE                                         r  ss1/thousands_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.444    38.449    ss1/clk_out1
    SLICE_X36Y41         FDRE                                         r  ss1/thousands_reg[1]/C
                         clock pessimism              0.579    39.027    
                         clock uncertainty           -0.098    38.930    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029    38.959    ss1/thousands_reg[1]
  -------------------------------------------------------------------
                         required time                         38.959    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 33.072    

Slack (MET) :             33.260ns  (required time - arrival time)
  Source:                 tc1/cur_secms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/thousands_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.428ns (21.475%)  route 5.222ns (78.525%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.563    -0.949    tc1/clk_out1
    SLICE_X37Y40         FDCE                                         r  tc1/cur_secms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  tc1/cur_secms_reg[13]/Q
                         net (fo=9, routed)           1.221     0.729    tc1/seven_num3[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.853 r  tc1/thousands[3]_i_27/O
                         net (fo=6, routed)           0.988     1.841    tc1/thousands[3]_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  tc1/hundreds[0]_i_18/O
                         net (fo=6, routed)           0.724     2.689    tc1/hundreds[0]_i_18_n_0
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.150     2.839 r  tc1/hundreds[0]_i_13/O
                         net (fo=6, routed)           0.850     3.689    tc1/hundreds[0]_i_13_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.326     4.015 r  tc1/thousands[3]_i_10/O
                         net (fo=6, routed)           0.838     4.853    tc1/thousands[3]_i_10_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.124     4.977 r  tc1/thousands[3]_i_3/O
                         net (fo=3, routed)           0.600     5.577    tc1/thousands[3]_i_3_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.701 r  tc1/thousands[2]_i_1/O
                         net (fo=1, routed)           0.000     5.701    ss1/D[2]
    SLICE_X36Y41         FDRE                                         r  ss1/thousands_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.444    38.449    ss1/clk_out1
    SLICE_X36Y41         FDRE                                         r  ss1/thousands_reg[2]/C
                         clock pessimism              0.579    39.027    
                         clock uncertainty           -0.098    38.930    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.031    38.961    ss1/thousands_reg[2]
  -------------------------------------------------------------------
                         required time                         38.961    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                 33.260    

Slack (MET) :             33.365ns  (required time - arrival time)
  Source:                 tc1/cur_secms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 1.426ns (21.833%)  route 5.105ns (78.167%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.563    -0.949    tc1/clk_out1
    SLICE_X37Y40         FDCE                                         r  tc1/cur_secms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  tc1/cur_secms_reg[13]/Q
                         net (fo=9, routed)           1.221     0.729    tc1/seven_num3[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.853 r  tc1/thousands[3]_i_27/O
                         net (fo=6, routed)           0.988     1.841    tc1/thousands[3]_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  tc1/hundreds[0]_i_18/O
                         net (fo=6, routed)           1.302     3.266    tc1/hundreds[0]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     3.390 r  tc1/hundreds[0]_i_8/O
                         net (fo=4, routed)           0.804     4.195    tc1/hundreds[0]_i_8_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.146     4.341 r  tc1/tens[0]_i_2/O
                         net (fo=5, routed)           0.360     4.700    tc1/tens[0]_i_2_n_0
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.328     5.028 r  tc1/tens[0]_i_4/O
                         net (fo=4, routed)           0.430     5.459    tc1/tens[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.583 r  tc1/ones[3]_i_1/O
                         net (fo=1, routed)           0.000     5.583    ss1/cur_secms_reg[3]_0[3]
    SLICE_X41Y41         FDRE                                         r  ss1/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.446    38.451    ss1/clk_out1
    SLICE_X41Y41         FDRE                                         r  ss1/ones_reg[3]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.031    38.948    ss1/ones_reg[3]
  -------------------------------------------------------------------
                         required time                         38.948    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                 33.365    

Slack (MET) :             33.367ns  (required time - arrival time)
  Source:                 tc1/cur_secms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.426ns (21.837%)  route 5.104ns (78.163%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.563    -0.949    tc1/clk_out1
    SLICE_X37Y40         FDCE                                         r  tc1/cur_secms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  tc1/cur_secms_reg[13]/Q
                         net (fo=9, routed)           1.221     0.729    tc1/seven_num3[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.853 r  tc1/thousands[3]_i_27/O
                         net (fo=6, routed)           0.988     1.841    tc1/thousands[3]_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  tc1/hundreds[0]_i_18/O
                         net (fo=6, routed)           1.302     3.266    tc1/hundreds[0]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     3.390 r  tc1/hundreds[0]_i_8/O
                         net (fo=4, routed)           0.804     4.195    tc1/hundreds[0]_i_8_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.146     4.341 r  tc1/tens[0]_i_2/O
                         net (fo=5, routed)           0.360     4.700    tc1/tens[0]_i_2_n_0
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.328     5.028 r  tc1/tens[0]_i_4/O
                         net (fo=4, routed)           0.429     5.458    tc1/tens[0]_i_4_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.124     5.582 r  tc1/tens[0]_i_1/O
                         net (fo=1, routed)           0.000     5.582    ss1/cur_secms_reg[2][0]
    SLICE_X41Y41         FDRE                                         r  ss1/tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.446    38.451    ss1/clk_out1
    SLICE_X41Y41         FDRE                                         r  ss1/tens_reg[0]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.032    38.949    ss1/tens_reg[0]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                 33.367    

Slack (MET) :             33.382ns  (required time - arrival time)
  Source:                 tc1/cur_secms_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 1.302ns (19.986%)  route 5.213ns (80.014%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.563    -0.949    tc1/clk_out1
    SLICE_X37Y40         FDCE                                         r  tc1/cur_secms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  tc1/cur_secms_reg[13]/Q
                         net (fo=9, routed)           1.221     0.729    tc1/seven_num3[1]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.124     0.853 r  tc1/thousands[3]_i_27/O
                         net (fo=6, routed)           0.988     1.841    tc1/thousands[3]_i_27_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.965 r  tc1/hundreds[0]_i_18/O
                         net (fo=6, routed)           1.302     3.266    tc1/hundreds[0]_i_18_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     3.390 r  tc1/hundreds[0]_i_8/O
                         net (fo=4, routed)           0.804     4.195    tc1/hundreds[0]_i_8_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.146     4.341 r  tc1/tens[0]_i_2/O
                         net (fo=5, routed)           0.897     5.238    tc1/tens[0]_i_2_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.328     5.566 r  tc1/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     5.566    ss1/cur_secms_reg[3]_0[2]
    SLICE_X41Y41         FDRE                                         r  ss1/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         1.446    38.451    ss1/clk_out1
    SLICE_X41Y41         FDRE                                         r  ss1/ones_reg[2]/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.098    38.917    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.031    38.948    ss1/ones_reg[2]
  -------------------------------------------------------------------
                         required time                         38.948    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                 33.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tc1/next_counterms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/counterms_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.555    -0.626    tc1/clk_out1
    SLICE_X38Y30         FDRE                                         r  tc1/next_counterms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  tc1/next_counterms_reg[2]/Q
                         net (fo=1, routed)           0.049    -0.413    tc1/next_counterms[2]
    SLICE_X39Y30         FDCE                                         r  tc1/counterms_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.822    -0.868    tc1/clk_out1
    SLICE_X39Y30         FDCE                                         r  tc1/counterms_reg[2]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.047    -0.566    tc1/counterms_reg[2]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tc1/next_counterms_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/counterms_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.557    -0.624    tc1/clk_out1
    SLICE_X38Y32         FDRE                                         r  tc1/next_counterms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  tc1/next_counterms_reg[11]/Q
                         net (fo=1, routed)           0.050    -0.410    tc1/next_counterms[11]
    SLICE_X39Y32         FDCE                                         r  tc1/counterms_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.824    -0.866    tc1/clk_out1
    SLICE_X39Y32         FDCE                                         r  tc1/counterms_reg[11]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X39Y32         FDCE (Hold_fdce_C_D)         0.047    -0.564    tc1/counterms_reg[11]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tc1/next_cur_sec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/cur_secms_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.561    -0.620    tc1/clk_out1
    SLICE_X36Y39         FDRE                                         r  tc1/next_cur_sec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  tc1/next_cur_sec_reg[9]/Q
                         net (fo=1, routed)           0.112    -0.368    tc1/next_cur_sec[9]
    SLICE_X37Y39         FDCE                                         r  tc1/cur_secms_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.830    -0.860    tc1/clk_out1
    SLICE_X37Y39         FDCE                                         r  tc1/cur_secms_reg[9]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X37Y39         FDCE (Hold_fdce_C_D)         0.072    -0.535    tc1/cur_secms_reg[9]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tc1/counterms_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/next_counterms_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.555    -0.626    tc1/clk_out1
    SLICE_X39Y30         FDCE                                         r  tc1/counterms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  tc1/counterms_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.420    tc1/counterms[2]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.309 r  tc1/next_counterms0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.309    tc1/next_counterms0_carry_n_6
    SLICE_X38Y30         FDRE                                         r  tc1/next_counterms_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.822    -0.868    tc1/clk_out1
    SLICE_X38Y30         FDRE                                         r  tc1/next_counterms_reg[2]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.134    -0.479    tc1/next_counterms_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tc1/counterms_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/next_counterms_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.557    -0.624    tc1/clk_out1
    SLICE_X39Y32         FDCE                                         r  tc1/counterms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  tc1/counterms_reg[11]/Q
                         net (fo=2, routed)           0.066    -0.417    tc1/counterms[11]
    SLICE_X38Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.307 r  tc1/next_counterms0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.307    tc1/next_counterms0_carry__1_n_5
    SLICE_X38Y32         FDRE                                         r  tc1/next_counterms_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.824    -0.866    tc1/clk_out1
    SLICE_X38Y32         FDRE                                         r  tc1/next_counterms_reg[11]/C
                         clock pessimism              0.254    -0.611    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.134    -0.477    tc1/next_counterms_reg[11]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tc1/cur_secms_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ss1/ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.858%)  route 0.136ns (49.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.560    -0.621    tc1/clk_out1
    SLICE_X37Y37         FDCE                                         r  tc1/cur_secms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  tc1/cur_secms_reg[0]/Q
                         net (fo=3, routed)           0.136    -0.344    ss1/cur_secms_reg[3]_0[0]
    SLICE_X40Y37         FDRE                                         r  ss1/ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.829    -0.861    ss1/clk_out1
    SLICE_X40Y37         FDRE                                         r  ss1/ones_reg[0]/C
                         clock pessimism              0.274    -0.586    
    SLICE_X40Y37         FDRE (Hold_fdre_C_D)         0.070    -0.516    ss1/ones_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tc1/next_cur_sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/cur_secms_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.561    -0.620    tc1/clk_out1
    SLICE_X36Y39         FDRE                                         r  tc1/next_cur_sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  tc1/next_cur_sec_reg[10]/Q
                         net (fo=1, routed)           0.116    -0.364    tc1/next_cur_sec[10]
    SLICE_X37Y39         FDCE                                         r  tc1/cur_secms_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.830    -0.860    tc1/clk_out1
    SLICE_X37Y39         FDCE                                         r  tc1/cur_secms_reg[10]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X37Y39         FDCE (Hold_fdce_C_D)         0.070    -0.537    tc1/cur_secms_reg[10]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tc1/next_counterms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/counterms_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.556    -0.625    tc1/clk_out1
    SLICE_X38Y31         FDRE                                         r  tc1/next_counterms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  tc1/next_counterms_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.351    tc1/next_counterms[7]
    SLICE_X39Y30         FDCE                                         r  tc1/counterms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.822    -0.868    tc1/clk_out1
    SLICE_X39Y30         FDCE                                         r  tc1/counterms_reg[7]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.076    -0.536    tc1/counterms_reg[7]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tc1/next_counterms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/counterms_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.556    -0.625    tc1/clk_out1
    SLICE_X38Y31         FDRE                                         r  tc1/next_counterms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  tc1/next_counterms_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.351    tc1/next_counterms[6]
    SLICE_X39Y30         FDCE                                         r  tc1/counterms_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.822    -0.868    tc1/clk_out1
    SLICE_X39Y30         FDCE                                         r  tc1/counterms_reg[6]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.071    -0.541    tc1/counterms_reg[6]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tc1/nolabel_line48/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tc1/nolabel_line52/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.906%)  route 0.094ns (31.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.588    -0.593    tc1/nolabel_line48/clk_out1
    SLICE_X2Y31          FDCE                                         r  tc1/nolabel_line48/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  tc1/nolabel_line48/Q_reg/Q
                         net (fo=7, routed)           0.094    -0.335    tc1/nolabel_line51/counter_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.045    -0.290 r  tc1/nolabel_line51/Q_i_1__1/O
                         net (fo=1, routed)           0.000    -0.290    tc1/nolabel_line52/counter_n_4
    SLICE_X3Y31          FDCE                                         r  tc1/nolabel_line52/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=173, routed)         0.857    -0.833    tc1/nolabel_line52/clk_out1
    SLICE_X3Y31          FDCE                                         r  tc1/nolabel_line52/Q_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X3Y31          FDCE (Hold_fdce_C_D)         0.092    -0.488    tc1/nolabel_line52/Q_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    ck0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y41     ss1/hundreds_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y39     ss1/hundreds_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y39     ss1/hundreds_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y39     ss1/hundreds_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y37     ss1/ones_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y41     ss1/ones_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y41     ss1/ones_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y41     ss1/ones_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y37     ss1/ones_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X43Y33     ss1/ssdp1/an_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X43Y33     ss1/ssdp1/an_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X43Y33     ss1/ssdp1/an_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y41     ss1/hundreds_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y41     ss1/hundreds_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     ss1/hundreds_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y37     ss1/ones_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y37     ss1/ones_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    ck0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT



