# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/User/Desktop/Chiheb all/Integration des system embarqué_Class_LAB/Github Repository _ Workspace/Sequential circuits/LAB5/Register_D.vhd} 
