

================================================================
== Vivado HLS Report for 'fc_layer1'
================================================================
* Date:           Mon Jun 18 15:49:23 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     10.69|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  70514|  70514|  70514|  70514|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- fc_layer1_label12   |  70272|  70272|       122|          -|          -|   576|    no    |
        | + fc_layer1_label40  |    120|    120|         4|          -|          -|    30|    no    |
        |- fc_layer1_label15   |    240|    240|         2|          -|          -|   120|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	7  / (exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / (!exitcond)
8 --> 
	7  / true

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [1 x i8]* @p_str172)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_509 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str160, i32 0, i32 0, [1 x i8]* @p_str161, [1 x i8]* @p_str162, [1 x i8]* @p_str163, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str164, [1 x i8]* @p_str165)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_V = alloca [120 x i16], align 2" [nnet_stream/solution1/nnet.cpp:247]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [120 x i16]* %output_V, i64 0, i64 0" [nnet_stream/solution1/nnet.cpp:247]
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_V_addr, align 16" [nnet_stream/solution1/nnet.cpp:247]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader64" [nnet_stream/solution1/nnet.cpp:248]

 <State 2> : 3.63ns
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_3, %3 ], [ 0, %.preheader64.preheader ]"
ST_2 : Operation 16 [1/1] (1.77ns)   --->   "%exitcond3 = icmp eq i10 %j, -448" [nnet_stream/solution1/nnet.cpp:248]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_510 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"
ST_2 : Operation 18 [1/1] (1.95ns)   --->   "%j_3 = add i10 %j, 1" [nnet_stream/solution1/nnet.cpp:248]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %0" [nnet_stream/solution1/nnet.cpp:248]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str45) nounwind" [nnet_stream/solution1/nnet.cpp:249]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str45)" [nnet_stream/solution1/nnet.cpp:249]
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%tmp_V_714 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:250]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %j, i7 0)" [nnet_stream/solution1/nnet.cpp:248]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i17 %tmp to i18" [nnet_stream/solution1/nnet.cpp:248]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_20 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %j, i3 0)" [nnet_stream/solution1/nnet.cpp:248]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i13 %tmp_20 to i18" [nnet_stream/solution1/nnet.cpp:253]
ST_2 : Operation 27 [1/1] (2.10ns)   --->   "%tmp_21 = sub i18 %p_shl_cast, %p_shl1_cast" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i16 %tmp_V_714 to i27" [nnet_stream/solution1/nnet.cpp:251]
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:251]
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:256]

 <State 3> : 5.39ns
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i5 = phi i7 [ 0, %0 ], [ %i_8_3, %2 ]" [nnet_stream/solution1/nnet.cpp:251]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_511 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"
ST_3 : Operation 33 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %i5, -8" [nnet_stream/solution1/nnet.cpp:251]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [nnet_stream/solution1/nnet.cpp:251]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_14 = zext i7 %i5 to i64" [nnet_stream/solution1/nnet.cpp:253]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i7 %i5 to i18" [nnet_stream/solution1/nnet.cpp:253]
ST_3 : Operation 37 [1/1] (2.13ns)   --->   "%tmp_22 = add i18 %tmp_14_cast, %tmp_21" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i18 %tmp_22 to i64" [nnet_stream/solution1/nnet.cpp:253]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_s = getelementptr [69120 x i10]* @fc_layer1_weights_V, i64 0, i64 %tmp_25_cast" [nnet_stream/solution1/nnet.cpp:253]
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%fc_layer1_weights_V_1 = load i10* %fc_layer1_weights_V_s, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 69120> <ROM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%output_V_addr_10 = getelementptr [120 x i16]* %output_V, i64 0, i64 %tmp_14" [nnet_stream/solution1/nnet.cpp:253]
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr_10, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i_8_s = or i7 %i5, 1" [nnet_stream/solution1/nnet.cpp:251]
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_46_1 = zext i7 %i_8_s to i64" [nnet_stream/solution1/nnet.cpp:253]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_46_1_cast = zext i7 %i_8_s to i18" [nnet_stream/solution1/nnet.cpp:253]
ST_3 : Operation 46 [1/1] (2.13ns)   --->   "%tmp_23 = add i18 %tmp_46_1_cast, %tmp_21" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i18 %tmp_23 to i64" [nnet_stream/solution1/nnet.cpp:253]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_2 = getelementptr [69120 x i10]* @fc_layer1_weights_V, i64 0, i64 %tmp_26_cast" [nnet_stream/solution1/nnet.cpp:253]
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%fc_layer1_weights_V_3 = load i10* %fc_layer1_weights_V_2, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 69120> <ROM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%output_V_addr_11 = getelementptr [120 x i16]* %output_V, i64 0, i64 %tmp_46_1" [nnet_stream/solution1/nnet.cpp:253]
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%output_V_load_7 = load i16* %output_V_addr_11, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_512 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str45, i32 %tmp_3)" [nnet_stream/solution1/nnet.cpp:255]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader64" [nnet_stream/solution1/nnet.cpp:248]

 <State 4> : 9.63ns
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%fc_layer1_weights_V_1 = load i10* %fc_layer1_weights_V_s, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 69120> <ROM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i10 %fc_layer1_weights_V_1 to i27" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr_10, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_15 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load, i12 0)" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 58 [1/1] (3.36ns)   --->   "%tmp_493_cast = mul i27 %tmp_17_cast, %tmp_18_cast" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_493_cast_cast = sext i27 %tmp_493_cast to i28" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 60 [1/1] (3.02ns)   --->   "%p_Val2_s = add i28 %tmp_493_cast_cast, %tmp_15" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_s, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%fc_layer1_weights_V_3 = load i10* %fc_layer1_weights_V_2, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 69120> <ROM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i10 %fc_layer1_weights_V_3 to i27" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 64 [1/2] (3.25ns)   --->   "%output_V_load_7 = load i16* %output_V_addr_11, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_48_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_7, i12 0)" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 66 [1/1] (3.36ns)   --->   "%tmp_493_1_cast = mul i27 %tmp_17_cast, %tmp_20_cast" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_493_1_cast_cast = sext i27 %tmp_493_1_cast to i28" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 68 [1/1] (3.02ns)   --->   "%p_Val2_15_1 = add i28 %tmp_493_1_cast_cast, %tmp_48_1" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_51_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_15_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%i_8_1 = or i7 %i5, 2" [nnet_stream/solution1/nnet.cpp:251]
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_46_2 = zext i7 %i_8_1 to i64" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_46_2_cast = zext i7 %i_8_1 to i18" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 73 [1/1] (2.13ns)   --->   "%tmp_24 = add i18 %tmp_46_2_cast, %tmp_21" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i18 %tmp_24 to i64" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_4 = getelementptr [69120 x i10]* @fc_layer1_weights_V, i64 0, i64 %tmp_27_cast" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%fc_layer1_weights_V_5 = load i10* %fc_layer1_weights_V_4, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 69120> <ROM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%output_V_addr_12 = getelementptr [120 x i16]* %output_V, i64 0, i64 %tmp_46_2" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%output_V_load_8 = load i16* %output_V_addr_12, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%i_8_2 = or i7 %i5, 3" [nnet_stream/solution1/nnet.cpp:251]
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_46_3 = zext i7 %i_8_2 to i64" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_46_3_cast = zext i7 %i_8_2 to i18" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 82 [1/1] (2.13ns)   --->   "%tmp_25 = add i18 %tmp_46_3_cast, %tmp_21" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i18 %tmp_25 to i64" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_6 = getelementptr [69120 x i10]* @fc_layer1_weights_V, i64 0, i64 %tmp_28_cast" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%fc_layer1_weights_V_7 = load i10* %fc_layer1_weights_V_6, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 69120> <ROM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%output_V_addr_13 = getelementptr [120 x i16]* %output_V, i64 0, i64 %tmp_46_3" [nnet_stream/solution1/nnet.cpp:253]
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%output_V_load_9 = load i16* %output_V_addr_13, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_4 : Operation 88 [1/1] (1.87ns)   --->   "%i_8_3 = add i7 %i5, 4" [nnet_stream/solution1/nnet.cpp:251]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 9.63ns
ST_5 : Operation 89 [1/1] (3.25ns)   --->   "store i16 %tmp_19, i16* %output_V_addr_10, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 90 [1/1] (3.25ns)   --->   "store i16 %tmp_51_1, i16* %output_V_addr_11, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%fc_layer1_weights_V_5 = load i10* %fc_layer1_weights_V_4, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 69120> <ROM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i10 %fc_layer1_weights_V_5 to i27" [nnet_stream/solution1/nnet.cpp:253]
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%output_V_load_8 = load i16* %output_V_addr_12, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_48_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_8, i12 0)" [nnet_stream/solution1/nnet.cpp:253]
ST_5 : Operation 95 [1/1] (3.36ns)   --->   "%tmp_493_2_cast = mul i27 %tmp_17_cast, %tmp_21_cast" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_493_2_cast_cast = sext i27 %tmp_493_2_cast to i28" [nnet_stream/solution1/nnet.cpp:253]
ST_5 : Operation 97 [1/1] (3.02ns)   --->   "%p_Val2_15_2 = add i28 %tmp_493_2_cast_cast, %tmp_48_2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_51_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_15_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:253]
ST_5 : Operation 99 [1/2] (3.25ns)   --->   "%fc_layer1_weights_V_7 = load i10* %fc_layer1_weights_V_6, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 69120> <ROM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i10 %fc_layer1_weights_V_7 to i27" [nnet_stream/solution1/nnet.cpp:253]
ST_5 : Operation 101 [1/2] (3.25ns)   --->   "%output_V_load_9 = load i16* %output_V_addr_13, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_48_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_9, i12 0)" [nnet_stream/solution1/nnet.cpp:253]
ST_5 : Operation 103 [1/1] (3.36ns)   --->   "%tmp_493_3_cast = mul i27 %tmp_17_cast, %tmp_22_cast" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_493_3_cast_cast = sext i27 %tmp_493_3_cast to i28" [nnet_stream/solution1/nnet.cpp:253]
ST_5 : Operation 105 [1/1] (3.02ns)   --->   "%p_Val2_15_3 = add i28 %tmp_493_3_cast_cast, %tmp_48_3" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_51_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_15_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:253]

 <State 6> : 3.25ns
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str46) nounwind" [nnet_stream/solution1/nnet.cpp:252]
ST_6 : Operation 108 [1/1] (3.25ns)   --->   "store i16 %tmp_51_2, i16* %output_V_addr_12, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 109 [1/1] (3.25ns)   --->   "store i16 %tmp_51_3, i16* %output_V_addr_13, align 2" [nnet_stream/solution1/nnet.cpp:253]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br label %1" [nnet_stream/solution1/nnet.cpp:251]

 <State 7> : 3.25ns
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%i1 = phi i7 [ %i, %4 ], [ 0, %.preheader.preheader ]"
ST_7 : Operation 112 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i1, -8" [nnet_stream/solution1/nnet.cpp:256]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%empty_513 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"
ST_7 : Operation 114 [1/1] (1.87ns)   --->   "%i = add i7 %i1, 1" [nnet_stream/solution1/nnet.cpp:256]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [nnet_stream/solution1/nnet.cpp:256]
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %i1 to i64" [nnet_stream/solution1/nnet.cpp:257]
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr [120 x i16]* %output_V, i64 0, i64 %tmp_s" [nnet_stream/solution1/nnet.cpp:257]
ST_7 : Operation 118 [2/2] (3.25ns)   --->   "%p_Val2_s_514 = load i16* %output_V_addr_5, align 2" [nnet_stream/solution1/nnet.cpp:257]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "ret void" [nnet_stream/solution1/nnet.cpp:259]

 <State 8> : 10.69ns
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str47) nounwind" [nnet_stream/solution1/nnet.cpp:257]
ST_8 : Operation 121 [1/2] (3.25ns)   --->   "%p_Val2_s_514 = load i16* %output_V_addr_5, align 2" [nnet_stream/solution1/nnet.cpp:257]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 120> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i16 %p_Val2_s_514 to i15" [nnet_stream/solution1/nnet.cpp:257]
ST_8 : Operation 123 [1/1] (2.42ns)   --->   "%tmp_i = icmp sgt i16 %p_Val2_s_514, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:257]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (1.37ns)   --->   "%tmp_V = select i1 %tmp_i, i15 %tmp_18, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:257]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_V_3 = zext i15 %tmp_V to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:257]
ST_8 : Operation 126 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_3)" [nnet_stream/solution1/nnet.cpp:257]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:256]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13ns, clock uncertainty: 1.62ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('output.V', nnet_stream/solution1/nnet.cpp:247) [6]  (0 ns)
	'getelementptr' operation ('output_V_addr', nnet_stream/solution1/nnet.cpp:247) [7]  (0 ns)
	'store' operation (nnet_stream/solution1/nnet.cpp:247) of constant 0 on array 'output.V', nnet_stream/solution1/nnet.cpp:247 [8]  (3.25 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:250) [19]  (3.63 ns)

 <State 3>: 5.39ns
The critical path consists of the following:
	'phi' operation ('i5', nnet_stream/solution1/nnet.cpp:251) with incoming values : ('i_8_3', nnet_stream/solution1/nnet.cpp:251) [28]  (0 ns)
	'or' operation ('i_8_s', nnet_stream/solution1/nnet.cpp:251) [49]  (0 ns)
	'add' operation ('tmp_23', nnet_stream/solution1/nnet.cpp:253) [52]  (2.14 ns)
	'getelementptr' operation ('fc_layer1_weights_V_2', nnet_stream/solution1/nnet.cpp:253) [54]  (0 ns)
	'load' operation ('fc_layer1_weights_V_3', nnet_stream/solution1/nnet.cpp:253) on array 'fc_layer1_weights_V' [55]  (3.25 ns)

 <State 4>: 9.63ns
The critical path consists of the following:
	'load' operation ('fc_layer1_weights_V_1', nnet_stream/solution1/nnet.cpp:253) on array 'fc_layer1_weights_V' [39]  (3.25 ns)
	'mul' operation ('tmp_493_cast', nnet_stream/solution1/nnet.cpp:253) [44]  (3.36 ns)
	'add' operation ('p_Val2_s', nnet_stream/solution1/nnet.cpp:253) [46]  (3.02 ns)

 <State 5>: 9.63ns
The critical path consists of the following:
	'load' operation ('fc_layer1_weights_V_5', nnet_stream/solution1/nnet.cpp:253) on array 'fc_layer1_weights_V' [71]  (3.25 ns)
	'mul' operation ('tmp_493_2_cast', nnet_stream/solution1/nnet.cpp:253) [76]  (3.36 ns)
	'add' operation ('p_Val2_15_2', nnet_stream/solution1/nnet.cpp:253) [78]  (3.02 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'store' operation (nnet_stream/solution1/nnet.cpp:253) of variable 'tmp_51_2', nnet_stream/solution1/nnet.cpp:253 on array 'output.V', nnet_stream/solution1/nnet.cpp:247 [80]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', nnet_stream/solution1/nnet.cpp:256) [105]  (0 ns)
	'getelementptr' operation ('output_V_addr_5', nnet_stream/solution1/nnet.cpp:257) [113]  (0 ns)
	'load' operation ('__Val2__', nnet_stream/solution1/nnet.cpp:257) on array 'output.V', nnet_stream/solution1/nnet.cpp:247 [114]  (3.25 ns)

 <State 8>: 10.7ns
The critical path consists of the following:
	'load' operation ('__Val2__', nnet_stream/solution1/nnet.cpp:257) on array 'output.V', nnet_stream/solution1/nnet.cpp:247 [114]  (3.25 ns)
	'icmp' operation ('tmp_i', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:257) [116]  (2.43 ns)
	'select' operation ('tmp.V', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:257) [117]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:257) [119]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
