<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/MacroAssembler.h</title>
    <link rel="stylesheet" href="../../../../../../../../style.css" />
  </head>
<body>
<center><a href="MacroAssembler.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="MacroAssemblerARM64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/assembler/MacroAssembler.h</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (C) 2008-2018 Apple Inc. All rights reserved.</span>
   3  *
   4  * Redistribution and use in source and binary forms, with or without
   5  * modification, are permitted provided that the following conditions
   6  * are met:
   7  * 1. Redistributions of source code must retain the above copyright
   8  *    notice, this list of conditions and the following disclaimer.
   9  * 2. Redistributions in binary form must reproduce the above copyright
  10  *    notice, this list of conditions and the following disclaimer in the
  11  *    documentation and/or other materials provided with the distribution.
  12  *
  13  * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS&#39;&#39; AND ANY
  14  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  15  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  16  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL APPLE INC. OR
  17  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  18  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  19  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  20  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
  21  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  22  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  23  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  24  */
  25 
  26 #pragma once
  27 
  28 #if ENABLE(ASSEMBLER)
  29 
  30 #include &quot;JSCJSValue.h&quot;
  31 
  32 #if CPU(ARM_THUMB2)
  33 #define TARGET_ASSEMBLER ARMv7Assembler
  34 #define TARGET_MACROASSEMBLER MacroAssemblerARMv7
  35 #include &quot;MacroAssemblerARMv7.h&quot;
  36 namespace JSC { typedef MacroAssemblerARMv7 MacroAssemblerBase; };
  37 
<span class="line-modified">  38 #elif CPU(ARM64E) &amp;&amp; __has_include(&lt;WebKitAdditions/MacroAssemblerARM64E.h&gt;)</span>
  39 #define TARGET_ASSEMBLER ARM64EAssembler
  40 #define TARGET_MACROASSEMBLER MacroAssemblerARM64E
<span class="line-modified">  41 #include &lt;WebKitAdditions/MacroAssemblerARM64E.h&gt;</span>
  42 
  43 #elif CPU(ARM64)
  44 #define TARGET_ASSEMBLER ARM64Assembler
  45 #define TARGET_MACROASSEMBLER MacroAssemblerARM64
  46 #include &quot;MacroAssemblerARM64.h&quot;
  47 
  48 #elif CPU(MIPS)
  49 #define TARGET_ASSEMBLER MIPSAssembler
  50 #define TARGET_MACROASSEMBLER MacroAssemblerMIPS
  51 #include &quot;MacroAssemblerMIPS.h&quot;
  52 
  53 #elif CPU(X86)
  54 #define TARGET_ASSEMBLER X86Assembler
  55 #define TARGET_MACROASSEMBLER MacroAssemblerX86
  56 #include &quot;MacroAssemblerX86.h&quot;
  57 
  58 #elif CPU(X86_64)
  59 #define TARGET_ASSEMBLER X86Assembler
  60 #define TARGET_MACROASSEMBLER MacroAssemblerX86_64
  61 #include &quot;MacroAssemblerX86_64.h&quot;
</pre>
<hr />
<pre>
 111         return reg - firstRegister();
 112     }
 113 
 114     static constexpr unsigned fpRegisterIndex(FPRegisterID reg)
 115     {
 116         return reg - firstFPRegister();
 117     }
 118 
 119     static constexpr unsigned registerIndex(FPRegisterID reg)
 120     {
 121         return fpRegisterIndex(reg) + numberOfRegisters();
 122     }
 123 
 124     static constexpr unsigned totalNumberOfRegisters()
 125     {
 126         return numberOfRegisters() + numberOfFPRegisters();
 127     }
 128 
 129     using MacroAssemblerBase::pop;
 130     using MacroAssemblerBase::jump;

 131     using MacroAssemblerBase::branch32;
 132     using MacroAssemblerBase::compare32;
 133     using MacroAssemblerBase::move;
 134     using MacroAssemblerBase::moveDouble;
 135     using MacroAssemblerBase::add32;
 136     using MacroAssemblerBase::mul32;
 137     using MacroAssemblerBase::and32;
 138     using MacroAssemblerBase::branchAdd32;
 139     using MacroAssemblerBase::branchMul32;
 140 #if CPU(ARM64) || CPU(ARM_THUMB2) || CPU(X86_64) || CPU(MIPS)
 141     using MacroAssemblerBase::branchPtr;
 142 #endif
 143     using MacroAssemblerBase::branchSub32;
 144     using MacroAssemblerBase::lshift32;
 145     using MacroAssemblerBase::or32;
 146     using MacroAssemblerBase::rshift32;
 147     using MacroAssemblerBase::store32;
 148     using MacroAssemblerBase::sub32;
 149     using MacroAssemblerBase::urshift32;
 150     using MacroAssemblerBase::xor32;
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (C) 2008-2019 Apple Inc. All rights reserved.</span>
   3  *
   4  * Redistribution and use in source and binary forms, with or without
   5  * modification, are permitted provided that the following conditions
   6  * are met:
   7  * 1. Redistributions of source code must retain the above copyright
   8  *    notice, this list of conditions and the following disclaimer.
   9  * 2. Redistributions in binary form must reproduce the above copyright
  10  *    notice, this list of conditions and the following disclaimer in the
  11  *    documentation and/or other materials provided with the distribution.
  12  *
  13  * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS&#39;&#39; AND ANY
  14  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  15  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
  16  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL APPLE INC. OR
  17  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  18  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
  19  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  20  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
  21  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  22  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  23  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  24  */
  25 
  26 #pragma once
  27 
  28 #if ENABLE(ASSEMBLER)
  29 
  30 #include &quot;JSCJSValue.h&quot;
  31 
  32 #if CPU(ARM_THUMB2)
  33 #define TARGET_ASSEMBLER ARMv7Assembler
  34 #define TARGET_MACROASSEMBLER MacroAssemblerARMv7
  35 #include &quot;MacroAssemblerARMv7.h&quot;
  36 namespace JSC { typedef MacroAssemblerARMv7 MacroAssemblerBase; };
  37 
<span class="line-modified">  38 #elif CPU(ARM64E)</span>
  39 #define TARGET_ASSEMBLER ARM64EAssembler
  40 #define TARGET_MACROASSEMBLER MacroAssemblerARM64E
<span class="line-modified">  41 #include &quot;MacroAssemblerARM64E.h&quot;</span>
  42 
  43 #elif CPU(ARM64)
  44 #define TARGET_ASSEMBLER ARM64Assembler
  45 #define TARGET_MACROASSEMBLER MacroAssemblerARM64
  46 #include &quot;MacroAssemblerARM64.h&quot;
  47 
  48 #elif CPU(MIPS)
  49 #define TARGET_ASSEMBLER MIPSAssembler
  50 #define TARGET_MACROASSEMBLER MacroAssemblerMIPS
  51 #include &quot;MacroAssemblerMIPS.h&quot;
  52 
  53 #elif CPU(X86)
  54 #define TARGET_ASSEMBLER X86Assembler
  55 #define TARGET_MACROASSEMBLER MacroAssemblerX86
  56 #include &quot;MacroAssemblerX86.h&quot;
  57 
  58 #elif CPU(X86_64)
  59 #define TARGET_ASSEMBLER X86Assembler
  60 #define TARGET_MACROASSEMBLER MacroAssemblerX86_64
  61 #include &quot;MacroAssemblerX86_64.h&quot;
</pre>
<hr />
<pre>
 111         return reg - firstRegister();
 112     }
 113 
 114     static constexpr unsigned fpRegisterIndex(FPRegisterID reg)
 115     {
 116         return reg - firstFPRegister();
 117     }
 118 
 119     static constexpr unsigned registerIndex(FPRegisterID reg)
 120     {
 121         return fpRegisterIndex(reg) + numberOfRegisters();
 122     }
 123 
 124     static constexpr unsigned totalNumberOfRegisters()
 125     {
 126         return numberOfRegisters() + numberOfFPRegisters();
 127     }
 128 
 129     using MacroAssemblerBase::pop;
 130     using MacroAssemblerBase::jump;
<span class="line-added"> 131     using MacroAssemblerBase::farJump;</span>
 132     using MacroAssemblerBase::branch32;
 133     using MacroAssemblerBase::compare32;
 134     using MacroAssemblerBase::move;
 135     using MacroAssemblerBase::moveDouble;
 136     using MacroAssemblerBase::add32;
 137     using MacroAssemblerBase::mul32;
 138     using MacroAssemblerBase::and32;
 139     using MacroAssemblerBase::branchAdd32;
 140     using MacroAssemblerBase::branchMul32;
 141 #if CPU(ARM64) || CPU(ARM_THUMB2) || CPU(X86_64) || CPU(MIPS)
 142     using MacroAssemblerBase::branchPtr;
 143 #endif
 144     using MacroAssemblerBase::branchSub32;
 145     using MacroAssemblerBase::lshift32;
 146     using MacroAssemblerBase::or32;
 147     using MacroAssemblerBase::rshift32;
 148     using MacroAssemblerBase::store32;
 149     using MacroAssemblerBase::sub32;
 150     using MacroAssemblerBase::urshift32;
 151     using MacroAssemblerBase::xor32;
</pre>
</td>
</tr>
</table>
<center><a href="MacroAssembler.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../index.html" target="_top">index</a> <a href="MacroAssemblerARM64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>