/home/caeuser/projects/Digitaltechnik-Praktikum/src/bin2seg_rtl.vhd {1 {vcom -work work -2008 -explicit /home/caeuser/projects/Digitaltechnik-Praktikum/src/bin2seg_rtl.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity bin2seg
-- Compiling architecture rtl of bin2seg

} {} {}} /home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_cnt15_messen_rtl.vhd {1 {vcom -work work -2008 -explicit /home/caeuser/projects/Digitaltechnik-Praktikum/src/de1_cnt15_messen_rtl.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity de1_cnt15_messen
-- Compiling architecture rtl of de1_cnt15_messen

} {} {}} /home/caeuser/projects/Digitaltechnik-Praktikum/src/cnt15_rtl.vhd {1 {vcom -work work -2008 -explicit /home/caeuser/projects/Digitaltechnik-Praktikum/src/cnt15_rtl.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity cnt15
-- Compiling architecture rtl of cnt15

} {} {}} /home/caeuser/projects/Digitaltechnik-Praktikum/src/t_de1_cnt15_messen.vhd {1 {vcom -work work -2008 -explicit /home/caeuser/projects/Digitaltechnik-Praktikum/src/t_de1_cnt15_messen.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity t_de1_cnt15_messen
-- Compiling architecture tbench of t_de1_cnt15_messen

} {} {}}
