
5_Timers2_timer_outputcompare_input_capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000022c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003c0  080003c8  000013c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003c0  080003c0  000013c8  2**0
                  CONTENTS
  4 .ARM          00000000  080003c0  080003c0  000013c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003c0  080003c8  000013c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003c0  080003c0  000013c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003c4  080003c4  000013c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000013c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000013c8  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000013c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000569  00000000  00000000  000013f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000001a3  00000000  00000000  00001961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000070  00000000  00000000  00001b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000046  00000000  00000000  00001b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000e75  00000000  00000000  00001bbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000b4d  00000000  00000000  00002a33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007604d  00000000  00000000  00003580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000795cd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000a8  00000000  00000000  00079610  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  000796b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080003a8 	.word	0x080003a8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080003a8 	.word	0x080003a8

080001d4 <main>:

int timestamp = 0;

//connect a jumper wire from PE9 to PA6

int main(void){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0

	tim1_pe9_output_compare();
 80001d8:	f000 f814 	bl	8000204 <tim1_pe9_output_compare>
	tim3_pa6_input_capture();
 80001dc:	f000 f85a 	bl	8000294 <tim3_pa6_input_capture>

	while(1){
		//Wait unyill edge is captured
		while(!(TIM3 -> SR & SR_CC1IF)){}
 80001e0:	bf00      	nop
 80001e2:	4b06      	ldr	r3, [pc, #24]	@ (80001fc <main+0x28>)
 80001e4:	691b      	ldr	r3, [r3, #16]
 80001e6:	f003 0302 	and.w	r3, r3, #2
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d0f9      	beq.n	80001e2 <main+0xe>

		//Read value
		timestamp = TIM3 -> CCR1;
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <main+0x28>)
 80001f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80001f2:	461a      	mov	r2, r3
 80001f4:	4b02      	ldr	r3, [pc, #8]	@ (8000200 <main+0x2c>)
 80001f6:	601a      	str	r2, [r3, #0]
		while(!(TIM3 -> SR & SR_CC1IF)){}
 80001f8:	e7f2      	b.n	80001e0 <main+0xc>
 80001fa:	bf00      	nop
 80001fc:	40000400 	.word	0x40000400
 8000200:	2000001c 	.word	0x2000001c

08000204 <tim1_pe9_output_compare>:
#define AFR6_TIM			(1U << 25)

#define BDTR_MOE			(1U << 15)
#define CCER_CC1S			(1U << 0)

void tim1_pe9_output_compare(void){
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	//Enable clock access to GPIOE
	RCC -> AHBENR |= GPIOEEN;
 8000208:	4b1f      	ldr	r3, [pc, #124]	@ (8000288 <tim1_pe9_output_compare+0x84>)
 800020a:	695b      	ldr	r3, [r3, #20]
 800020c:	4a1e      	ldr	r2, [pc, #120]	@ (8000288 <tim1_pe9_output_compare+0x84>)
 800020e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000212:	6153      	str	r3, [r2, #20]

	//Set alternative function to PE9
	GPIOE -> MODER |= (1U <<19);
 8000214:	4b1d      	ldr	r3, [pc, #116]	@ (800028c <tim1_pe9_output_compare+0x88>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a1c      	ldr	r2, [pc, #112]	@ (800028c <tim1_pe9_output_compare+0x88>)
 800021a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800021e:	6013      	str	r3, [r2, #0]
	GPIOE -> MODER &=~ (1U <<18);
 8000220:	4b1a      	ldr	r3, [pc, #104]	@ (800028c <tim1_pe9_output_compare+0x88>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a19      	ldr	r2, [pc, #100]	@ (800028c <tim1_pe9_output_compare+0x88>)
 8000226:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800022a:	6013      	str	r3, [r2, #0]

	//Set PE8 to TIM1_CH1 configuration
	GPIOE -> AFR[1] = AFR_TIM;
 800022c:	4b17      	ldr	r3, [pc, #92]	@ (800028c <tim1_pe9_output_compare+0x88>)
 800022e:	2220      	movs	r2, #32
 8000230:	625a      	str	r2, [r3, #36]	@ 0x24

	//Enable clock access to tim1
	RCC -> APB2ENR |= TIM1_EN;
 8000232:	4b15      	ldr	r3, [pc, #84]	@ (8000288 <tim1_pe9_output_compare+0x84>)
 8000234:	699b      	ldr	r3, [r3, #24]
 8000236:	4a14      	ldr	r2, [pc, #80]	@ (8000288 <tim1_pe9_output_compare+0x84>)
 8000238:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800023c:	6193      	str	r3, [r2, #24]

	//Set prescalar value
	TIM1 -> PSC = 800 - 1; // 8000 000 / 800 = 10000
 800023e:	4b14      	ldr	r3, [pc, #80]	@ (8000290 <tim1_pe9_output_compare+0x8c>)
 8000240:	f240 321f 	movw	r2, #799	@ 0x31f
 8000244:	629a      	str	r2, [r3, #40]	@ 0x28

	//Set auto reload value
	TIM1 -> ARR = 10000 - 1;
 8000246:	4b12      	ldr	r3, [pc, #72]	@ (8000290 <tim1_pe9_output_compare+0x8c>)
 8000248:	f242 720f 	movw	r2, #9999	@ 0x270f
 800024c:	62da      	str	r2, [r3, #44]	@ 0x2c

	//////////Set output compare toggle
	TIM1 -> CCMR1 |= OC_TOGGLE;
 800024e:	4b10      	ldr	r3, [pc, #64]	@ (8000290 <tim1_pe9_output_compare+0x8c>)
 8000250:	699b      	ldr	r3, [r3, #24]
 8000252:	4a0f      	ldr	r2, [pc, #60]	@ (8000290 <tim1_pe9_output_compare+0x8c>)
 8000254:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000258:	6193      	str	r3, [r2, #24]

	//Enable tim1 ch1 in compare mode
	TIM1 -> CCER |= CCER_EN1;
 800025a:	4b0d      	ldr	r3, [pc, #52]	@ (8000290 <tim1_pe9_output_compare+0x8c>)
 800025c:	6a1b      	ldr	r3, [r3, #32]
 800025e:	4a0c      	ldr	r2, [pc, #48]	@ (8000290 <tim1_pe9_output_compare+0x8c>)
 8000260:	f043 0301 	orr.w	r3, r3, #1
 8000264:	6213      	str	r3, [r2, #32]

	//Enable main output (MOE) in BDTR (required for advanced timers)
	TIM1-> BDTR |= BDTR_MOE;
 8000266:	4b0a      	ldr	r3, [pc, #40]	@ (8000290 <tim1_pe9_output_compare+0x8c>)
 8000268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800026a:	4a09      	ldr	r2, [pc, #36]	@ (8000290 <tim1_pe9_output_compare+0x8c>)
 800026c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000270:	6453      	str	r3, [r2, #68]	@ 0x44

	//Clear counter
	TIM1 -> CNT  = 0;
 8000272:	4b07      	ldr	r3, [pc, #28]	@ (8000290 <tim1_pe9_output_compare+0x8c>)
 8000274:	2200      	movs	r2, #0
 8000276:	625a      	str	r2, [r3, #36]	@ 0x24

	//Enable timer
	TIM1 -> CR1 = CR1_CEN;
 8000278:	4b05      	ldr	r3, [pc, #20]	@ (8000290 <tim1_pe9_output_compare+0x8c>)
 800027a:	2201      	movs	r2, #1
 800027c:	601a      	str	r2, [r3, #0]
}
 800027e:	bf00      	nop
 8000280:	46bd      	mov	sp, r7
 8000282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000286:	4770      	bx	lr
 8000288:	40021000 	.word	0x40021000
 800028c:	48001000 	.word	0x48001000
 8000290:	40012c00 	.word	0x40012c00

08000294 <tim3_pa6_input_capture>:

void tim3_pa6_input_capture(void){
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0
	//Enable clock access
	RCC -> AHBENR |= GPIOAEN;
 8000298:	4b1a      	ldr	r3, [pc, #104]	@ (8000304 <tim3_pa6_input_capture+0x70>)
 800029a:	695b      	ldr	r3, [r3, #20]
 800029c:	4a19      	ldr	r2, [pc, #100]	@ (8000304 <tim3_pa6_input_capture+0x70>)
 800029e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002a2:	6153      	str	r3, [r2, #20]

	//Set PA6 to alternate function
	GPIOA -> MODER |= (1U << 13);
 80002a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002b2:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER &=~ (1U << 12);
 80002b4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80002c2:	6013      	str	r3, [r2, #0]

	//Set alternate function to AF2
	GPIOA -> AFR[0] |= AFR6_TIM;
 80002c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002c8:	6a1b      	ldr	r3, [r3, #32]
 80002ca:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80002d2:	6213      	str	r3, [r2, #32]

	//Enable clock access to TIM3
	RCC -> APB1ENR |= TIM3_EN;
 80002d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000304 <tim3_pa6_input_capture+0x70>)
 80002d6:	69db      	ldr	r3, [r3, #28]
 80002d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000304 <tim3_pa6_input_capture+0x70>)
 80002da:	f043 0302 	orr.w	r3, r3, #2
 80002de:	61d3      	str	r3, [r2, #28]

	//Set prescalar
	TIM3 -> PSC = 8000 - 1;
 80002e0:	4b09      	ldr	r3, [pc, #36]	@ (8000308 <tim3_pa6_input_capture+0x74>)
 80002e2:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80002e6:	629a      	str	r2, [r3, #40]	@ 0x28

	//Set CH1 to capture at every edges
	TIM3 -> CCMR1 = CCER_CC1S;
 80002e8:	4b07      	ldr	r3, [pc, #28]	@ (8000308 <tim3_pa6_input_capture+0x74>)
 80002ea:	2201      	movs	r2, #1
 80002ec:	619a      	str	r2, [r3, #24]

	//Set CH1 to capture at rising stage
	TIM3 -> CCER = CCER_EN1;
 80002ee:	4b06      	ldr	r3, [pc, #24]	@ (8000308 <tim3_pa6_input_capture+0x74>)
 80002f0:	2201      	movs	r2, #1
 80002f2:	621a      	str	r2, [r3, #32]

	//Enable TIM3
	TIM3 -> CR1 = CR1_CEN;
 80002f4:	4b04      	ldr	r3, [pc, #16]	@ (8000308 <tim3_pa6_input_capture+0x74>)
 80002f6:	2201      	movs	r2, #1
 80002f8:	601a      	str	r2, [r3, #0]

}
 80002fa:	bf00      	nop
 80002fc:	46bd      	mov	sp, r7
 80002fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000302:	4770      	bx	lr
 8000304:	40021000 	.word	0x40021000
 8000308:	40000400 	.word	0x40000400

0800030c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800030c:	480d      	ldr	r0, [pc, #52]	@ (8000344 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800030e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000310:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000314:	480c      	ldr	r0, [pc, #48]	@ (8000348 <LoopForever+0x6>)
  ldr r1, =_edata
 8000316:	490d      	ldr	r1, [pc, #52]	@ (800034c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000318:	4a0d      	ldr	r2, [pc, #52]	@ (8000350 <LoopForever+0xe>)
  movs r3, #0
 800031a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800031c:	e002      	b.n	8000324 <LoopCopyDataInit>

0800031e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800031e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000322:	3304      	adds	r3, #4

08000324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000328:	d3f9      	bcc.n	800031e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800032a:	4a0a      	ldr	r2, [pc, #40]	@ (8000354 <LoopForever+0x12>)
  ldr r4, =_ebss
 800032c:	4c0a      	ldr	r4, [pc, #40]	@ (8000358 <LoopForever+0x16>)
  movs r3, #0
 800032e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000330:	e001      	b.n	8000336 <LoopFillZerobss>

08000332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000334:	3204      	adds	r2, #4

08000336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000338:	d3fb      	bcc.n	8000332 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800033a:	f000 f811 	bl	8000360 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800033e:	f7ff ff49 	bl	80001d4 <main>

08000342 <LoopForever>:

LoopForever:
  b LoopForever
 8000342:	e7fe      	b.n	8000342 <LoopForever>
  ldr   r0, =_estack
 8000344:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800034c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000350:	080003c8 	.word	0x080003c8
  ldr r2, =_sbss
 8000354:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000358:	20000020 	.word	0x20000020

0800035c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800035c:	e7fe      	b.n	800035c <ADC1_2_IRQHandler>
	...

08000360 <__libc_init_array>:
 8000360:	b570      	push	{r4, r5, r6, lr}
 8000362:	4d0d      	ldr	r5, [pc, #52]	@ (8000398 <__libc_init_array+0x38>)
 8000364:	4c0d      	ldr	r4, [pc, #52]	@ (800039c <__libc_init_array+0x3c>)
 8000366:	1b64      	subs	r4, r4, r5
 8000368:	10a4      	asrs	r4, r4, #2
 800036a:	2600      	movs	r6, #0
 800036c:	42a6      	cmp	r6, r4
 800036e:	d109      	bne.n	8000384 <__libc_init_array+0x24>
 8000370:	4d0b      	ldr	r5, [pc, #44]	@ (80003a0 <__libc_init_array+0x40>)
 8000372:	4c0c      	ldr	r4, [pc, #48]	@ (80003a4 <__libc_init_array+0x44>)
 8000374:	f000 f818 	bl	80003a8 <_init>
 8000378:	1b64      	subs	r4, r4, r5
 800037a:	10a4      	asrs	r4, r4, #2
 800037c:	2600      	movs	r6, #0
 800037e:	42a6      	cmp	r6, r4
 8000380:	d105      	bne.n	800038e <__libc_init_array+0x2e>
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f855 3b04 	ldr.w	r3, [r5], #4
 8000388:	4798      	blx	r3
 800038a:	3601      	adds	r6, #1
 800038c:	e7ee      	b.n	800036c <__libc_init_array+0xc>
 800038e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000392:	4798      	blx	r3
 8000394:	3601      	adds	r6, #1
 8000396:	e7f2      	b.n	800037e <__libc_init_array+0x1e>
 8000398:	080003c0 	.word	0x080003c0
 800039c:	080003c0 	.word	0x080003c0
 80003a0:	080003c0 	.word	0x080003c0
 80003a4:	080003c4 	.word	0x080003c4

080003a8 <_init>:
 80003a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003aa:	bf00      	nop
 80003ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ae:	bc08      	pop	{r3}
 80003b0:	469e      	mov	lr, r3
 80003b2:	4770      	bx	lr

080003b4 <_fini>:
 80003b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003b6:	bf00      	nop
 80003b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003ba:	bc08      	pop	{r3}
 80003bc:	469e      	mov	lr, r3
 80003be:	4770      	bx	lr
