// Seed: 1777043755
module module_0 (
    input tri id_0
    , id_2
);
  assign id_2 = id_0;
  id_4(
      1, 1
  ); id_5(
      1 !=? id_2
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6,
    output supply1 id_7,
    output supply0 id_8,
    output supply0 id_9,
    output uwire id_10,
    input tri id_11,
    output wand id_12,
    input wire id_13,
    output logic id_14,
    input wand id_15,
    input uwire id_16,
    output supply1 id_17,
    input supply1 id_18,
    output wire id_19
    , id_24, id_25#(
        .id_26(1)
    ),
    output wor id_20,
    output tri1 id_21,
    output tri1 id_22
);
  assign id_26 = id_4 - id_15;
  module_0 modCall_1 (id_2);
  assign id_8 = id_25;
  always id_14 <= 1;
endmodule
