/* Generated by Yosys 0.18+10 (git sha1 57d4b00ff, gcc 11.2.0 -fPIC -Os) */

module latch_inference(cout, sum, a, b, clk, cin, R, G, Q1, Q2, Q3, Q4, Q5, Q6);
  input G;
  output Q1;
  output Q2;
  output Q3;
  output Q4;
  output Q5;
  output Q6;
  input R;
  input [9:0] a;
  input [9:0] b;
  input cin;
  input clk;
  output cout;
  output [9:0] sum;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _00_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _01_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _02_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _03_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _04_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _05_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _06_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _07_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [5:0] _08_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _09_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _10_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _11_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [5:0] _12_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _13_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [3:0] _14_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _15_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [3:0] _16_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _17_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [5:0] _18_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _19_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [5:0] _20_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _21_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _22_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _23_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _24_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _25_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _26_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _27_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _28_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _29_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _30_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _31_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [5:0] _32_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _33_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [5:0] _34_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _35_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _36_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire _50_;
  wire _51_;
  wire _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:7.13-7.14" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:7.13-7.14" *)
  wire G;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.9-9.11" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.9-9.11" *)
  wire Q1;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.12-9.14" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.12-9.14" *)
  wire Q2;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.15-9.17" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.15-9.17" *)
  wire Q3;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.18-9.20" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.18-9.20" *)
  wire Q4;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.21-9.23" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.21-9.23" *)
  wire Q5;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.24-9.26" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:9.24-9.26" *)
  wire Q6;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:7.11-7.12" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:7.11-7.12" *)
  wire R;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:8.18-8.19" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:8.18-8.19" *)
  wire [9:0] a;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:8.21-8.22" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:8.21-8.22" *)
  wire [9:0] b;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:7.7-7.10" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:7.7-7.10" *)
  wire cin;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:7.15-7.18" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:7.15-7.18" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:5.8-5.12" *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:5.8-5.12" *)
  wire cout;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:6.23-6.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:6.23-6.26" *)
  wire [9:0] sum;
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'b10010110)
  ) _56_ (
    .Y(_42_),
    .A({ _52_, a[4], b[4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'd4276791424)
  ) _57_ (
    .Y(_48_),
    .A({ a[1], cin, a[0], b[0], b[1] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'b1111111111111111111110011001111111111001100111111111111111111111)
  ) _58_ (
    .Y(_49_),
    .A({ b[3], a[3], b[5], a[5:4], b[4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'b1111110011101000111010001100000011101000110000001110100011000000)
  ) _59_ (
    .Y(_50_),
    .A({ b[3], a[3], a[4], b[5], a[5], b[4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'd43967)
  ) _60_ (
    .Y(_51_),
    .A({ _50_, _48_, a[2], b[2], _49_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'd2389799310)
  ) _61_ (
    .Y(_45_),
    .A({ a[7], b[7], _51_, a[6], b[6] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'b01101001)
  ) _62_ (
    .Y(_44_),
    .A({ _51_, a[6], b[6] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'd4276791424)
  ) _63_ (
    .Y(_52_),
    .A({ a[3], _48_, a[2], b[2], b[3] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'd3893827560)
  ) _64_ (
    .Y(_43_),
    .A({ b[5], a[5], _52_, a[4], b[4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'b1111111111111111111110001000100011111000100010001111100010001000)
  ) _65_ (
    .Y(_53_),
    .A({ b[5], a[5], b[6], a[6], b[7], a[7] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'b0000000000000000000000000000000000000000000000001010101110111111)
  ) _66_ (
    .Y(_54_),
    .A({ _53_, _50_, _48_, a[2], b[2], _49_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'b1110111011101000)
  ) _67_ (
    .Y(_55_),
    .A({ a[6], b[6], a[7], b[7] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'b0100101110110100)
  ) _68_ (
    .Y(_46_),
    .A({ a[8], b[8], _55_, _54_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'b1111010001000000000010111011111100001011101111111111010001000000)
  ) _69_ (
    .Y(_47_),
    .A({ a[9], b[9], a[8], b[8], _55_, _54_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'b10010110)
  ) _70_ (
    .Y(_40_),
    .A({ _48_, a[2], b[2] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'b1110111110001100110011100000100011101110100010001100110000000000)
  ) _71_ (
    .Y(cout),
    .A({ _55_, a[8], a[9], _54_, b[9:8] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'd3893827560)
  ) _72_ (
    .Y(_39_),
    .A({ a[1], b[1], cin, a[0], b[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'b10010110)
  ) _73_ (
    .Y(_38_),
    .A({ cin, a[0], b[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'd3893827560)
  ) _74_ (
    .Y(_41_),
    .A({ a[3], b[3], _48_, a[2], b[2] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _75_ (
    .C(clk),
    .D(_38_),
    .E(1'b1),
    .Q(sum[0]),
    .R(1'b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _76_ (
    .C(clk),
    .D(_39_),
    .E(1'b1),
    .Q(sum[1]),
    .R(1'b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _77_ (
    .C(clk),
    .D(_40_),
    .E(1'b1),
    .Q(sum[2]),
    .R(1'b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _78_ (
    .C(clk),
    .D(_41_),
    .E(1'b1),
    .Q(sum[3]),
    .R(1'b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _79_ (
    .C(clk),
    .D(_42_),
    .E(1'b1),
    .Q(sum[4]),
    .R(1'b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _80_ (
    .C(clk),
    .D(_43_),
    .E(1'b1),
    .Q(sum[5]),
    .R(1'b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _81_ (
    .C(clk),
    .D(_44_),
    .E(1'b1),
    .Q(sum[6]),
    .R(1'b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _82_ (
    .C(clk),
    .D(_45_),
    .E(1'b1),
    .Q(sum[7]),
    .R(1'b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _83_ (
    .C(clk),
    .D(_46_),
    .E(1'b1),
    .Q(sum[8]),
    .R(1'b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _84_ (
    .C(clk),
    .D(_47_),
    .E(1'b1),
    .Q(sum[9]),
    .R(1'b1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:21.12-21.47" *)
  LATCH llatch_inst (
    .D(cout),
    .G(G),
    .Q(Q1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:23.12-23.48" *)
  LATCHN llatchn_inst (
    .D(cout),
    .G(G),
    .Q(Q2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:29.12-29.55" *)
  LATCHNR llatchnr_inst (
    .D(cout),
    .G(G),
    .Q(Q5),
    .R(R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:31.12-31.55" *)
  LATCHNS llatchns_inst (
    .D(cout),
    .G(G),
    .Q(Q6),
    .R(R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:25.12-25.54" *)
  LATCHR llatchr_inst (
    .D(cout),
    .G(G),
    .Q(Q3),
    .R(R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/FV/awais/Synthesis/yosys/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/latches/Simple_Latches/latch_inference.v:27.12-27.54" *)
  LATCHS llatchs_inst (
    .D(cout),
    .G(G),
    .Q(Q4),
    .R(R)
  );
endmodule
