

================================================================
== Synthesis Summary Report of 'adder'
================================================================
+ General Information: 
    * Date:           Thu Apr 27 09:31:07 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        adder_vitis_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+
    | Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |         |     |
    | & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|   LUT   | URAM|
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+
    |+ adder  |     -|  4.61|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  8 (~0%)|    -|
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+---+---------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A         | ap_none | 2        |
| B         | ap_none | 2        |
| Cin       | ap_none | 2        |
| ap_return |         | 3        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------+
| Argument | Direction | Datatype  |
+----------+-----------+-----------+
| A        | in        | ap_int<2> |
| B        | in        | ap_int<2> |
| Cin      | in        | ap_int<2> |
| return   | out       | ap_int<3> |
+----------+-----------+-----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| A        | A            | port    |
| B        | B            | port    |
| Cin      | Cin          | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

