

================================================================
== Vitis HLS Report for 'lenet5'
================================================================
* Date:           Sat Feb  1 13:08:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Lenet_HLS_Component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25381|    25381|  0.254 ms|  0.254 ms|  25382|  25382|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-------+-------+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_CONVOLUTION_LAYER_1_fu_24  |CONVOLUTION_LAYER_1  |    25380|    25380|  0.254 ms|  0.254 ms|  25380|  25380|       no|
        +-------------------------------+---------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       24|    39|    5488|    5407|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      14|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       24|    39|    5491|    5421|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|     2|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |            Instance           |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |grp_CONVOLUTION_LAYER_1_fu_24  |CONVOLUTION_LAYER_1  |       24|  39|  5488|  5407|    0|
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |Total                          |                     |       24|  39|  5488|  5407|    0|
    +-------------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  2|   0|    2|          0|
    |grp_CONVOLUTION_LAYER_1_fu_24_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  3|   0|    3|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|        lenet5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        lenet5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|        lenet5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        lenet5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        lenet5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        lenet5|  return value|
|input_layer_address0  |  out|   10|   ap_memory|   input_layer|         array|
|input_layer_ce0       |  out|    1|   ap_memory|   input_layer|         array|
|input_layer_q0        |   in|   32|   ap_memory|   input_layer|         array|
|output_r              |   in|   32|     ap_none|      output_r|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

