#ifndef REGS_CC1120_H
#define REGS_CC1120_H

// Standard address space registers
#define CC1120_REGS_IOCFG3              0x00
#define CC1120_REGS_IOCFG2              0x01
#define CC1120_REGS_IOCFG1              0x02
#define CC1120_REGS_IOCFG0              0x03
#define CC1120_REGS_SYNC3               0x04
#define CC1120_REGS_SYNC2               0x05
#define CC1120_REGS_SYNC1               0x06
#define CC1120_REGS_SYNC0               0x07
#define CC1120_REGS_SYNC_CFG1           0x08
#define CC1120_REGS_SYNC_CFG0           0x09
#define CC1120_REGS_DEVIATION_M         0x0A
#define CC1120_REGS_MODCFG_DEV_E        0x0B
#define CC1120_REGS_DCFILT_CFG          0x0C
#define CC1120_REGS_PREAMBLE_CFG1       0x0D
#define CC1120_REGS_PREAMBLE_CFG0       0x0E
#define CC1120_REGS_FREQ_IF_CFG         0x0F
#define CC1120_REGS_IQIC                0x10
#define CC1120_REGS_CHAN_BW             0x11
#define CC1120_REGS_MDMCFG1             0x12
#define CC1120_REGS_MDMCFG0             0x13
#define CC1120_REGS_SYMBOL_RATE2        0x14
#define CC1120_REGS_SYMBOL_RATE1        0x15
#define CC1120_REGS_SYMBOL_RATE0        0x16
#define CC1120_REGS_AGC_REF             0x17
#define CC1120_REGS_AGC_CS_THR          0x18
#define CC1120_REGS_AGC_GAIN_ADJUST     0x19
#define CC1120_REGS_AGC_CFG3            0x1A
#define CC1120_REGS_AGC_CFG2            0x1B
#define CC1120_REGS_AGC_CFG1            0x1C
#define CC1120_REGS_AGC_CFG0            0x1D
#define CC1120_REGS_FIFO_CFG            0x1E
#define CC1120_REGS_DEV_ADDR            0x1F
#define CC1120_REGS_SETTLING_CFG        0x20
#define CC1120_REGS_FS_CFG              0x21
#define CC1120_REGS_WOR_CFG1            0x22
#define CC1120_REGS_WOR_CFG0            0x23
#define CC1120_REGS_WOR_EVENT0_MSB      0x24
#define CC1120_REGS_WOR_EVENT0_LSB      0x25
#define CC1120_REGS_PKT_CFG2            0x26
#define CC1120_REGS_PKT_CFG1            0x27
#define CC1120_REGS_PKT_CFG0            0x28
#define CC1120_REGS_RFEND_CFG1          0x29
#define CC1120_REGS_RFEND_CFG0          0x2A
#define CC1120_REGS_PA_CFG2             0x2B
#define CC1120_REGS_PA_CFG1             0x2C
#define CC1120_REGS_PA_CFG0             0x2D
#define CC1120_REGS_PKT_LEN             0x2E

// Extended address space register
#define CC1120_REGS_EXT_ADDR            0x2F

// Strobe command registers
#define CC1120_REGS_STROBE_SRES         0x30
#define CC1120_REGS_STROBE_SFSTXON      0x31
#define CC1120_REGS_STROBE_SXOFF        0x32
#define CC1120_REGS_STROBE_SCAL         0x33
#define CC1120_REGS_STROBE_SRX          0x34
#define CC1120_REGS_STROBE_STX          0x35
#define CC1120_REGS_STROBE_SIDLE        0x36
#define CC1120_REGS_STROBE_SWOR         0x38
#define CC1120_REGS_STROBE_SPWD         0x39
#define CC1120_REGS_STROBE_SFRX         0x3A
#define CC1120_REGS_STROBE_SFTX         0x3B
#define CC1120_REGS_STROBE_SWORRST      0x3C
#define CC1120_REGS_STROBE_SNOP         0x3D

// FIFO access registers
#define CC1120_REGS_FIFO_ACCESS_DIR     0x3E
#define CC1120_REGS_FIFO_ACCESS_STD     0x3F
#define CC1120_REGS_FIFO_TX_START       0x00
#define CC1120_REGS_FIFO_TX_END         0x7F
#define CC1120_REGS_FIFO_RX_START       0x80
#define CC1120_REGS_FIFO_RX_END         0xFF

// EXTENDED REGISTER SPACE
#define CC1120_REGS_EXT_IF_MIX_CFG          0x00
#define CC1120_REGS_EXT_FREQOFF_CFG         0x01
#define CC1120_REGS_EXT_TOC_CFG             0x02
#define CC1120_REGS_EXT_MARC_SPARE          0x03
#define CC1120_REGS_EXT_ECG_CFG             0x04
#define CC1120_REGS_EXT_CFM_DATA_CFG        0x05
#define CC1120_REGS_EXT_EXT_CTRL            0x06
#define CC1120_REGS_EXT_RCCAL_FINE          0x07
#define CC1120_REGS_EXT_RCCAL_COARSE        0x08
#define CC1120_REGS_EXT_RCCAL_OFFSET        0x09
#define CC1120_REGS_EXT_FREQOFF1            0x0A
#define CC1120_REGS_EXT_FREQOFF0            0x0B
#define CC1120_REGS_EXT_FREQ2               0x0C
#define CC1120_REGS_EXT_FREQ1               0x0D
#define CC1120_REGS_EXT_FREQ0               0x0E
#define CC1120_REGS_EXT_IF_ADC2             0x0F
#define CC1120_REGS_EXT_IF_ADC1             0x10
#define CC1120_REGS_EXT_IF_ADC0             0x11
#define CC1120_REGS_EXT_FS_DIG1             0x12
#define CC1120_REGS_EXT_FS_DIG0             0x13
#define CC1120_REGS_EXT_FS_CAL3             0x14
#define CC1120_REGS_EXT_FS_CAL2             0x15
#define CC1120_REGS_EXT_FS_CAL1             0x16
#define CC1120_REGS_EXT_FS_CAL0             0x17
#define CC1120_REGS_EXT_FS_CHP              0x18
#define CC1120_REGS_EXT_FS_DIVTWO           0x19
#define CC1120_REGS_EXT_FS_DSM1             0x1A
#define CC1120_REGS_EXT_FS_DSM0             0x1B
#define CC1120_REGS_EXT_FS_DVC1             0x1C
#define CC1120_REGS_EXT_FS_DVC0             0x1D
#define CC1120_REGS_EXT_FS_LBI              0x1E
#define CC1120_REGS_EXT_FS_PFD              0x1F
#define CC1120_REGS_EXT_FS_PRE              0x20
#define CC1120_REGS_EXT_FS_REG_DIV_CML      0x21
#define CC1120_REGS_EXT_FS_SPARE            0x22
#define CC1120_REGS_EXT_FS_VCO4             0x23
#define CC1120_REGS_EXT_FS_VCO3             0x24
#define CC1120_REGS_EXT_FS_VCO2             0x25
#define CC1120_REGS_EXT_FS_VCO1             0x26
#define CC1120_REGS_EXT_FS_VCO0             0x27
#define CC1120_REGS_EXT_GBIAS6              0x28
#define CC1120_REGS_EXT_GBIAS5              0x29
#define CC1120_REGS_EXT_GBIAS4              0x2A
#define CC1120_REGS_EXT_GBIAS3              0x2B
#define CC1120_REGS_EXT_GBIAS2              0x2C
#define CC1120_REGS_EXT_GBIAS1              0x2D
#define CC1120_REGS_EXT_GBIAS0              0x2E
#define CC1120_REGS_EXT_IFAMP               0x2F
#define CC1120_REGS_EXT_LNA                 0x30
#define CC1120_REGS_EXT_RXMIX               0x31
#define CC1120_REGS_EXT_XOSC5               0x32
#define CC1120_REGS_EXT_XOSC4               0x33
#define CC1120_REGS_EXT_XOSC3               0x34
#define CC1120_REGS_EXT_XOSC2               0x35
#define CC1120_REGS_EXT_XOSC1               0x36
#define CC1120_REGS_EXT_XOSC0               0x37
#define CC1120_REGS_EXT_ANALOG_SPARE        0x38
#define CC1120_REGS_EXT_PA_CFG3             0x39

#define CC1120_REGS_EXT_WOR_TIME1           0x64
#define CC1120_REGS_EXT_WOR_TIME0           0x65
#define CC1120_REGS_EXT_WOR_CAPTURE1        0x66
#define CC1120_REGS_EXT_WOR_CAPTURE0        0x67
#define CC1120_REGS_EXT_BIST                0x68
#define CC1120_REGS_EXT_DCFILTOFFSET_I1     0x69
#define CC1120_REGS_EXT_DCFILTOFFSET_I0     0x6A
#define CC1120_REGS_EXT_DCFILTOFFSET_Q1     0x6B
#define CC1120_REGS_EXT_DCFILTOFFSET_Q0     0x6C
#define CC1120_REGS_EXT_IQIE_I1             0x6D
#define CC1120_REGS_EXT_IQIE_I0             0x6E
#define CC1120_REGS_EXT_IQIE_Q1             0x6F
#define CC1120_REGS_EXT_IQIE_Q0             0x70
#define CC1120_REGS_EXT_RSSI1               0x71
#define CC1120_REGS_EXT_RSSI0               0x72
#define CC1120_REGS_EXT_MARCSTATE           0x73
#define CC1120_REGS_EXT_LQI_VAL             0x74
#define CC1120_REGS_EXT_PQT_SYNC_ERR        0x75
#define CC1120_REGS_EXT_DEM_STATUS          0x76
#define CC1120_REGS_EXT_FREQOFF_EST1        0x77
#define CC1120_REGS_EXT_FREQOFF_EST0        0x78
#define CC1120_REGS_EXT_AGC_GAIN3           0x79
#define CC1120_REGS_EXT_AGC_GAIN2           0x7A
#define CC1120_REGS_EXT_AGC_GAIN1           0x7B
#define CC1120_REGS_EXT_AGC_GAIN0           0x7C
#define CC1120_REGS_EXT_CFM_RX_DATA_OUT     0x7D
#define CC1120_REGS_EXT_CFM_TX_DATA_IN      0x7E
#define CC1120_REGS_EXT_ASK_SOFT_RX_DATA    0x7F
#define CC1120_REGS_EXT_RNDGEN              0x80
#define CC1120_REGS_EXT_MAGN2               0x81
#define CC1120_REGS_EXT_MAGN1               0x82
#define CC1120_REGS_EXT_MAGN0               0x83
#define CC1120_REGS_EXT_ANG1                0x84
#define CC1120_REGS_EXT_ANG0                0x85
#define CC1120_REGS_EXT_CHFILT_I2           0x86
#define CC1120_REGS_EXT_CHFILT_I1           0x87
#define CC1120_REGS_EXT_CHFILT_I0           0x88
#define CC1120_REGS_EXT_CHFILT_Q2           0x89
#define CC1120_REGS_EXT_CHFILT_Q1           0x8A
#define CC1120_REGS_EXT_CHFILT_Q0           0x8B
#define CC1120_REGS_EXT_GPIO_STATUS         0x8C
#define CC1120_REGS_EXT_FSCAL_CTRL          0x8D
#define CC1120_REGS_EXT_PHASE_ADJUST        0x8E
#define CC1120_REGS_EXT_PARTNUMBER          0x8F
#define CC1120_REGS_EXT_PARTVERSION         0x90
#define CC1120_REGS_EXT_SERIAL_STATUS       0x91
#define CC1120_REGS_EXT_MODEM_STATUS1       0x92
#define CC1120_REGS_EXT_MODEM_STATUS0       0x93
#define CC1120_REGS_EXT_MARC_STATUS1        0x94
#define CC1120_REGS_EXT_MARC_STATUS0        0x95
#define CC1120_REGS_EXT_PA_IFAMP_TEST       0x96
#define CC1120_REGS_EXT_FSRF_TEST           0x97
#define CC1120_REGS_EXT_PRE_TEST            0x98
#define CC1120_REGS_EXT_PRE_OVR             0x99
#define CC1120_REGS_EXT_ADC_TEST            0x9A
#define CC1120_REGS_EXT_DVC_TEST            0x9B
#define CC1120_REGS_EXT_ATEST               0x9C
#define CC1120_REGS_EXT_ATEST_LVDS          0x9D
#define CC1120_REGS_EXT_ATEST_MODE          0x9E
#define CC1120_REGS_EXT_XOSC_TEST1          0x9F
#define CC1120_REGS_EXT_XOSC_TEST0          0xA0

#define CC1120_REGS_EXT_RXFIRST             0xD2
#define CC1120_REGS_EXT_TXFIRST             0xD3
#define CC1120_REGS_EXT_RXLAST              0xD4
#define CC1120_REGS_EXT_TXLAST              0xD5
#define CC1120_REGS_EXT_NUM_TXBYTES         0xD6
#define CC1120_REGS_EXT_NUM_RXBYTES         0xD7
#define CC1120_REGS_EXT_FIFO_NUM_TXBYTES    0xD8
#define CC1120_REGS_EXT_FIFO_NUM_RXBYTES    0xD9

#endif /* REGS_CC1120_H */
