// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bnn_sign_and_quantize_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_val,
        input_1_val,
        input_2_val,
        input_3_val,
        input_4_val,
        input_5_val,
        input_6_val,
        input_7_val,
        input_8_val,
        input_9_val,
        input_10_val,
        input_11_val,
        input_12_val,
        input_13_val,
        input_14_val,
        input_15_val,
        input_16_val,
        input_17_val,
        input_18_val,
        input_19_val,
        input_20_val,
        input_21_val,
        input_22_val,
        input_23_val,
        input_24_val,
        input_25_val,
        input_26_val,
        input_27_val,
        input_28_val,
        input_29_val,
        input_30_val,
        input_31_val,
        input_32_val,
        input_33_val,
        input_34_val,
        input_35_val,
        input_36_val,
        input_37_val,
        input_38_val,
        input_39_val,
        input_40_val,
        input_41_val,
        input_42_val,
        input_43_val,
        input_44_val,
        input_45_val,
        input_46_val,
        input_47_val,
        input_48_val,
        input_49_val,
        input_50_val,
        input_51_val,
        input_52_val,
        input_53_val,
        input_54_val,
        input_55_val,
        input_56_val,
        input_57_val,
        input_58_val,
        input_59_val,
        input_60_val,
        input_61_val,
        input_62_val,
        input_63_val,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] input_0_val;
input  [8:0] input_1_val;
input  [8:0] input_2_val;
input  [8:0] input_3_val;
input  [8:0] input_4_val;
input  [8:0] input_5_val;
input  [8:0] input_6_val;
input  [8:0] input_7_val;
input  [8:0] input_8_val;
input  [8:0] input_9_val;
input  [8:0] input_10_val;
input  [8:0] input_11_val;
input  [8:0] input_12_val;
input  [8:0] input_13_val;
input  [8:0] input_14_val;
input  [8:0] input_15_val;
input  [8:0] input_16_val;
input  [8:0] input_17_val;
input  [8:0] input_18_val;
input  [8:0] input_19_val;
input  [8:0] input_20_val;
input  [8:0] input_21_val;
input  [8:0] input_22_val;
input  [8:0] input_23_val;
input  [8:0] input_24_val;
input  [8:0] input_25_val;
input  [8:0] input_26_val;
input  [8:0] input_27_val;
input  [8:0] input_28_val;
input  [8:0] input_29_val;
input  [8:0] input_30_val;
input  [8:0] input_31_val;
input  [8:0] input_32_val;
input  [8:0] input_33_val;
input  [8:0] input_34_val;
input  [8:0] input_35_val;
input  [8:0] input_36_val;
input  [8:0] input_37_val;
input  [8:0] input_38_val;
input  [8:0] input_39_val;
input  [8:0] input_40_val;
input  [8:0] input_41_val;
input  [8:0] input_42_val;
input  [8:0] input_43_val;
input  [8:0] input_44_val;
input  [8:0] input_45_val;
input  [8:0] input_46_val;
input  [8:0] input_47_val;
input  [8:0] input_48_val;
input  [8:0] input_49_val;
input  [8:0] input_50_val;
input  [8:0] input_51_val;
input  [8:0] input_52_val;
input  [8:0] input_53_val;
input  [8:0] input_54_val;
input  [8:0] input_55_val;
input  [8:0] input_56_val;
input  [8:0] input_57_val;
input  [8:0] input_58_val;
input  [8:0] input_59_val;
input  [8:0] input_60_val;
input  [8:0] input_61_val;
input  [8:0] input_62_val;
input  [8:0] input_63_val;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln85_fu_708_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [6:0] i_1_reg_1126;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln91_fu_988_p2;
reg   [0:0] icmp_ln91_reg_1135;
reg   [6:0] i_fu_294;
wire   [6:0] add_ln85_fu_714_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i_1;
wire    ap_block_pp0_stage0;
reg   [31:0] or3_fu_298;
wire   [31:0] or1_fu_1068_p3;
reg   [31:0] ap_sig_allocacmp_or3_load;
reg   [31:0] or6_fu_302;
wire   [31:0] or4_fu_1061_p3;
reg   [31:0] ap_sig_allocacmp_or6_load;
wire   [8:0] tmp_fu_724_p129;
wire   [5:0] tmp_fu_724_p130;
wire   [8:0] tmp_fu_724_p131;
wire   [4:0] trunc_ln88_fu_1005_p1;
wire   [4:0] bit_pos_fu_1015_p2;
wire   [31:0] zext_ln89_fu_1021_p1;
wire   [0:0] tmp_1_fu_1008_p3;
wire   [31:0] select_ln92_2_fu_1031_p3;
wire   [31:0] shl_ln92_fu_1025_p2;
wire   [31:0] or_ln92_fu_1039_p2;
wire   [31:0] select_ln92_fu_1045_p3;
wire   [31:0] select_ln92_1_fu_1053_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_fu_724_p1;
wire   [5:0] tmp_fu_724_p3;
wire   [5:0] tmp_fu_724_p5;
wire   [5:0] tmp_fu_724_p7;
wire   [5:0] tmp_fu_724_p9;
wire   [5:0] tmp_fu_724_p11;
wire   [5:0] tmp_fu_724_p13;
wire   [5:0] tmp_fu_724_p15;
wire   [5:0] tmp_fu_724_p17;
wire   [5:0] tmp_fu_724_p19;
wire   [5:0] tmp_fu_724_p21;
wire   [5:0] tmp_fu_724_p23;
wire   [5:0] tmp_fu_724_p25;
wire   [5:0] tmp_fu_724_p27;
wire   [5:0] tmp_fu_724_p29;
wire   [5:0] tmp_fu_724_p31;
wire   [5:0] tmp_fu_724_p33;
wire   [5:0] tmp_fu_724_p35;
wire   [5:0] tmp_fu_724_p37;
wire   [5:0] tmp_fu_724_p39;
wire   [5:0] tmp_fu_724_p41;
wire   [5:0] tmp_fu_724_p43;
wire   [5:0] tmp_fu_724_p45;
wire   [5:0] tmp_fu_724_p47;
wire   [5:0] tmp_fu_724_p49;
wire   [5:0] tmp_fu_724_p51;
wire   [5:0] tmp_fu_724_p53;
wire   [5:0] tmp_fu_724_p55;
wire   [5:0] tmp_fu_724_p57;
wire   [5:0] tmp_fu_724_p59;
wire   [5:0] tmp_fu_724_p61;
wire   [5:0] tmp_fu_724_p63;
wire  signed [5:0] tmp_fu_724_p65;
wire  signed [5:0] tmp_fu_724_p67;
wire  signed [5:0] tmp_fu_724_p69;
wire  signed [5:0] tmp_fu_724_p71;
wire  signed [5:0] tmp_fu_724_p73;
wire  signed [5:0] tmp_fu_724_p75;
wire  signed [5:0] tmp_fu_724_p77;
wire  signed [5:0] tmp_fu_724_p79;
wire  signed [5:0] tmp_fu_724_p81;
wire  signed [5:0] tmp_fu_724_p83;
wire  signed [5:0] tmp_fu_724_p85;
wire  signed [5:0] tmp_fu_724_p87;
wire  signed [5:0] tmp_fu_724_p89;
wire  signed [5:0] tmp_fu_724_p91;
wire  signed [5:0] tmp_fu_724_p93;
wire  signed [5:0] tmp_fu_724_p95;
wire  signed [5:0] tmp_fu_724_p97;
wire  signed [5:0] tmp_fu_724_p99;
wire  signed [5:0] tmp_fu_724_p101;
wire  signed [5:0] tmp_fu_724_p103;
wire  signed [5:0] tmp_fu_724_p105;
wire  signed [5:0] tmp_fu_724_p107;
wire  signed [5:0] tmp_fu_724_p109;
wire  signed [5:0] tmp_fu_724_p111;
wire  signed [5:0] tmp_fu_724_p113;
wire  signed [5:0] tmp_fu_724_p115;
wire  signed [5:0] tmp_fu_724_p117;
wire  signed [5:0] tmp_fu_724_p119;
wire  signed [5:0] tmp_fu_724_p121;
wire  signed [5:0] tmp_fu_724_p123;
wire  signed [5:0] tmp_fu_724_p125;
wire  signed [5:0] tmp_fu_724_p127;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_fu_294 = 7'd0;
#0 or3_fu_298 = 32'd0;
#0 or6_fu_302 = 32'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) bnn_sparsemux_129_6_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 9 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 9 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 9 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 9 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 9 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 9 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 9 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 9 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 9 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 9 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 9 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 9 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 9 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 9 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 9 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 9 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 9 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 9 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 9 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 9 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 9 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 9 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 9 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 9 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 9 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 9 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 9 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 9 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 9 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 9 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 9 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 9 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 9 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 9 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 9 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 9 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 9 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 9 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 9 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 9 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 9 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 9 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 9 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 9 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 9 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 9 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 9 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 9 ),
    .CASE50( 6'h32 ),
    .din50_WIDTH( 9 ),
    .CASE51( 6'h33 ),
    .din51_WIDTH( 9 ),
    .CASE52( 6'h34 ),
    .din52_WIDTH( 9 ),
    .CASE53( 6'h35 ),
    .din53_WIDTH( 9 ),
    .CASE54( 6'h36 ),
    .din54_WIDTH( 9 ),
    .CASE55( 6'h37 ),
    .din55_WIDTH( 9 ),
    .CASE56( 6'h38 ),
    .din56_WIDTH( 9 ),
    .CASE57( 6'h39 ),
    .din57_WIDTH( 9 ),
    .CASE58( 6'h3A ),
    .din58_WIDTH( 9 ),
    .CASE59( 6'h3B ),
    .din59_WIDTH( 9 ),
    .CASE60( 6'h3C ),
    .din60_WIDTH( 9 ),
    .CASE61( 6'h3D ),
    .din61_WIDTH( 9 ),
    .CASE62( 6'h3E ),
    .din62_WIDTH( 9 ),
    .CASE63( 6'h3F ),
    .din63_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
sparsemux_129_6_9_1_1_U408(
    .din0(input_0_val),
    .din1(input_1_val),
    .din2(input_2_val),
    .din3(input_3_val),
    .din4(input_4_val),
    .din5(input_5_val),
    .din6(input_6_val),
    .din7(input_7_val),
    .din8(input_8_val),
    .din9(input_9_val),
    .din10(input_10_val),
    .din11(input_11_val),
    .din12(input_12_val),
    .din13(input_13_val),
    .din14(input_14_val),
    .din15(input_15_val),
    .din16(input_16_val),
    .din17(input_17_val),
    .din18(input_18_val),
    .din19(input_19_val),
    .din20(input_20_val),
    .din21(input_21_val),
    .din22(input_22_val),
    .din23(input_23_val),
    .din24(input_24_val),
    .din25(input_25_val),
    .din26(input_26_val),
    .din27(input_27_val),
    .din28(input_28_val),
    .din29(input_29_val),
    .din30(input_30_val),
    .din31(input_31_val),
    .din32(input_32_val),
    .din33(input_33_val),
    .din34(input_34_val),
    .din35(input_35_val),
    .din36(input_36_val),
    .din37(input_37_val),
    .din38(input_38_val),
    .din39(input_39_val),
    .din40(input_40_val),
    .din41(input_41_val),
    .din42(input_42_val),
    .din43(input_43_val),
    .din44(input_44_val),
    .din45(input_45_val),
    .din46(input_46_val),
    .din47(input_47_val),
    .din48(input_48_val),
    .din49(input_49_val),
    .din50(input_50_val),
    .din51(input_51_val),
    .din52(input_52_val),
    .din53(input_53_val),
    .din54(input_54_val),
    .din55(input_55_val),
    .din56(input_56_val),
    .din57(input_57_val),
    .din58(input_58_val),
    .din59(input_59_val),
    .din60(input_60_val),
    .din61(input_61_val),
    .din62(input_62_val),
    .din63(input_63_val),
    .def(tmp_fu_724_p129),
    .sel(tmp_fu_724_p130),
    .dout(tmp_fu_724_p131)
);

bnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln85_fu_708_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_294 <= add_ln85_fu_714_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_294 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            or3_fu_298 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            or3_fu_298 <= or1_fu_1068_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            or6_fu_302 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            or6_fu_302 <= or4_fu_1061_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_1126 <= ap_sig_allocacmp_i_1;
        icmp_ln91_reg_1135 <= icmp_ln91_fu_988_p2;
    end
end

always @ (*) begin
    if (((icmp_ln85_fu_708_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_or3_load = 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_or3_load = or1_fu_1068_p3;
        end else begin
            ap_sig_allocacmp_or3_load = or3_fu_298;
        end
    end else begin
        ap_sig_allocacmp_or3_load = or3_fu_298;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_or6_load = 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_or6_load = or4_fu_1061_p3;
        end else begin
            ap_sig_allocacmp_or6_load = or6_fu_302;
        end
    end else begin
        ap_sig_allocacmp_or6_load = or6_fu_302;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln85_fu_714_p2 = (ap_sig_allocacmp_i_1 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign ap_return_0 = ap_sig_allocacmp_or3_load;

assign ap_return_1 = ap_sig_allocacmp_or6_load;

assign bit_pos_fu_1015_p2 = (trunc_ln88_fu_1005_p1 ^ 5'd31);

assign icmp_ln85_fu_708_p2 = ((ap_sig_allocacmp_i_1 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_988_p2 = (($signed(tmp_fu_724_p131) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign or1_fu_1068_p3 = ((icmp_ln91_reg_1135[0:0] == 1'b1) ? select_ln92_1_fu_1053_p3 : or3_fu_298);

assign or4_fu_1061_p3 = ((icmp_ln91_reg_1135[0:0] == 1'b1) ? select_ln92_fu_1045_p3 : or6_fu_302);

assign or_ln92_fu_1039_p2 = (shl_ln92_fu_1025_p2 | select_ln92_2_fu_1031_p3);

assign select_ln92_1_fu_1053_p3 = ((tmp_1_fu_1008_p3[0:0] == 1'b1) ? or3_fu_298 : or_ln92_fu_1039_p2);

assign select_ln92_2_fu_1031_p3 = ((tmp_1_fu_1008_p3[0:0] == 1'b1) ? or6_fu_302 : or3_fu_298);

assign select_ln92_fu_1045_p3 = ((tmp_1_fu_1008_p3[0:0] == 1'b1) ? or_ln92_fu_1039_p2 : or6_fu_302);

assign shl_ln92_fu_1025_p2 = 32'd1 << zext_ln89_fu_1021_p1;

assign tmp_1_fu_1008_p3 = i_1_reg_1126[32'd5];

assign tmp_fu_724_p129 = 'bx;

assign tmp_fu_724_p130 = ap_sig_allocacmp_i_1[5:0];

assign trunc_ln88_fu_1005_p1 = i_1_reg_1126[4:0];

assign zext_ln89_fu_1021_p1 = bit_pos_fu_1015_p2;

endmodule //bnn_sign_and_quantize_2
