# TCL File Generated by Component Editor 24.1
# Fri Aug 30 15:38:58 IST 2024
# DO NOT MODIFY


# 
# capture_if_top "capture_if_top" v1.0
#  2024.08.30.15:38:58
# 
# 

# 
# request TCL package from ACDS 24.1
# 
package require -exact qsys 24.1


# 
# module capture_if_top
# 
set_module_property DESCRIPTION ""
set_module_property NAME capture_if_top
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME capture_if_top
set_module_property DATASHEET_URL false
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL capture_if_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file capture_if_top.v VERILOG PATH capture_if_top.v TOP_LEVEL_FILE
add_fileset_file capture_if.v VERILOG PATH capture_if.v
add_fileset_file DFD_SS_Registers.v VERILOG PATH DFD_SS_Registers.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL capture_if_top
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file capture_if_top.v VERILOG PATH capture_if_top.v
add_fileset_file capture_if.v VERILOG PATH capture_if.v
add_fileset_file DFD_SS_Registers.v VERILOG PATH DFD_SS_Registers.v


# 
# documentation links
# 
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dfd/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/src/ip/custom/dfd/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/dfd/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/dfd/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/IN-PhippsPeak_FPGA/src/ip/custom/dfd/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak/IN-PhippsPeak_FPGA/src/ip/custom/dfd/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/dfd/false
add_documentation_link "Data Sheet" file:///home/vivek/azure/IN-PhippsPeak_FPGA/src/ip/custom/dfd/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak/IN-PhippsPeak_FPGA/src/ip/custom/dfd/false


# 
# parameters
# 
add_parameter NUM_OF_ANT INTEGER 8
set_parameter_property NUM_OF_ANT DEFAULT_VALUE 8
set_parameter_property NUM_OF_ANT DISPLAY_NAME NUM_OF_ANT
set_parameter_property NUM_OF_ANT UNITS None
set_parameter_property NUM_OF_ANT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_ANT AFFECTS_GENERATION false
set_parameter_property NUM_OF_ANT HDL_PARAMETER true
set_parameter_property NUM_OF_ANT EXPORT true
add_parameter CAPTURE_DMA_WIDTH INTEGER 128 ""
set_parameter_property CAPTURE_DMA_WIDTH DEFAULT_VALUE 128
set_parameter_property CAPTURE_DMA_WIDTH DISPLAY_NAME CAPTURE_DMA_WIDTH
set_parameter_property CAPTURE_DMA_WIDTH UNITS None
set_parameter_property CAPTURE_DMA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CAPTURE_DMA_WIDTH DESCRIPTION ""
set_parameter_property CAPTURE_DMA_WIDTH AFFECTS_GENERATION false
set_parameter_property CAPTURE_DMA_WIDTH HDL_PARAMETER true
set_parameter_property CAPTURE_DMA_WIDTH EXPORT true
add_parameter ECPRI_CAPTURE_INSTANCES INTEGER 2
set_parameter_property ECPRI_CAPTURE_INSTANCES DEFAULT_VALUE 2
set_parameter_property ECPRI_CAPTURE_INSTANCES DISPLAY_NAME ECPRI_CAPTURE_INSTANCES
set_parameter_property ECPRI_CAPTURE_INSTANCES UNITS None
set_parameter_property ECPRI_CAPTURE_INSTANCES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ECPRI_CAPTURE_INSTANCES AFFECTS_GENERATION false
set_parameter_property ECPRI_CAPTURE_INSTANCES HDL_PARAMETER true
set_parameter_property ECPRI_CAPTURE_INSTANCES EXPORT true
add_parameter DSP_CAPTURE_INSTANCES INTEGER 30
set_parameter_property DSP_CAPTURE_INSTANCES DEFAULT_VALUE 30
set_parameter_property DSP_CAPTURE_INSTANCES DISPLAY_NAME DSP_CAPTURE_INSTANCES
set_parameter_property DSP_CAPTURE_INSTANCES UNITS None
set_parameter_property DSP_CAPTURE_INSTANCES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DSP_CAPTURE_INSTANCES AFFECTS_GENERATION false
set_parameter_property DSP_CAPTURE_INSTANCES HDL_PARAMETER true
set_parameter_property DSP_CAPTURE_INSTANCES EXPORT true
add_parameter LPHY_DSP_CAPTURE_INST INTEGER 6
set_parameter_property LPHY_DSP_CAPTURE_INST DEFAULT_VALUE 6
set_parameter_property LPHY_DSP_CAPTURE_INST DISPLAY_NAME LPHY_DSP_CAPTURE_INST
set_parameter_property LPHY_DSP_CAPTURE_INST UNITS None
set_parameter_property LPHY_DSP_CAPTURE_INST ALLOWED_RANGES -2147483648:2147483647
set_parameter_property LPHY_DSP_CAPTURE_INST AFFECTS_GENERATION false
set_parameter_property LPHY_DSP_CAPTURE_INST HDL_PARAMETER true
set_parameter_property LPHY_DSP_CAPTURE_INST EXPORT true
add_parameter DXC_DSP_CAPTURE_INST INTEGER 22
set_parameter_property DXC_DSP_CAPTURE_INST DEFAULT_VALUE 22
set_parameter_property DXC_DSP_CAPTURE_INST DISPLAY_NAME DXC_DSP_CAPTURE_INST
set_parameter_property DXC_DSP_CAPTURE_INST UNITS None
set_parameter_property DXC_DSP_CAPTURE_INST ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DXC_DSP_CAPTURE_INST AFFECTS_GENERATION false
set_parameter_property DXC_DSP_CAPTURE_INST HDL_PARAMETER true
set_parameter_property DXC_DSP_CAPTURE_INST EXPORT true
add_parameter IQ_DATAWIDTH INTEGER 32
set_parameter_property IQ_DATAWIDTH DEFAULT_VALUE 32
set_parameter_property IQ_DATAWIDTH DISPLAY_NAME IQ_DATAWIDTH
set_parameter_property IQ_DATAWIDTH UNITS None
set_parameter_property IQ_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property IQ_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property IQ_DATAWIDTH HDL_PARAMETER true
set_parameter_property IQ_DATAWIDTH EXPORT true
add_parameter NUM_OF_FFT INTEGER 2
set_parameter_property NUM_OF_FFT DEFAULT_VALUE 2
set_parameter_property NUM_OF_FFT DISPLAY_NAME NUM_OF_FFT
set_parameter_property NUM_OF_FFT UNITS None
set_parameter_property NUM_OF_FFT ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_FFT AFFECTS_GENERATION false
set_parameter_property NUM_OF_FFT HDL_PARAMETER true
set_parameter_property NUM_OF_FFT EXPORT true
add_parameter CPRI_ETH_DATAWIDTH INTEGER 128
set_parameter_property CPRI_ETH_DATAWIDTH DEFAULT_VALUE 128
set_parameter_property CPRI_ETH_DATAWIDTH DISPLAY_NAME CPRI_ETH_DATAWIDTH
set_parameter_property CPRI_ETH_DATAWIDTH UNITS None
set_parameter_property CPRI_ETH_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CPRI_ETH_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property CPRI_ETH_DATAWIDTH HDL_PARAMETER true
set_parameter_property CPRI_ETH_DATAWIDTH EXPORT true
add_parameter XRAN_ETH_DATAWIDTH INTEGER 128
set_parameter_property XRAN_ETH_DATAWIDTH DEFAULT_VALUE 128
set_parameter_property XRAN_ETH_DATAWIDTH DISPLAY_NAME XRAN_ETH_DATAWIDTH
set_parameter_property XRAN_ETH_DATAWIDTH UNITS None
set_parameter_property XRAN_ETH_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property XRAN_ETH_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property XRAN_ETH_DATAWIDTH HDL_PARAMETER true
set_parameter_property XRAN_ETH_DATAWIDTH EXPORT true
add_parameter CH_DW INTEGER 8
set_parameter_property CH_DW DEFAULT_VALUE 8
set_parameter_property CH_DW DISPLAY_NAME CH_DW
set_parameter_property CH_DW UNITS None
set_parameter_property CH_DW ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CH_DW AFFECTS_GENERATION false
set_parameter_property CH_DW HDL_PARAMETER true
set_parameter_property CH_DW EXPORT true
add_parameter NUM_OF_PRACH INTEGER 2
set_parameter_property NUM_OF_PRACH DEFAULT_VALUE 2
set_parameter_property NUM_OF_PRACH DISPLAY_NAME NUM_OF_PRACH
set_parameter_property NUM_OF_PRACH UNITS None
set_parameter_property NUM_OF_PRACH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_OF_PRACH AFFECTS_GENERATION false
set_parameter_property NUM_OF_PRACH HDL_PARAMETER true
set_parameter_property NUM_OF_PRACH EXPORT true
add_parameter ANTENNA_DWIDTH INTEGER 3
set_parameter_property ANTENNA_DWIDTH DEFAULT_VALUE 3
set_parameter_property ANTENNA_DWIDTH DISPLAY_NAME ANTENNA_DWIDTH
set_parameter_property ANTENNA_DWIDTH UNITS None
set_parameter_property ANTENNA_DWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ANTENNA_DWIDTH AFFECTS_GENERATION false
set_parameter_property ANTENNA_DWIDTH HDL_PARAMETER true
set_parameter_property ANTENNA_DWIDTH EXPORT true


# 
# display items
# 


# 
# connection point csr_dsp_capture
# 
add_interface csr_dsp_capture avalon end
set_interface_property csr_dsp_capture addressGroup 0
set_interface_property csr_dsp_capture addressUnits WORDS
set_interface_property csr_dsp_capture associatedClock clock_csr
set_interface_property csr_dsp_capture associatedReset reset_csr_n
set_interface_property csr_dsp_capture bitsPerSymbol 8
set_interface_property csr_dsp_capture bridgedAddressOffset ""
set_interface_property csr_dsp_capture bridgesToMaster ""
set_interface_property csr_dsp_capture burstOnBurstBoundariesOnly false
set_interface_property csr_dsp_capture burstcountUnits WORDS
set_interface_property csr_dsp_capture explicitAddressSpan 0
set_interface_property csr_dsp_capture holdTime 0
set_interface_property csr_dsp_capture linewrapBursts false
set_interface_property csr_dsp_capture maximumPendingReadTransactions 1
set_interface_property csr_dsp_capture maximumPendingWriteTransactions 0
set_interface_property csr_dsp_capture minimumResponseLatency 1
set_interface_property csr_dsp_capture readLatency 0
set_interface_property csr_dsp_capture readWaitTime 1
set_interface_property csr_dsp_capture setupTime 0
set_interface_property csr_dsp_capture timingUnits Cycles
set_interface_property csr_dsp_capture transparentBridge false
set_interface_property csr_dsp_capture waitrequestAllowance 0
set_interface_property csr_dsp_capture writeWaitTime 0
set_interface_property csr_dsp_capture dfhFeatureGuid 0
set_interface_property csr_dsp_capture dfhGroupId 0
set_interface_property csr_dsp_capture dfhParameterId ""
set_interface_property csr_dsp_capture dfhParameterName ""
set_interface_property csr_dsp_capture dfhParameterVersion ""
set_interface_property csr_dsp_capture dfhParameterData ""
set_interface_property csr_dsp_capture dfhParameterDataLength ""
set_interface_property csr_dsp_capture dfhFeatureMajorVersion 0
set_interface_property csr_dsp_capture dfhFeatureMinorVersion 0
set_interface_property csr_dsp_capture dfhFeatureId 35
set_interface_property csr_dsp_capture dfhFeatureType 3
set_interface_property csr_dsp_capture ENABLED true
set_interface_property csr_dsp_capture EXPORT_OF ""
set_interface_property csr_dsp_capture PORT_NAME_MAP ""
set_interface_property csr_dsp_capture CMSIS_SVD_VARIABLES ""
set_interface_property csr_dsp_capture SVD_ADDRESS_GROUP ""
set_interface_property csr_dsp_capture IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property csr_dsp_capture SV_INTERFACE_TYPE ""
set_interface_property csr_dsp_capture SV_INTERFACE_MODPORT_TYPE ""

add_interface_port csr_dsp_capture csr_dsp_capture_address address Input 5
add_interface_port csr_dsp_capture csr_dsp_capture_write write Input 1
add_interface_port csr_dsp_capture csr_dsp_capture_read read Input 1
add_interface_port csr_dsp_capture csr_dsp_capture_writedata writedata Input 32
add_interface_port csr_dsp_capture csr_dsp_capture_readdata readdata Output 32
add_interface_port csr_dsp_capture csr_dsp_capture_waitrequest waitrequest Output 1
add_interface_port csr_dsp_capture csr_dsp_capture_readdatavalid readdatavalid Output 1
set_interface_assignment csr_dsp_capture embeddedsw.configuration.isFlash 0
set_interface_assignment csr_dsp_capture embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr_dsp_capture embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr_dsp_capture embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_dsp
# 
add_interface clock_dsp clock end
set_interface_property clock_dsp ENABLED true
set_interface_property clock_dsp EXPORT_OF ""
set_interface_property clock_dsp PORT_NAME_MAP ""
set_interface_property clock_dsp CMSIS_SVD_VARIABLES ""
set_interface_property clock_dsp SVD_ADDRESS_GROUP ""
set_interface_property clock_dsp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_dsp SV_INTERFACE_TYPE ""
set_interface_property clock_dsp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_dsp clk_dsp clk Input 1


# 
# connection point clock_csr
# 
add_interface clock_csr clock end
set_interface_property clock_csr ENABLED true
set_interface_property clock_csr EXPORT_OF ""
set_interface_property clock_csr PORT_NAME_MAP ""
set_interface_property clock_csr CMSIS_SVD_VARIABLES ""
set_interface_property clock_csr SVD_ADDRESS_GROUP ""
set_interface_property clock_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_csr SV_INTERFACE_TYPE ""
set_interface_property clock_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_csr clk_csr clk Input 1


# 
# connection point clock_eth
# 
add_interface clock_eth clock end
set_interface_property clock_eth ENABLED true
set_interface_property clock_eth EXPORT_OF ""
set_interface_property clock_eth PORT_NAME_MAP ""
set_interface_property clock_eth CMSIS_SVD_VARIABLES ""
set_interface_property clock_eth SVD_ADDRESS_GROUP ""
set_interface_property clock_eth IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_eth SV_INTERFACE_TYPE ""
set_interface_property clock_eth SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_eth clk_eth_xran_ul clk Input 1


# 
# connection point clock_dma
# 
add_interface clock_dma clock end
set_interface_property clock_dma ENABLED true
set_interface_property clock_dma EXPORT_OF ""
set_interface_property clock_dma PORT_NAME_MAP ""
set_interface_property clock_dma CMSIS_SVD_VARIABLES ""
set_interface_property clock_dma SVD_ADDRESS_GROUP ""
set_interface_property clock_dma IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_dma SV_INTERFACE_TYPE ""
set_interface_property clock_dma SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_dma clk_capture_dma clk Input 1


# 
# connection point reset_csr_n
# 
add_interface reset_csr_n reset end
set_interface_property reset_csr_n associatedClock clock_csr
set_interface_property reset_csr_n synchronousEdges DEASSERT
set_interface_property reset_csr_n ENABLED true
set_interface_property reset_csr_n EXPORT_OF ""
set_interface_property reset_csr_n PORT_NAME_MAP ""
set_interface_property reset_csr_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_csr_n SVD_ADDRESS_GROUP ""
set_interface_property reset_csr_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_csr_n SV_INTERFACE_TYPE ""
set_interface_property reset_csr_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_csr_n rst_csr_n reset_n Input 1


# 
# connection point reset_dsp_n
# 
add_interface reset_dsp_n reset end
set_interface_property reset_dsp_n associatedClock clock_dsp
set_interface_property reset_dsp_n synchronousEdges DEASSERT
set_interface_property reset_dsp_n ENABLED true
set_interface_property reset_dsp_n EXPORT_OF ""
set_interface_property reset_dsp_n PORT_NAME_MAP ""
set_interface_property reset_dsp_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_dsp_n SVD_ADDRESS_GROUP ""
set_interface_property reset_dsp_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_dsp_n SV_INTERFACE_TYPE ""
set_interface_property reset_dsp_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_dsp_n rst_dsp_n reset_n Input 1


# 
# connection point reset_eth_n
# 
add_interface reset_eth_n reset end
set_interface_property reset_eth_n associatedClock clock_eth
set_interface_property reset_eth_n synchronousEdges DEASSERT
set_interface_property reset_eth_n ENABLED true
set_interface_property reset_eth_n EXPORT_OF ""
set_interface_property reset_eth_n PORT_NAME_MAP ""
set_interface_property reset_eth_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_eth_n SVD_ADDRESS_GROUP ""
set_interface_property reset_eth_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_eth_n SV_INTERFACE_TYPE ""
set_interface_property reset_eth_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_eth_n rst_eth_xran_n_ul reset_n Input 1


# 
# connection point reset_dma_n
# 
add_interface reset_dma_n reset end
set_interface_property reset_dma_n associatedClock clock_dma
set_interface_property reset_dma_n synchronousEdges DEASSERT
set_interface_property reset_dma_n ENABLED true
set_interface_property reset_dma_n EXPORT_OF ""
set_interface_property reset_dma_n PORT_NAME_MAP ""
set_interface_property reset_dma_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_dma_n SVD_ADDRESS_GROUP ""
set_interface_property reset_dma_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_dma_n SV_INTERFACE_TYPE ""
set_interface_property reset_dma_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_dma_n rst_capture_dma_n reset_n Input 1


# 
# connection point reset_soft_n
# 
add_interface reset_soft_n conduit end
set_interface_property reset_soft_n associatedClock ""
set_interface_property reset_soft_n associatedReset ""
set_interface_property reset_soft_n ENABLED true
set_interface_property reset_soft_n EXPORT_OF ""
set_interface_property reset_soft_n PORT_NAME_MAP ""
set_interface_property reset_soft_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_soft_n SVD_ADDRESS_GROUP ""
set_interface_property reset_soft_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_soft_n SV_INTERFACE_TYPE ""
set_interface_property reset_soft_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_soft_n rst_soft_n rst_soft_n Input 1


# 
# connection point avst_source_capture
# 
add_interface avst_source_capture avalon_streaming start
set_interface_property avst_source_capture associatedClock clock_dma
set_interface_property avst_source_capture associatedReset reset_dma_n
set_interface_property avst_source_capture dataBitsPerSymbol 8
set_interface_property avst_source_capture errorDescriptor ""
set_interface_property avst_source_capture firstSymbolInHighOrderBits true
set_interface_property avst_source_capture maxChannel 0
set_interface_property avst_source_capture readyAllowance 0
set_interface_property avst_source_capture readyLatency 0
set_interface_property avst_source_capture ENABLED true
set_interface_property avst_source_capture EXPORT_OF ""
set_interface_property avst_source_capture PORT_NAME_MAP ""
set_interface_property avst_source_capture CMSIS_SVD_VARIABLES ""
set_interface_property avst_source_capture SVD_ADDRESS_GROUP ""
set_interface_property avst_source_capture IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_source_capture SV_INTERFACE_TYPE ""
set_interface_property avst_source_capture SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_source_capture avst_src_capture_valid valid Output 1
add_interface_port avst_source_capture avst_src_capture_data data Output "((CAPTURE_DMA_WIDTH - 1)) - (0) + 1"
add_interface_port avst_source_capture avst_src_capture_ready ready Input 1


# 
# connection point radio_config_status
# 
add_interface radio_config_status conduit end
set_interface_property radio_config_status associatedClock ""
set_interface_property radio_config_status associatedReset ""
set_interface_property radio_config_status ENABLED true
set_interface_property radio_config_status EXPORT_OF ""
set_interface_property radio_config_status PORT_NAME_MAP ""
set_interface_property radio_config_status CMSIS_SVD_VARIABLES ""
set_interface_property radio_config_status SVD_ADDRESS_GROUP ""
set_interface_property radio_config_status IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property radio_config_status SV_INTERFACE_TYPE ""
set_interface_property radio_config_status SV_INTERFACE_MODPORT_TYPE ""

add_interface_port radio_config_status radio_config_status radio_config_status Input 56


# 
# connection point lphy_avst_sink_dsp_capture
# 
add_interface lphy_avst_sink_dsp_capture avalon_streaming end
set_interface_property lphy_avst_sink_dsp_capture associatedClock clock_dsp
set_interface_property lphy_avst_sink_dsp_capture associatedReset reset_dsp_n
set_interface_property lphy_avst_sink_dsp_capture dataBitsPerSymbol 8
set_interface_property lphy_avst_sink_dsp_capture errorDescriptor ""
set_interface_property lphy_avst_sink_dsp_capture firstSymbolInHighOrderBits true
set_interface_property lphy_avst_sink_dsp_capture maxChannel 0
set_interface_property lphy_avst_sink_dsp_capture readyAllowance 0
set_interface_property lphy_avst_sink_dsp_capture readyLatency 0
set_interface_property lphy_avst_sink_dsp_capture ENABLED true
set_interface_property lphy_avst_sink_dsp_capture EXPORT_OF ""
set_interface_property lphy_avst_sink_dsp_capture PORT_NAME_MAP ""
set_interface_property lphy_avst_sink_dsp_capture CMSIS_SVD_VARIABLES ""
set_interface_property lphy_avst_sink_dsp_capture SVD_ADDRESS_GROUP ""
set_interface_property lphy_avst_sink_dsp_capture IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property lphy_avst_sink_dsp_capture SV_INTERFACE_TYPE ""
set_interface_property lphy_avst_sink_dsp_capture SV_INTERFACE_MODPORT_TYPE ""

add_interface_port lphy_avst_sink_dsp_capture lphy_avst_sink_dsp_capture_valid valid Input 1
add_interface_port lphy_avst_sink_dsp_capture lphy_avst_sink_dsp_capture_data data Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port lphy_avst_sink_dsp_capture lphy_avst_sink_dsp_capture_chan channel Input "((ANTENNA_DWIDTH - 1)) - (0) + 1"


# 
# connection point dxc_avst_sink_dsp_capture
# 
add_interface dxc_avst_sink_dsp_capture avalon_streaming end
set_interface_property dxc_avst_sink_dsp_capture associatedClock clock_dsp
set_interface_property dxc_avst_sink_dsp_capture associatedReset reset_dsp_n
set_interface_property dxc_avst_sink_dsp_capture dataBitsPerSymbol 8
set_interface_property dxc_avst_sink_dsp_capture errorDescriptor ""
set_interface_property dxc_avst_sink_dsp_capture firstSymbolInHighOrderBits true
set_interface_property dxc_avst_sink_dsp_capture maxChannel 0
set_interface_property dxc_avst_sink_dsp_capture readyAllowance 0
set_interface_property dxc_avst_sink_dsp_capture readyLatency 0
set_interface_property dxc_avst_sink_dsp_capture ENABLED true
set_interface_property dxc_avst_sink_dsp_capture EXPORT_OF ""
set_interface_property dxc_avst_sink_dsp_capture PORT_NAME_MAP ""
set_interface_property dxc_avst_sink_dsp_capture CMSIS_SVD_VARIABLES ""
set_interface_property dxc_avst_sink_dsp_capture SVD_ADDRESS_GROUP ""
set_interface_property dxc_avst_sink_dsp_capture IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property dxc_avst_sink_dsp_capture SV_INTERFACE_TYPE ""
set_interface_property dxc_avst_sink_dsp_capture SV_INTERFACE_MODPORT_TYPE ""

add_interface_port dxc_avst_sink_dsp_capture dxc_avst_sink_dsp_capture_valid valid Input 1
add_interface_port dxc_avst_sink_dsp_capture dxc_avst_sink_dsp_capture_data data Input "((IQ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port dxc_avst_sink_dsp_capture dxc_avst_sink_dsp_capture_chan channel Input "((ANTENNA_DWIDTH - 1)) - (0) + 1"


# 
# connection point interface_sel
# 
add_interface interface_sel conduit end
set_interface_property interface_sel associatedClock ""
set_interface_property interface_sel associatedReset ""
set_interface_property interface_sel ENABLED true
set_interface_property interface_sel EXPORT_OF ""
set_interface_property interface_sel PORT_NAME_MAP ""
set_interface_property interface_sel CMSIS_SVD_VARIABLES ""
set_interface_property interface_sel SVD_ADDRESS_GROUP ""
set_interface_property interface_sel IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property interface_sel SV_INTERFACE_TYPE ""
set_interface_property interface_sel SV_INTERFACE_MODPORT_TYPE ""

add_interface_port interface_sel interface_sel data Output 32

