============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  04:09:30 am
  Module:                 mux_t_t_t_1
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

   Instance      Module    Cell Count  Cell Area  Net Area   Total Area 
------------------------------------------------------------------------
mux_t_t_t_1                       401    462.128   310.189      772.317 
  eq_0_.inst  equal                 6      6.765     2.980        9.745 
    sr        sr_latch              3      2.799     0.998        3.797 
  eq_1_.inst  equal_1               6      6.765     2.980        9.745 
    sr        sr_latch_1            3      2.799     0.998        3.797 
  eq_2_.inst  equal_2               6      6.765     2.980        9.745 
    sr        sr_latch_2            3      2.799     0.998        3.797 
  eq_3_.inst  equal_3               6      6.765     2.980        9.745 
    sr        sr_latch_3            3      2.799     0.998        3.797 
  eq_4_.inst  equal_4               6      6.765     2.980        9.745 
    sr        sr_latch_4            3      2.799     0.998        3.797 
  eq_5_.inst  equal_5               6      6.765     2.980        9.745 
    sr        sr_latch_5            3      2.799     0.998        3.797 
  eq_6_.inst  equal_6               6      6.765     2.980        9.745 
    sr        sr_latch_6            3      2.799     0.998        3.797 
  eq_7_.inst  equal_7               6      6.765     2.980        9.745 
    sr        sr_latch_7            3      2.799     0.998        3.797 
  eq_8_.inst  equal_8               6      6.765     2.980        9.745 
    sr        sr_latch_8            3      2.799     0.998        3.797 
  eq_9_.inst  equal_9               6      6.765     2.980        9.745 
    sr        sr_latch_9            3      2.799     0.998        3.797 
  eq_10_.inst equal_10              6      6.765     2.980        9.745 
    sr        sr_latch_10           3      2.799     0.998        3.797 
  eq_11_.inst equal_11              6      6.765     2.980        9.745 
    sr        sr_latch_11           3      2.799     0.998        3.797 
  eq_12_.inst equal_12              6      6.765     2.980        9.745 
    sr        sr_latch_12           3      2.799     0.998        3.797 
  eq_13_.inst equal_13              6      6.765     2.980        9.745 
    sr        sr_latch_13           3      2.799     0.998        3.797 
  eq_14_.inst equal_14              6      6.765     2.980        9.745 
    sr        sr_latch_14           3      2.799     0.998        3.797 
  eq_15_.inst equal_15              6      6.765     2.980        9.745 
    sr        sr_latch_15           3      2.799     0.998        3.797 
  eq_16_.inst equal_16              6      6.765     2.980        9.745 
    sr        sr_latch_16           3      2.799     0.998        3.797 
  eq_17_.inst equal_17              6      6.765     2.980        9.745 
    sr        sr_latch_17           3      2.799     0.998        3.797 
  eq_18_.inst equal_18              6      6.765     2.980        9.745 
    sr        sr_latch_18           3      2.799     0.998        3.797 
  eq_19_.inst equal_19              6      6.765     2.980        9.745 
    sr        sr_latch_19           3      2.799     0.998        3.797 
  eq_20_.inst equal_20              6      6.765     2.980        9.745 
    sr        sr_latch_20           3      2.799     0.998        3.797 
  eq_21_.inst equal_21              6      6.765     2.980        9.745 
    sr        sr_latch_21           3      2.799     0.998        3.797 
  eq_22_.inst equal_22              6      6.765     2.980        9.745 
    sr        sr_latch_22           3      2.799     0.998        3.797 
  eq_23_.inst equal_23              6      6.765     2.980        9.745 
    sr        sr_latch_23           3      2.799     0.998        3.797 
  eq_24_.inst equal_24              6      6.765     2.980        9.745 
    sr        sr_latch_24           3      2.799     0.998        3.797 
  eq_25_.inst equal_25              6      6.765     2.980        9.745 
    sr        sr_latch_25           3      2.799     0.998        3.797 
  eq_26_.inst equal_26              6      6.765     2.980        9.745 
    sr        sr_latch_26           3      2.799     0.998        3.797 
  eq_27_.inst equal_27              6      6.765     2.980        9.745 
    sr        sr_latch_27           3      2.799     0.998        3.797 
  eq_28_.inst equal_28              6      6.765     2.980        9.745 
    sr        sr_latch_28           3      2.799     0.998        3.797 
  eq_29_.inst equal_29              6      6.765     2.980        9.745 
    sr        sr_latch_29           3      2.799     0.998        3.797 
  eq_30_.inst equal_30              6      6.765     2.980        9.745 
    sr        sr_latch_30           3      2.799     0.998        3.797 
  eq_31_.inst equal_31              6      6.765     2.980        9.745 
    sr        sr_latch_31           3      2.799     0.998        3.797 
  eq_32_.inst equal_32              6      6.765     2.980        9.745 
    sr        sr_latch_32           3      2.799     0.998        3.797 
  eq_33_.inst equal_33              6      6.765     2.980        9.745 
    sr        sr_latch_33           3      2.799     0.998        3.797 
  eq_34_.inst equal_34              6      6.765     2.980        9.745 
    sr        sr_latch_34           3      2.799     0.998        3.797 
  eq_35_.inst equal_35              6      6.765     2.980        9.745 
    sr        sr_latch_35           3      2.799     0.998        3.797 
  eq_36_.inst equal_36              6      6.765     2.980        9.745 
    sr        sr_latch_36           3      2.799     0.998        3.797 
  eq_37_.inst equal_37              6      6.765     2.980        9.745 
    sr        sr_latch_37           3      2.799     0.998        3.797 
  eq_38_.inst equal_38              6      6.765     2.980        9.745 
    sr        sr_latch_38           3      2.799     0.998        3.797 
  eq_39_.inst equal_39              6      6.765     2.980        9.745 
    sr        sr_latch_39           3      2.799     0.998        3.797 
  eq_40_.inst equal_40              6      6.765     2.980        9.745 
    sr        sr_latch_40           3      2.799     0.998        3.797 
  eq_41_.inst equal_41              6      6.765     2.980        9.745 
    sr        sr_latch_41           3      2.799     0.998        3.797 
  eq_42_.inst equal_42              6      6.765     2.980        9.745 
    sr        sr_latch_42           3      2.799     0.998        3.797 
  eq_43_.inst equal_43              6      6.765     2.980        9.745 
    sr        sr_latch_43           3      2.799     0.998        3.797 
  eq_44_.inst equal_44              6      6.765     2.980        9.745 
    sr        sr_latch_44           3      2.799     0.998        3.797 
  eq_45_.inst equal_45              6      6.765     2.980        9.745 
    sr        sr_latch_45           3      2.799     0.998        3.797 
  eq_46_.inst equal_46              6      6.765     2.980        9.745 
    sr        sr_latch_46           3      2.799     0.998        3.797 
  eq_47_.inst equal_47              6      6.765     2.980        9.745 
    sr        sr_latch_47           3      2.799     0.998        3.797 
  eq_48_.inst equal_48              6      6.765     2.980        9.745 
    sr        sr_latch_48           3      2.799     0.998        3.797 
  eq_49_.inst equal_49              6      6.765     2.980        9.745 
    sr        sr_latch_49           3      2.799     0.998        3.797 
  eq_50_.inst equal_50              6      6.765     2.980        9.745 
    sr        sr_latch_50           3      2.799     0.998        3.797 
  eq_51_.inst equal_51              6      6.765     2.980        9.745 
    sr        sr_latch_51           3      2.799     0.998        3.797 
  eq_52_.inst equal_52              6      6.765     2.980        9.745 
    sr        sr_latch_52           3      2.799     0.998        3.797 
  eq_53_.inst equal_53              6      6.765     2.980        9.745 
    sr        sr_latch_53           3      2.799     0.998        3.797 
  eq_54_.inst equal_54              6      6.765     2.980        9.745 
    sr        sr_latch_54           3      2.799     0.998        3.797 
  eq_55_.inst equal_55              6      6.765     2.980        9.745 
    sr        sr_latch_55           3      2.799     0.998        3.797 
  eq_56_.inst equal_56              6      6.765     2.980        9.745 
    sr        sr_latch_56           3      2.799     0.998        3.797 
  eq_57_.inst equal_57              6      6.765     2.980        9.745 
    sr        sr_latch_57           3      2.799     0.998        3.797 
  eq_58_.inst equal_58              6      6.765     2.980        9.745 
    sr        sr_latch_58           3      2.799     0.998        3.797 
  eq_59_.inst equal_59              6      6.765     2.980        9.745 
    sr        sr_latch_59           3      2.799     0.998        3.797 
  eq_60_.inst equal_60              6      6.765     2.980        9.745 
    sr        sr_latch_60           3      2.799     0.998        3.797 
  eq_61_.inst equal_61              6      6.765     2.980        9.745 
    sr        sr_latch_61           3      2.799     0.998        3.797 
  eq_62_.inst equal_62              6      6.765     2.980        9.745 
    sr        sr_latch_62           3      2.799     0.998        3.797 
  eq_63_.inst equal_63              6      6.765     2.980        9.745 
    sr        sr_latch_63           3      2.799     0.998        3.797 
