
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Sat Mar  4 21:28:11 2023
Host:		ieng6-ece-06.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../syn/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar  4 21:28:34 2023
viaInitial ends at Sat Mar  4 21:28:34 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=30.0M, fe_cpu=0.32min, fe_real=0.43min, fe_mem=734.1M) ***
#% Begin Load netlist data ... (date=03/04 21:28:37, mem=508.7M)
*** Begin netlist parsing (mem=734.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../syn/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 743.090M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=743.1M) ***
#% End Load netlist data ... (date=03/04 21:28:37, total cpu=0:00:00.4, real=0:00:00.0, peak res=536.8M, current mem=536.8M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 32283 stdCell insts.

*** Memory Usage v#1 (Current mem = 818.516M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../syn/constraints/fullchip.sdc' ...
Current (total cpu=0:00:20.5, real=0:00:27.0, peak res=772.1M, current mem=772.1M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../syn/constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ../syn/constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=789.9M, current mem=789.9M)
Current (total cpu=0:00:20.6, real=0:00:27.0, peak res=789.9M, current mem=789.9M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1130.56 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1135.5)
Total number of fetched objects 33992
End delay calculation. (MEM=1282.41 CPU=0:00:03.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1255.33 CPU=0:00:04.8 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:00:29.8 mem=1255.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.046  | -0.046  |  0.000  |
|           TNS (ns):| -51.072 | -51.072 |  0.000  |
|    Violating Paths:|  1879   |  1879   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

Density: 49.999%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 8.83 sec
Total Real time: 9.0 sec
Total Memory Usage: 1187.808594 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
32283 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
32283 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/04 21:28:53, mem=889.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/04 21:28:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.9M, current mem=891.9M)
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 20 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
#% Begin addStripe (date=03/04 21:28:53, mem=891.9M)

Initialize fgc environment(mem: 1187.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1187.8M)
Stripe generation is complete.
vias are now being generated.
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/04 21:28:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=892.8M, current mem=892.8M)
<CMD> sroute
#% Begin sroute (date=03/04 21:28:53, mem=892.8M)
*** Begin SPECIAL ROUTE on Sat Mar  4 21:28:53 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/anijhawan/project/project/Part_1/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-06.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2226.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 130 used
Read in 130 components
  130 core components: 130 unplaced, 0 placed, 0 fixed
Read in 258 logical pins
Read in 258 nets
Read in 2 special nets, 2 routed
Read in 260 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 612
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 306
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2248.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 918 wires.
ViaGen created 18972 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       918      |       NA       |
|  VIA1  |      6732      |        0       |
|  VIA2  |      6120      |        0       |
|  VIA3  |      6120      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/04 21:28:54, total cpu=0:00:01.6, real=0:00:01.0, peak res=908.5M, current mem=908.5M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.5 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 3 -spreadType center -spacing 2.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
**WARN: (IMPPTN-3304):	Pin mem_in[23] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[22] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[24] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[21] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[25] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[20] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[26] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[19] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[27] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[18] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[28] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[17] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[29] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[16] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[30] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[15] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[31] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[14] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[32] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin mem_in[13] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:00.0, mem = 1237.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.5 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -edge 3 -layer 2 -spreadType center -spacing 2.0 -pin {{pmem_out[0]} {pmem_out[1]} {pmem_out[2]} {pmem_out[3]} {pmem_out[4]} {pmem_out[5]} {pmem_out[6]} {pmem_out[7]} {pmem_out[8]} {pmem_out[9]} {pmem_out[10]} {pmem_out[11]} {pmem_out[12]} {pmem_out[13]} {pmem_out[14]} {pmem_out[15]} {pmem_out[16]} {pmem_out[17]} {pmem_out[18]} {pmem_out[19]} {pmem_out[20]} {pmem_out[21]} {pmem_out[22]} {pmem_out[23]} {pmem_out[24]} {pmem_out[25]} {pmem_out[26]} {pmem_out[27]} {pmem_out[28]} {pmem_out[29]} {pmem_out[30]} {pmem_out[31]} {pmem_out[32]} {pmem_out[33]} {pmem_out[34]} {pmem_out[35]} {pmem_out[36]} {pmem_out[37]} {pmem_out[38]} {pmem_out[39]} {pmem_out[40]} {pmem_out[41]} {pmem_out[42]} {pmem_out[43]} {pmem_out[44]} {pmem_out[45]} {pmem_out[46]} {pmem_out[47]} {pmem_out[48]} {pmem_out[49]} {pmem_out[50]} {pmem_out[51]} {pmem_out[52]} {pmem_out[53]} {pmem_out[54]} {pmem_out[55]} {pmem_out[56]} {pmem_out[57]} {pmem_out[58]} {pmem_out[59]} {pmem_out[60]} {pmem_out[61]} {pmem_out[62]} {pmem_out[63]} {pmem_out[64]} {pmem_out[65]} {pmem_out[66]} {pmem_out[67]} {pmem_out[68]} {pmem_out[69]} {pmem_out[70]} {pmem_out[71]} {pmem_out[72]} {pmem_out[73]} {pmem_out[74]} {pmem_out[75]} {pmem_out[76]} {pmem_out[77]} {pmem_out[78]} {pmem_out[79]} {pmem_out[80]} {pmem_out[81]} {pmem_out[82]} {pmem_out[83]} {pmem_out[84]} {pmem_out[85]} {pmem_out[86]} {pmem_out[87]} {pmem_out[88]} {pmem_out[89]} {pmem_out[90]} {pmem_out[91]} {pmem_out[92]} {pmem_out[93]} {pmem_out[94]} {pmem_out[95]} {pmem_out[96]} {pmem_out[97]} {pmem_out[98]} {pmem_out[99]} {pmem_out[100]} {pmem_out[101]} {pmem_out[102]} {pmem_out[103]} {pmem_out[104]} {pmem_out[105]} {pmem_out[106]} {pmem_out[107]} {pmem_out[108]} {pmem_out[109]} {pmem_out[110]} {pmem_out[111]} {pmem_out[112]} {pmem_out[113]} {pmem_out[114]} {pmem_out[115]} {pmem_out[116]} {pmem_out[117]} {pmem_out[118]} {pmem_out[119]} {pmem_out[120]} {pmem_out[121]} {pmem_out[122]} {pmem_out[123]} {pmem_out[124]} {pmem_out[125]} {pmem_out[126]} {pmem_out[127]} {pmem_out[128]} {pmem_out[129]} {pmem_out[130]} {pmem_out[131]} {pmem_out[132]} {pmem_out[133]} {pmem_out[134]} {pmem_out[135]} {pmem_out[136]} {pmem_out[137]} {pmem_out[138]} {pmem_out[139]} {pmem_out[140]} {pmem_out[141]} {pmem_out[142]} {pmem_out[143]} {pmem_out[144]} {pmem_out[145]} {pmem_out[146]} {pmem_out[147]} {pmem_out[148]} {pmem_out[149]} {pmem_out[150]} {pmem_out[151]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]}}
**WARN: (IMPPTN-3304):	Pin pmem_out[87] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[86] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[88] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[85] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[89] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[84] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[90] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[83] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[91] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[82] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[92] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[81] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[93] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[80] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[94] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[79] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[95] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[78] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[96] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin pmem_out[77] has depth 0.50000 which is less than the minimum depth 0.52000 required to meet the min-area rule for layer 2. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [175] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1238.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/04 21:29:10, mem=936.7M)
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    258 |    258 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    258 |    258 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/04 21:29:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=937.4M, current mem=937.4M)
<CMD> zoomBox -20.87950 5.36800 185.46400 198.03150
<CMD> zoomBox -15.50200 5.89500 133.58150 145.09450
<CMD> zoomBox -11.61600 6.27600 96.09650 106.84750
<CMD> zoomBox -31.92750 -13.52600 253.67000 253.13700
<CMD> zoomBox -126.01200 -107.61000 922.08900 871.00350
<CMD> zoomBox 208.73250 -28.64050 494.33100 238.02350
<CMD> zoomBox 286.69950 -9.64000 394.41350 90.93250
<CMD> zoomBox 316.10400 -2.47450 356.72900 35.45700
<CMD> zoomBox 327.93850 -1.21650 343.26100 13.09000
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/04 21:29:39, mem=938.1M)
% Begin Save ccopt configuration ... (date=03/04 21:29:39, mem=941.2M)
% End Save ccopt configuration ... (date=03/04 21:29:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=942.0M, current mem=942.0M)
% Begin Save netlist data ... (date=03/04 21:29:39, mem=942.1M)
Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/04 21:29:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=942.8M, current mem=942.8M)
Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/04 21:29:40, mem=943.5M)
Saving AAE Data ...
% End Save AAE data ... (date=03/04 21:29:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.6M, current mem=943.6M)
% Begin Save clock tree data ... (date=03/04 21:29:40, mem=944.0M)
% End Save clock tree data ... (date=03/04 21:29:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=944.1M, current mem=944.1M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/04 21:29:40, mem=943.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/04 21:29:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=944.0M, current mem=944.0M)
Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1239.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/04 21:29:40, mem=944.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/04 21:29:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=944.1M, current mem=944.1M)
% Begin Save routing data ... (date=03/04 21:29:40, mem=944.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1239.2M) ***
% End Save routing data ... (date=03/04 21:29:41, total cpu=0:00:00.1, real=0:00:01.0, peak res=944.5M, current mem=944.5M)
Saving property file floorplan.enc.dat.tmp/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1242.2M) ***
% Begin Save power constraints data ... (date=03/04 21:29:41, mem=945.0M)
% End Save power constraints data ... (date=03/04 21:29:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=945.1M, current mem=945.1M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/04 21:29:42, total cpu=0:00:02.1, real=0:00:03.0, peak res=948.4M, current mem=948.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 151 instances (buffers/inverters) removed
*       :      1 instance  of type 'INVD3' removed
*       :      2 instances of type 'INVD2' removed
*       :     10 instances of type 'INVD1' removed
*       :      1 instance  of type 'INVD0' removed
*       :      2 instances of type 'CKBD6' removed
*       :      5 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD3' removed
*       :      5 instances of type 'CKBD2' removed
*       :     44 instances of type 'CKBD1' removed
*       :      8 instances of type 'BUFFD6' removed
*       :      5 instances of type 'BUFFD4' removed
*       :     17 instances of type 'BUFFD3' removed
*       :     26 instances of type 'BUFFD2' removed
*       :      3 instances of type 'BUFFD12' removed
*       :     21 instances of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:01.8) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(1000MHz) 
Starting Levelizing
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT)
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 10%
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 20%
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 30%
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 40%
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 50%
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 60%
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 70%
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 80%
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 90%

Finished Levelizing
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT)

Starting Activity Propagation
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 10%
2023-Mar-04 21:29:48 (2023-Mar-05 05:29:48 GMT): 20%

Finished Activity Propagation
2023-Mar-04 21:29:49 (2023-Mar-05 05:29:49 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 22755 (67.2%) nets
3		: 7058 (20.9%) nets
4     -	14	: 3232 (9.6%) nets
15    -	39	: 684 (2.0%) nets
40    -	79	: 61 (0.2%) nets
80    -	159	: 49 (0.1%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 1 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=32134 (0 fixed + 32134 movable) #buf cell=0 #inv cell=2642 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=33840 #term=120878 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=258
stdCell: 32134 single + 0 double + 0 multi
Total standard cell length = 84.0622 (mm), area = 0.1513 (mm^2)
Average module density = 0.501.
Density for the design = 0.501.
       = stdcell_area 420311 sites (151312 um^2) / alloc_area 839501 sites (302220 um^2).
Pin Density = 0.1435.
            = total # of pins 120878 / total area 842410.
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.623e+05 (7.67e+04 8.56e+04)
              Est.  stn bbox = 1.933e+05 (1.03e+05 9.07e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1425.9M
Iteration  2: Total net bbox = 1.623e+05 (7.67e+04 8.56e+04)
              Est.  stn bbox = 1.933e+05 (1.03e+05 9.07e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
*** Finished SKP initialization (cpu=0:00:10.2, real=0:00:10.0)***
Iteration  3: Total net bbox = 1.289e+05 (5.79e+04 7.10e+04)
              Est.  stn bbox = 1.734e+05 (8.81e+04 8.53e+04)
              cpu = 0:00:18.3 real = 0:00:18.0 mem = 1635.2M
Iteration  4: Total net bbox = 2.741e+05 (1.02e+05 1.72e+05)
              Est.  stn bbox = 3.634e+05 (1.51e+05 2.12e+05)
              cpu = 0:00:52.5 real = 0:00:52.0 mem = 1712.0M
Iteration  5: Total net bbox = 2.741e+05 (1.02e+05 1.72e+05)
              Est.  stn bbox = 3.634e+05 (1.51e+05 2.12e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1712.0M
Iteration  6: Total net bbox = 3.225e+05 (1.31e+05 1.91e+05)
              Est.  stn bbox = 4.510e+05 (1.99e+05 2.52e+05)
              cpu = 0:00:31.1 real = 0:00:31.0 mem = 1643.4M
Iteration  7: Total net bbox = 3.477e+05 (1.56e+05 1.92e+05)
              Est.  stn bbox = 4.756e+05 (2.22e+05 2.53e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1642.2M
Iteration  8: Total net bbox = 3.477e+05 (1.56e+05 1.92e+05)
              Est.  stn bbox = 4.756e+05 (2.22e+05 2.53e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1642.2M
Iteration  9: Total net bbox = 3.863e+05 (1.78e+05 2.08e+05)
              Est.  stn bbox = 5.311e+05 (2.54e+05 2.77e+05)
              cpu = 0:00:32.2 real = 0:00:32.0 mem = 1629.2M
Iteration 10: Total net bbox = 3.863e+05 (1.78e+05 2.08e+05)
              Est.  stn bbox = 5.311e+05 (2.54e+05 2.77e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1629.2M
Iteration 11: Total net bbox = 3.999e+05 (1.84e+05 2.16e+05)
              Est.  stn bbox = 5.471e+05 (2.61e+05 2.87e+05)
              cpu = 0:00:30.1 real = 0:00:30.0 mem = 1629.4M
Iteration 12: Total net bbox = 3.999e+05 (1.84e+05 2.16e+05)
              Est.  stn bbox = 5.471e+05 (2.61e+05 2.87e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1629.4M
Iteration 13: Total net bbox = 4.142e+05 (1.94e+05 2.20e+05)
              Est.  stn bbox = 5.533e+05 (2.67e+05 2.86e+05)
              cpu = 0:01:57 real = 0:01:56 mem = 1638.9M
Iteration 14: Total net bbox = 4.142e+05 (1.94e+05 2.20e+05)
              Est.  stn bbox = 5.533e+05 (2.67e+05 2.86e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1638.9M
Iteration 15: Total net bbox = 4.142e+05 (1.94e+05 2.20e+05)
              Est.  stn bbox = 5.533e+05 (2.67e+05 2.86e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1638.9M
Finished Global Placement (cpu=0:04:43, real=0:04:44, mem=1638.9M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
net ignore based on current view = 0
*** Starting refinePlace (0:05:36 mem=1638.9M) ***
Total net bbox length = 4.142e+05 (1.940e+05 2.202e+05) (ext = 1.464e+04)
Move report: Detail placement moves 32133 insts, mean move: 1.26 um, max move: 22.99 um
	Max move on inst (core_instance_qmem_instance_memory0_reg_59_): (65.86, 483.05) --> (67.60, 461.80)
	Runtime: CPU: 0:00:06.1 REAL: 0:00:06.0 MEM: 1638.9MB
Summary Report:
Instances move: 32133 (out of 32134 movable)
Instances flipped: 1
Mean displacement: 1.26 um
Max displacement: 22.99 um (Instance: core_instance_qmem_instance_memory0_reg_59_) (65.8575, 483.046) -> (67.6, 461.8)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 3.903e+05 (1.683e+05 2.220e+05) (ext = 1.415e+04)
Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 1638.9MB
*** Finished refinePlace (0:05:42 mem=1638.9M) ***
*** Finished Initial Placement (cpu=0:04:51, real=0:04:51, mem=1635.6M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1635.60 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1635.60 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=33840  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 33840 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 33840 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.476086e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       126( 0.13%)        12( 0.01%)   ( 0.14%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              138( 0.02%)        12( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.62 seconds, mem = 1635.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120620
[NR-eGR]     M2  (2V) length: 2.484685e+05um, number of vias: 183942
[NR-eGR]     M3  (3H) length: 2.492207e+05um, number of vias: 6345
[NR-eGR]     M4  (4V) length: 5.934672e+04um, number of vias: 1061
[NR-eGR]     M5  (5H) length: 8.372000e+03um, number of vias: 466
[NR-eGR]     M6  (6V) length: 5.692400e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 2.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.711023e+05um, number of vias: 312440
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.195870e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.79 seconds, mem = 1513.6M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.4, real=0:00:02.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 4:59, real = 0: 5: 0, mem = 1498.6M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1093.8M, totSessionCpu=0:05:44 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1183.3M, totSessionCpu=0:05:51 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1559.25 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1577.12 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1577.12 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=33840  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 33840 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 33840 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.572098e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       173( 0.18%)        13( 0.01%)         1( 0.00%)   ( 0.19%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        14( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              187( 0.03%)        13( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 120620
[NR-eGR]     M2  (2V) length: 2.512943e+05um, number of vias: 183717
[NR-eGR]     M3  (3H) length: 2.525231e+05um, number of vias: 6794
[NR-eGR]     M4  (4V) length: 6.028486e+04um, number of vias: 1321
[NR-eGR]     M5  (5H) length: 1.058700e+04um, number of vias: 562
[NR-eGR]     M6  (6V) length: 6.381400e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 4.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.810711e+05um, number of vias: 313018
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.369450e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.47 sec, Curr Mem: 1578.62 MB )
Extraction called for design 'fullchip' of instances=32134 and nets=33855 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1561.617M)
** Profile ** Start :  cpu=0:00:00.0, mem=1561.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1564.9M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1575.83)
Total number of fetched objects 33843
End delay calculation. (MEM=1643.04 CPU=0:00:04.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1643.04 CPU=0:00:06.2 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:06:02 mem=1643.0M)
** Profile ** Overall slacks :  cpu=0:00:08.3, mem=1643.0M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1643.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -17.453 |
|           TNS (ns):|-30460.5 |
|    Violating Paths:|  14034  |
|          All Paths:|  17880  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    266 (266)     |   -0.564   |    266 (266)     |
|   max_tran     |   2465 (19478)   |  -18.878   |   2465 (19539)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.894%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1643.0M
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1248.4M, totSessionCpu=0:06:03 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1592.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1592.0M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1259.56MB/2735.77MB/1296.98MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1259.57MB/2735.77MB/1296.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1259.58MB/2735.77MB/1296.98MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT)
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT): 10%
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT): 20%
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT): 30%
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT): 40%
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT): 50%
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT): 60%
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT): 70%
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT): 80%
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT): 90%

Finished Levelizing
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT)

Starting Activity Propagation
2023-Mar-04 21:35:03 (2023-Mar-05 05:35:03 GMT)
2023-Mar-04 21:35:04 (2023-Mar-05 05:35:04 GMT): 10%
2023-Mar-04 21:35:04 (2023-Mar-05 05:35:04 GMT): 20%

Finished Activity Propagation
2023-Mar-04 21:35:04 (2023-Mar-05 05:35:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1259.96MB/2735.77MB/1296.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 21:35:04 (2023-Mar-05 05:35:04 GMT)
 ... Calculating switching power
2023-Mar-04 21:35:05 (2023-Mar-05 05:35:05 GMT): 10%
2023-Mar-04 21:35:05 (2023-Mar-05 05:35:05 GMT): 20%
2023-Mar-04 21:35:05 (2023-Mar-05 05:35:05 GMT): 30%
2023-Mar-04 21:35:05 (2023-Mar-05 05:35:05 GMT): 40%
2023-Mar-04 21:35:05 (2023-Mar-05 05:35:05 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 21:35:05 (2023-Mar-05 05:35:05 GMT): 60%
2023-Mar-04 21:35:06 (2023-Mar-05 05:35:06 GMT): 70%
2023-Mar-04 21:35:07 (2023-Mar-05 05:35:07 GMT): 80%
2023-Mar-04 21:35:07 (2023-Mar-05 05:35:07 GMT): 90%

Finished Calculating power
2023-Mar-04 21:35:08 (2023-Mar-05 05:35:08 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1260.30MB/2735.77MB/1296.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1260.30MB/2735.77MB/1296.98MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1260.36MB/2735.77MB/1296.98MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1260.37MB/2735.77MB/1296.98MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 21:35:08 (2023-Mar-05 05:35:08 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      102.19333467 	   82.4388%
Total Switching Power:      20.67279811 	   16.6766%
Total Leakage Power:         1.09655874 	    0.8846%
Total Power:               123.96269158
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          85.1       2.872      0.5656       88.54       71.43
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05    1.41e-05
Combinational                      17.09        17.8       0.531       35.42       28.57
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              102.2       20.67       1.097         124         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      102.2       20.67       1.097         124         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                    U25312 (XNR2D4):          0.04615
*              Highest Leakage Power:                     U6060 (FA1D4):        0.0002614
*                Total Cap:      1.78915e-10 F
*                Total instances in design: 32134
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1269.50MB/2741.02MB/1296.98MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -17.453 ns

 152 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        152          0        152

 152 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:10.0 real=0:00:10.0 mem=1644.7M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:14.3/0:07:00.2 (0.9), mem = 1644.7M
(I,S,L,T): WC_VIEW: 101.108, 20.3863, 1.07441, 122.569

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1743.4M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1743.4M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1743.4M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1743.4M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1743.4M)
CPU of: netlist preparation :0:00:00.1 (mem :1743.4M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1743.4M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 101.108, 20.3863, 1.07441, 122.569
*** AreaOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:06:19.0/0:07:04.9 (0.9), mem = 1724.4M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:19.9/0:07:05.9 (0.9), mem = 1662.6M
(I,S,L,T): WC_VIEW: 101.108, 20.3863, 1.07441, 122.569
(I,S,L,T): WC_VIEW: 101.108, 20.3863, 1.07441, 122.569
*** DrvOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:06:24.8/0:07:10.8 (0.9), mem = 1662.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:24.9/0:07:10.9 (0.9), mem = 1662.6M
(I,S,L,T): WC_VIEW: 101.108, 20.3863, 1.07441, 122.569
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2594| 21100|   -19.02|   363|   363|    -0.57|     0|     0|     0|     0|   -17.45|-30819.42|       0|       0|       0|  49.70|          |         |
|     2|    17|    -0.11|     2|     2|    -0.00|     0|     0|     0|     0|    -1.42| -4488.50|     214|       2|     373|  50.01| 0:00:06.0|  1745.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.42| -4426.79|       0|       0|       2|  50.01| 0:00:00.0|  1745.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=1745.8M) ***

(I,S,L,T): WC_VIEW: 100.634, 20.4589, 1.08659, 122.18
*** DrvOpt [finish] : cpu/real = 0:00:10.6/0:00:10.6 (1.0), totSession cpu/real = 0:06:35.5/0:07:21.4 (0.9), mem = 1726.8M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1347.8M, totSessionCpu=0:06:35 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:36.0/0:07:21.9 (0.9), mem = 1688.8M
(I,S,L,T): WC_VIEW: 100.634, 20.4589, 1.08659, 122.18
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.419  TNS Slack -4426.790 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.419|-4426.790|    50.01%|   0:00:00.0| 1723.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_118_/D       |
|  -0.731|-2147.990|    50.21%|   0:00:22.0| 1812.0M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.655|-1469.062|    50.49%|   0:00:14.0| 1841.7M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.655|-1469.062|    50.49%|   0:00:02.0| 1841.7M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.338| -649.765|    51.01%|   0:00:29.0| 1841.7M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.326| -570.664|    51.13%|   0:00:16.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.326| -508.047|    51.26%|   0:00:06.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.326| -508.047|    51.26%|   0:00:01.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.298| -396.429|    51.60%|   0:00:10.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.298| -386.594|    51.63%|   0:00:07.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.298| -382.308|    51.65%|   0:00:02.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.298| -382.308|    51.65%|   0:00:01.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.270| -340.109|    51.84%|   0:00:05.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.270| -339.985|    51.85%|   0:00:04.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.270| -339.357|    51.85%|   0:00:03.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.270| -339.357|    51.85%|   0:00:01.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.256| -332.030|    51.95%|   0:00:04.0| 1877.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.256| -331.983|    51.96%|   0:00:03.0| 1875.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.256| -331.883|    51.96%|   0:00:02.0| 1870.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.256| -331.883|    51.96%|   0:00:01.0| 1870.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.256| -326.655|    52.01%|   0:00:03.0| 1870.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.256| -326.632|    52.01%|   0:00:02.0| 1870.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.256| -326.632|    52.01%|   0:00:02.0| 1870.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.256| -326.632|    52.01%|   0:00:01.0| 1870.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.256| -324.405|    52.07%|   0:00:03.0| 1870.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.256| -324.242|    52.07%|   0:00:02.0| 1870.8M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |          |            |        |          |         | q8_reg_18_/D                                       |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:28 real=0:02:27 mem=1870.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:28 real=0:02:27 mem=1870.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.256  TNS Slack -324.242 
(I,S,L,T): WC_VIEW: 103.542, 21.8957, 1.2381, 126.676
*** SetupOpt [finish] : cpu/real = 0:02:37.5/0:02:37.4 (1.0), totSession cpu/real = 0:09:13.5/0:09:59.3 (0.9), mem = 1835.8M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -0.256
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:15.2/0:10:01.0 (0.9), mem = 1782.8M
(I,S,L,T): WC_VIEW: 103.542, 21.8957, 1.2381, 126.676
Reclaim Optimization WNS Slack -0.256  TNS Slack -324.242 Density 52.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    52.07%|        -|  -0.256|-324.242|   0:00:00.0| 1782.8M|
|    52.06%|       64|  -0.256|-323.874|   0:00:06.0| 1824.0M|
|    52.06%|        2|  -0.256|-323.800|   0:00:01.0| 1824.0M|
|    52.06%|        0|  -0.256|-323.800|   0:00:00.0| 1824.0M|
|    52.04%|       19|  -0.256|-323.608|   0:00:01.0| 1824.0M|
|    51.76%|      673|  -0.256|-320.457|   0:00:07.0| 1824.0M|
|    51.73%|      103|  -0.256|-320.333|   0:00:01.0| 1824.0M|
|    51.73%|        8|  -0.256|-320.333|   0:00:01.0| 1824.0M|
|    51.73%|        0|  -0.256|-320.333|   0:00:00.0| 1824.0M|
|    51.73%|        0|  -0.256|-320.333|   0:00:00.0| 1824.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.256  TNS Slack -320.333 Density 51.73
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:19.7) (real = 0:00:20.0) **
(I,S,L,T): WC_VIEW: 103.369, 21.7548, 1.22087, 126.345
*** AreaOpt [finish] : cpu/real = 0:00:18.9/0:00:18.9 (1.0), totSession cpu/real = 0:09:34.1/0:10:19.9 (0.9), mem = 1824.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=1748.92M, totSessionCpu=0:09:34).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1773.30 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1773.30 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=34390  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 34387 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34387 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.514300e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       127( 0.13%)        13( 0.01%)   ( 0.14%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              137( 0.02%)        13( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.67 seconds, mem = 1784.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.9, real=0:00:03.0)***
Iteration  7: Total net bbox = 3.619e+05 (1.63e+05 1.99e+05)
              Est.  stn bbox = 4.976e+05 (2.36e+05 2.62e+05)
              cpu = 0:00:23.9 real = 0:00:23.0 mem = 1980.6M
Iteration  8: Total net bbox = 3.983e+05 (1.84e+05 2.14e+05)
              Est.  stn bbox = 5.442e+05 (2.63e+05 2.81e+05)
              cpu = 0:00:55.5 real = 0:00:55.0 mem = 1952.1M
Iteration  9: Total net bbox = 4.013e+05 (1.85e+05 2.17e+05)
              Est.  stn bbox = 5.516e+05 (2.64e+05 2.88e+05)
              cpu = 0:01:19 real = 0:01:19 mem = 1954.6M
Iteration 10: Total net bbox = 4.120e+05 (1.92e+05 2.20e+05)
              Est.  stn bbox = 5.591e+05 (2.69e+05 2.90e+05)
              cpu = 0:00:41.5 real = 0:00:42.0 mem = 1962.3M
Iteration 11: Total net bbox = 4.339e+05 (2.02e+05 2.32e+05)
              Est.  stn bbox = 5.805e+05 (2.79e+05 3.01e+05)
              cpu = 0:00:18.6 real = 0:00:19.0 mem = 1964.8M
Move report: Timing Driven Placement moves 32684 insts, mean move: 12.29 um, max move: 122.94 um
	Max move on inst (FE_OFC867_core_instance_array_out_38): (191.40, 256.60) --> (190.89, 134.18)

Finished Incremental Placement (cpu=0:03:56, real=0:03:55, mem=1961.5M)
*** Starting refinePlace (0:13:32 mem=1964.8M) ***
Total net bbox length = 4.462e+05 (2.143e+05 2.319e+05) (ext = 1.542e+04)
Move report: Detail placement moves 32684 insts, mean move: 0.96 um, max move: 38.84 um
	Max move on inst (FE_OFC272_n27280): (398.11, 177.94) --> (436.40, 177.40)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1964.8MB
Summary Report:
Instances move: 32684 (out of 32684 movable)
Instances flipped: 0
Mean displacement: 0.96 um
Max displacement: 38.84 um (Instance: FE_OFC272_n27280) (398.106, 177.941) -> (436.4, 177.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.205e+05 (1.863e+05 2.342e+05) (ext = 1.495e+04)
Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 1964.8MB
*** Finished refinePlace (0:13:37 mem=1964.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1964.81 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1964.81 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=34390  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 34390 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 34390 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 5.526216e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       148( 0.15%)        38( 0.04%)   ( 0.19%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              155( 0.02%)        38( 0.01%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.65 seconds, mem = 1964.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 121717
[NR-eGR]     M2  (2V) length: 2.470258e+05um, number of vias: 185185
[NR-eGR]     M3  (3H) length: 2.514710e+05um, number of vias: 6445
[NR-eGR]     M4  (4V) length: 6.207280e+04um, number of vias: 1211
[NR-eGR]     M5  (5H) length: 9.972100e+03um, number of vias: 463
[NR-eGR]     M6  (6V) length: 5.702200e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 6.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.762445e+05um, number of vias: 315025
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.234770e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.85 seconds, mem = 1891.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:04, real=0:04:04)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1888.5M)
Extraction called for design 'fullchip' of instances=32684 and nets=34405 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1888.535M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:07:56, real = 0:07:56, mem = 1339.5M, totSessionCpu=0:13:41 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1777.56)
Total number of fetched objects 34393
End delay calculation. (MEM=1834.77 CPU=0:00:04.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1834.77 CPU=0:00:06.2 REAL=0:00:06.0)
*** Timing NOT met, worst failing slack is -0.273
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:53.1/0:14:38.6 (0.9), mem = 1834.8M
(I,S,L,T): WC_VIEW: 103.364, 21.6033, 1.22087, 126.189
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.274 TNS Slack -339.351 Density 51.73
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.099| -19.554|
|reg2reg   |-0.274|-319.890|
|HEPG      |-0.274|-319.890|
|All Paths |-0.274|-339.351|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.274|   -0.274|-319.890| -339.351|    51.73%|   0:00:00.0| 1873.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.215|   -0.215|-317.428| -336.889|    51.73%|   0:00:00.0| 1873.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.192|   -0.192|-314.812| -334.273|    51.74%|   0:00:00.0| 1873.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.186|   -0.186|-306.662| -326.123|    51.75%|   0:00:02.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.185|   -0.185|-295.783| -315.243|    51.77%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.185|   -0.185|-295.411| -314.872|    51.77%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.185|   -0.185|-291.446| -310.907|    51.78%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.178|   -0.178|-289.168| -308.629|    51.81%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.173|   -0.173|-285.686| -305.147|    51.82%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.173|   -0.173|-281.005| -300.466|    51.83%|   0:00:02.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.169|   -0.169|-275.747| -295.208|    51.89%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.167|   -0.167|-271.841| -291.302|    51.90%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.167|   -0.167|-270.319| -289.780|    51.90%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.167|   -0.167|-269.454| -288.915|    51.92%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_12_/D                                       |
|  -0.165|   -0.165|-268.847| -288.308|    51.93%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.165|   -0.165|-267.968| -287.429|    51.93%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.165|   -0.165|-267.017| -286.478|    51.94%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.165|   -0.165|-266.460| -285.921|    51.95%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.166|   -0.166|-264.058| -283.519|    51.95%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.166|   -0.166|-262.974| -282.435|    51.97%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.166|   -0.166|-262.953| -282.414|    51.97%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.166|   -0.166|-262.767| -282.228|    51.98%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.166|   -0.166|-259.391| -278.852|    51.99%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.166|   -0.166|-259.349| -278.810|    51.99%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.166|   -0.166|-257.832| -277.293|    52.01%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.166|   -0.166|-257.602| -277.063|    52.01%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.166|   -0.166|-257.503| -276.964|    52.01%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.166|   -0.166|-257.372| -276.833|    52.01%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.166|   -0.166|-253.758| -273.219|    52.02%|   0:00:02.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.166|   -0.166|-253.748| -273.209|    52.03%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.166|   -0.166|-252.572| -272.033|    52.06%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.166|   -0.166|-252.312| -271.773|    52.06%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.166|   -0.166|-252.277| -271.738|    52.06%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.166|   -0.166|-251.400| -270.861|    52.07%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.166|   -0.166|-251.361| -270.822|    52.07%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.166|   -0.166|-251.329| -270.790|    52.07%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.166|   -0.166|-251.320| -270.780|    52.07%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.166|   -0.166|-248.880| -268.341|    52.08%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.166|   -0.166|-248.538| -267.999|    52.08%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.166|   -0.166|-247.389| -266.850|    52.10%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.166|   -0.166|-247.240| -266.701|    52.10%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.166|   -0.166|-246.889| -266.350|    52.11%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.166|   -0.166|-246.567| -266.028|    52.12%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.166|   -0.166|-246.159| -265.620|    52.12%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
|  -0.166|   -0.166|-243.768| -263.229|    52.14%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.166|   -0.166|-242.211| -261.672|    52.15%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.166|   -0.166|-241.340| -260.801|    52.16%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.166|   -0.166|-241.213| -260.674|    52.16%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.166|   -0.166|-241.201| -260.662|    52.16%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.166|   -0.166|-240.873| -260.334|    52.17%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.166|   -0.166|-238.132| -257.593|    52.19%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.166|   -0.166|-237.271| -256.732|    52.22%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.166|   -0.166|-237.058| -256.519|    52.22%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.166|   -0.166|-237.008| -256.469|    52.22%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -0.166|   -0.166|-234.917| -254.378|    52.24%|   0:00:02.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.166|   -0.166|-234.831| -254.292|    52.24%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.166|   -0.166|-233.792| -253.253|    52.25%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.166|   -0.166|-233.741| -253.202|    52.26%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.166|   -0.166|-233.624| -253.085|    52.26%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -0.166|   -0.166|-230.574| -250.035|    52.30%|   0:00:02.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.166|   -0.166|-230.512| -249.973|    52.30%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.166|   -0.166|-229.966| -249.427|    52.30%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -0.166|   -0.166|-228.706| -248.167|    52.34%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_12_/D     |
|  -0.166|   -0.166|-228.037| -247.498|    52.35%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
|  -0.166|   -0.166|-227.732| -247.193|    52.35%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
|  -0.166|   -0.166|-227.678| -247.139|    52.35%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.166|   -0.166|-227.071| -246.532|    52.36%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.166|   -0.166|-226.495| -245.956|    52.38%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.166|   -0.166|-226.418| -245.915|    52.38%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.166|   -0.166|-226.246| -245.743|    52.39%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.166|   -0.166|-223.584| -243.081|    52.42%|   0:00:03.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_15_/D     |
|  -0.166|   -0.166|-223.562| -243.059|    52.42%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_15_/D     |
|  -0.166|   -0.166|-222.837| -242.334|    52.47%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_10_/D     |
|  -0.166|   -0.166|-222.368| -241.865|    52.48%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_10_/D     |
|  -0.166|   -0.166|-222.300| -241.797|    52.48%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_10_/D     |
|  -0.166|   -0.166|-221.958| -241.455|    52.50%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.166|   -0.166|-221.878| -241.375|    52.50%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.166|   -0.166|-221.876| -241.373|    52.50%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.166|   -0.166|-221.659| -241.156|    52.52%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.166|   -0.166|-221.631| -241.128|    52.52%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.166|   -0.166|-221.621| -241.118|    52.52%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.166|   -0.166|-221.605| -241.102|    52.53%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.166|   -0.166|-219.969| -239.465|    52.56%|   0:00:03.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.166|   -0.166|-219.948| -239.445|    52.56%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.166|   -0.166|-219.681| -239.178|    52.56%|   0:00:02.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.166|   -0.166|-219.673| -239.171|    52.56%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.166|   -0.166|-218.665| -238.162|    52.61%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.166|   -0.166|-218.597| -238.094|    52.61%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.166|   -0.166|-218.478| -237.975|    52.62%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.166|   -0.166|-218.354| -237.850|    52.63%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.166|   -0.166|-216.317| -229.919|    52.65%|   0:00:02.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
|  -0.166|   -0.166|-216.225| -229.827|    52.65%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_14_/D     |
|  -0.166|   -0.166|-215.725| -229.327|    52.67%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_10_/D     |
|  -0.166|   -0.166|-215.308| -228.910|    52.68%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_10_/D     |
|  -0.166|   -0.166|-215.084| -228.686|    52.70%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_10_/D     |
|  -0.166|   -0.166|-215.043| -228.644|    52.70%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_10_/D     |
|  -0.166|   -0.166|-214.952| -228.554|    52.71%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
|  -0.166|   -0.166|-214.872| -228.474|    52.72%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_13_/D     |
|  -0.166|   -0.166|-214.744| -228.346|    52.72%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-214.343| -227.945|    52.74%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.166|   -0.166|-214.322| -227.923|    52.74%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.166|   -0.166|-214.306| -227.908|    52.74%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.166|   -0.166|-214.305| -227.906|    52.75%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.166|   -0.166|-214.142| -227.744|    52.75%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.166|   -0.166|-213.766| -227.368|    52.76%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_13_/D     |
|  -0.166|   -0.166|-213.073| -226.675|    52.76%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_13_/D     |
|  -0.166|   -0.166|-213.067| -226.668|    52.76%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_13_/D     |
|  -0.166|   -0.166|-212.940| -226.542|    52.77%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.166|   -0.166|-212.885| -226.486|    52.78%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_11_/D     |
|  -0.166|   -0.166|-212.859| -226.460|    52.78%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_11_/D     |
|  -0.166|   -0.166|-212.784| -226.385|    52.79%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_11_/D     |
|  -0.166|   -0.166|-211.963| -225.565|    52.79%|   0:00:04.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_11_/D     |
|  -0.166|   -0.166|-211.936| -225.538|    52.80%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.166|   -0.166|-211.885| -225.487|    52.80%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.166|   -0.166|-211.231| -224.833|    52.86%|   0:00:02.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.166|   -0.166|-211.110| -224.712|    52.87%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_14_/D     |
|  -0.166|   -0.166|-211.019| -224.621|    52.87%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_14_/D     |
|  -0.166|   -0.166|-210.678| -224.280|    52.89%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_11_/D     |
|  -0.166|   -0.166|-210.671| -224.273|    52.89%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_11_/D     |
|  -0.166|   -0.166|-210.577| -224.179|    52.89%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_11_/D     |
|  -0.166|   -0.166|-210.432| -224.033|    52.91%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.166|   -0.166|-210.373| -223.975|    52.91%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.166|   -0.166|-209.915| -223.516|    52.92%|   0:00:03.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_11_/D     |
|  -0.166|   -0.166|-209.789| -223.391|    52.93%|   0:00:04.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_11_/D     |
|  -0.166|   -0.166|-208.721| -222.323|    53.03%|   0:00:03.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-208.668| -222.270|    53.03%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-208.599| -222.230|    53.04%|   0:00:02.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-208.307| -221.938|    53.07%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-208.303| -221.934|    53.07%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-208.033| -221.664|    53.08%|   0:00:02.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-208.031| -221.662|    53.08%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-207.688| -221.320|    53.12%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-207.686| -221.317|    53.12%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-207.658| -221.290|    53.12%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-207.521| -221.152|    53.15%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.166|   -0.166|-207.502| -221.134|    53.15%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.166|   -0.166|-207.490| -221.122|    53.15%|   0:00:01.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_10_/D     |
|  -0.166|   -0.166|-207.469| -221.100|    53.15%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.166|   -0.166|-207.469| -221.100|    53.15%|   0:00:00.0| 1881.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_14_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:33 real=0:01:33 mem=1881.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:33 real=0:01:33 mem=1881.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.051| -13.631|
|reg2reg   |-0.166|-207.469|
|HEPG      |-0.166|-207.469|
|All Paths |-0.166|-221.100|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.166 TNS Slack -221.100 Density 53.15
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:36.8/0:16:22.3 (1.0), mem = 1881.1M
(I,S,L,T): WC_VIEW: 104.957, 23.0292, 1.28633, 129.273
Reclaim Optimization WNS Slack -0.166  TNS Slack -221.100 Density 53.15
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.15%|        -|  -0.166|-221.100|   0:00:00.0| 1881.1M|
|    53.13%|       24|  -0.166|-221.158|   0:00:02.0| 1881.1M|
|    52.95%|      600|  -0.163|-222.033|   0:00:07.0| 1881.1M|
|    52.94%|       30|  -0.163|-222.033|   0:00:00.0| 1881.1M|
|    52.94%|        0|  -0.163|-222.033|   0:00:01.0| 1881.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.164  TNS Slack -222.034 Density 52.94
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:11.0) (real = 0:00:11.0) **
(I,S,L,T): WC_VIEW: 104.69, 22.9184, 1.27457, 128.883
*** AreaOpt [finish] : cpu/real = 0:00:11.2/0:00:11.2 (1.0), totSession cpu/real = 0:15:48.1/0:16:33.5 (1.0), mem = 1881.1M
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1866.13M, totSessionCpu=0:15:48).
** GigaOpt Optimizer WNS Slack -0.164 TNS Slack -222.034 Density 52.94
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.051| -14.230|
|reg2reg   |-0.164|-207.804|
|HEPG      |-0.164|-207.804|
|All Paths |-0.164|-222.034|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:45 real=0:01:45 mem=1866.1M) ***

(I,S,L,T): WC_VIEW: 104.69, 22.9184, 1.27457, 128.883
*** SetupOpt [finish] : cpu/real = 0:01:55.7/0:01:55.6 (1.0), totSession cpu/real = 0:15:48.8/0:16:34.2 (1.0), mem = 1831.0M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1813.42 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1813.42 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35162  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35156 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35156 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.566572e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-6)            (7-12)           (13-18)           (19-25)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       134( 0.14%)         6( 0.01%)         6( 0.01%)         4( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         8( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              143( 0.02%)         6( 0.00%)         6( 0.00%)         4( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.76 seconds, mem = 1821.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:04.5, real=0:00:05.0)***
Iteration  7: Total net bbox = 3.704e+05 (1.66e+05 2.04e+05)
              Est.  stn bbox = 5.062e+05 (2.38e+05 2.68e+05)
              cpu = 0:00:24.7 real = 0:00:25.0 mem = 2003.9M
Iteration  8: Total net bbox = 4.058e+05 (1.85e+05 2.21e+05)
              Est.  stn bbox = 5.514e+05 (2.62e+05 2.89e+05)
              cpu = 0:00:48.5 real = 0:00:49.0 mem = 1977.5M
Iteration  9: Total net bbox = 4.093e+05 (1.87e+05 2.22e+05)
              Est.  stn bbox = 5.587e+05 (2.65e+05 2.94e+05)
              cpu = 0:01:22 real = 0:01:22 mem = 1980.0M
Iteration 10: Total net bbox = 4.222e+05 (1.96e+05 2.27e+05)
              Est.  stn bbox = 5.686e+05 (2.72e+05 2.96e+05)
              cpu = 0:00:41.8 real = 0:00:42.0 mem = 1982.0M
Iteration 11: Total net bbox = 4.430e+05 (2.05e+05 2.38e+05)
              Est.  stn bbox = 5.887e+05 (2.81e+05 3.07e+05)
              cpu = 0:00:19.5 real = 0:00:20.0 mem = 1984.8M
Move report: Timing Driven Placement moves 33472 insts, mean move: 8.08 um, max move: 77.00 um
	Max move on inst (FE_OCPC1635_core_instance_array_out_108): (415.20, 227.80) --> (384.71, 181.30)

Finished Incremental Placement (cpu=0:03:53, real=0:03:53, mem=1981.5M)
*** Starting refinePlace (0:19:44 mem=1984.8M) ***
Total net bbox length = 4.554e+05 (2.173e+05 2.381e+05) (ext = 1.569e+04)
Move report: Detail placement moves 33472 insts, mean move: 0.97 um, max move: 26.57 um
	Max move on inst (FE_OFC769_core_instance_pmem_in_17): (37.43, 102.80) --> (63.20, 103.60)
	Runtime: CPU: 0:00:05.3 REAL: 0:00:06.0 MEM: 1984.8MB
Summary Report:
Instances move: 33472 (out of 33472 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 26.57 um (Instance: FE_OFC769_core_instance_pmem_in_17) (37.4275, 102.8) -> (63.2, 103.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 4.290e+05 (1.885e+05 2.405e+05) (ext = 1.528e+04)
Runtime: CPU: 0:00:05.4 REAL: 0:00:06.0 MEM: 1984.8MB
*** Finished refinePlace (0:19:49 mem=1984.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1984.81 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1984.81 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=35162  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 35162 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 35162 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.607702e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       125( 0.13%)        23( 0.02%)        11( 0.01%)   ( 0.16%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              130( 0.02%)        23( 0.00%)        11( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.65 seconds, mem = 1984.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 123792
[NR-eGR]     M2  (2V) length: 2.531845e+05um, number of vias: 188254
[NR-eGR]     M3  (3H) length: 2.546351e+05um, number of vias: 6084
[NR-eGR]     M4  (4V) length: 6.351285e+04um, number of vias: 991
[NR-eGR]     M5  (5H) length: 8.736400e+03um, number of vias: 419
[NR-eGR]     M6  (6V) length: 4.490640e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.845595e+05um, number of vias: 319540
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.248610e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.91 seconds, mem = 1921.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:01, real=0:04:01)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1918.5M)
Extraction called for design 'fullchip' of instances=33472 and nets=35177 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1918.535M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:14:08, real = 0:14:07, mem = 1359.9M, totSessionCpu=0:19:53 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1805.68)
Total number of fetched objects 35165
End delay calculation. (MEM=1864.89 CPU=0:00:04.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1864.89 CPU=0:00:06.4 REAL=0:00:06.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.184
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:03.6/0:20:48.6 (1.0), mem = 1864.9M
(I,S,L,T): WC_VIEW: 104.696, 23.0784, 1.27457, 129.049
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.184 TNS Slack -255.454 Density 52.94
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.099| -14.203|
|reg2reg   |-0.184|-241.263|
|HEPG      |-0.184|-241.263|
|All Paths |-0.184|-255.454|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.184|   -0.184|-241.263| -255.454|    52.94%|   0:00:00.0| 1903.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.179|   -0.179|-240.361| -254.553|    52.94%|   0:00:03.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.170|   -0.170|-239.582| -253.773|    52.94%|   0:00:01.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.170|   -0.170|-237.230| -251.422|    52.95%|   0:00:05.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.170|   -0.170|-237.177| -251.368|    52.95%|   0:00:02.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.163|   -0.163|-235.986| -250.177|    52.96%|   0:00:00.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.163|   -0.163|-233.358| -247.549|    52.96%|   0:00:16.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
|  -0.158|   -0.158|-233.474| -247.666|    52.96%|   0:00:01.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -0.156|   -0.156|-231.882| -246.073|    52.96%|   0:00:06.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.156|   -0.156|-229.551| -243.743|    52.97%|   0:00:14.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.156|   -0.156|-228.789| -242.980|    52.97%|   0:00:02.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.151|   -0.151|-227.470| -241.661|    52.99%|   0:00:00.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.151|   -0.151|-225.306| -239.497|    52.99%|   0:00:18.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.151|   -0.151|-222.236| -236.428|    52.99%|   0:00:04.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.146|   -0.146|-220.861| -235.052|    53.00%|   0:00:01.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.146|   -0.146|-219.109| -233.300|    53.01%|   0:00:17.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.146|   -0.146|-219.003| -233.195|    53.01%|   0:00:01.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.142|   -0.142|-217.141| -231.333|    53.02%|   0:00:01.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.144|   -0.144|-215.048| -229.239|    53.03%|   0:00:33.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.141|   -0.141|-215.065| -229.256|    53.03%|   0:00:01.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.141|   -0.141|-214.793| -228.984|    53.03%|   0:00:04.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.141|   -0.141|-214.634| -228.825|    53.03%|   0:00:06.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.139|   -0.139|-213.781| -227.972|    53.04%|   0:00:01.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.139|   -0.139|-213.524| -227.715|    53.04%|   0:00:01.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.139|   -0.139|-213.509| -227.701|    53.04%|   0:00:00.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.138|   -0.138|-212.360| -226.551|    53.05%|   0:00:00.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.138|   -0.138|-211.726| -225.917|    53.05%|   0:00:00.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.138|   -0.138|-211.681| -225.873|    53.05%|   0:00:00.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.134|   -0.134|-210.448| -224.639|    53.07%|   0:00:02.0| 1911.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.134|   -0.134|-210.076| -224.267|    53.07%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.134|   -0.134|-209.611| -223.803|    53.07%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.133|   -0.133|-209.720| -223.911|    53.11%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.133|   -0.133|-209.077| -223.268|    53.11%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.133|   -0.133|-208.904| -223.095|    53.11%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.132|   -0.132|-208.301| -222.492|    53.11%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.132|   -0.132|-207.454| -221.645|    53.11%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.132|   -0.132|-207.035| -221.226|    53.12%|   0:00:05.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.131|   -0.131|-206.747| -220.938|    53.12%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.131|   -0.131|-206.494| -220.685|    53.12%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.130|   -0.130|-206.108| -220.299|    53.13%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.130|   -0.130|-205.846| -220.037|    53.13%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.128|   -0.128|-205.194| -219.385|    53.14%|   0:00:02.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.128|   -0.128|-204.774| -218.966|    53.14%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.126|   -0.126|-203.836| -218.027|    53.16%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.126|   -0.126|-202.284| -216.475|    53.16%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.124|   -0.124|-201.124| -215.316|    53.17%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.124|   -0.124|-199.935| -214.126|    53.17%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.124|   -0.124|-199.870| -214.061|    53.17%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.123|   -0.123|-198.459| -212.650|    53.19%|   0:00:02.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.121|   -0.121|-196.837| -211.028|    53.19%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.121|   -0.121|-196.835| -211.026|    53.19%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.121|   -0.121|-196.451| -210.643|    53.19%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.120|   -0.120|-196.332| -210.523|    53.21%|   0:00:02.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.120|   -0.120|-195.692| -209.883|    53.21%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.118|   -0.118|-194.146| -208.337|    53.22%|   0:00:02.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.118|   -0.118|-193.104| -207.295|    53.22%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.118|   -0.118|-192.977| -207.168|    53.22%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.116|   -0.116|-191.272| -205.463|    53.23%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.116|   -0.116|-190.405| -204.596|    53.23%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.115|   -0.115|-189.904| -204.095|    53.24%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.115|   -0.115|-189.641| -203.832|    53.24%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.114|   -0.114|-190.392| -204.583|    53.25%|   0:00:02.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.114|   -0.114|-190.277| -204.468|    53.25%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.113|   -0.113|-190.135| -204.326|    53.27%|   0:00:02.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.113|   -0.113|-190.095| -204.286|    53.27%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.112|   -0.112|-190.296| -204.487|    53.28%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.112|   -0.112|-189.779| -203.970|    53.28%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.112|   -0.112|-190.436| -204.627|    53.29%|   0:00:08.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.111|   -0.111|-189.823| -204.014|    53.29%|   0:00:02.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.111|   -0.111|-189.617| -203.809|    53.29%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.110|   -0.110|-188.852| -203.044|    53.30%|   0:00:02.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.110|   -0.110|-188.739| -202.930|    53.30%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.110|   -0.110|-188.722| -202.913|    53.30%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.109|   -0.109|-186.612| -200.803|    53.32%|   0:00:09.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.109|   -0.109|-186.420| -200.611|    53.32%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.109|   -0.109|-184.823| -199.014|    53.33%|   0:00:10.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.109|   -0.109|-184.664| -198.855|    53.34%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.109|   -0.109|-184.480| -198.672|    53.35%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.108|   -0.108|-183.559| -197.750|    53.37%|   0:00:03.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.108|   -0.108|-182.298| -196.490|    53.37%|   0:00:08.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.106|   -0.106|-182.311| -196.502|    53.37%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.106|   -0.106|-181.595| -195.786|    53.38%|   0:00:06.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.106|   -0.106|-181.526| -195.717|    53.38%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.106|   -0.106|-181.098| -195.289|    53.39%|   0:00:05.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.106|   -0.106|-181.013| -195.204|    53.39%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.106|   -0.106|-181.013| -195.204|    53.39%|   0:00:01.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.106|   -0.106|-181.013| -195.204|    53.39%|   0:00:00.0| 1902.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:46 real=0:03:46 mem=1902.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.099|   -0.106| -14.203| -195.204|    53.39%|   0:00:00.0| 1902.2M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_2_/D             |
|  -0.062|   -0.106| -13.255| -194.256|    53.39%|   0:00:00.0| 1921.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_97_/D        |
|  -0.058|   -0.106|  -7.598| -188.599|    53.39%|   0:00:00.0| 1921.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_119_/D       |
|  -0.055|   -0.106|  -7.522| -188.524|    53.39%|   0:00:00.0| 1921.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_97_/D        |
|  -0.045|   -0.106|  -7.325| -188.326|    53.39%|   0:00:00.0| 1921.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory9_reg_79_/E  |
|  -0.045|   -0.106|  -5.352| -186.353|    53.39%|   0:00:01.0| 1940.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_97_/D        |
|  -0.044|   -0.106|  -4.617| -185.618|    53.40%|   0:00:00.0| 1940.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_97_/D        |
|  -0.037|   -0.106|  -4.639| -185.640|    53.40%|   0:00:00.0| 1940.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_45_/E                             |
|  -0.029|   -0.106|  -3.824| -184.825|    53.40%|   0:00:00.0| 1940.4M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_2_/D             |
|  -0.028|   -0.106|  -3.078| -184.079|    53.40%|   0:00:01.0| 1959.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_97_/D        |
|  -0.021|   -0.106|  -2.010| -183.011|    53.40%|   0:00:00.0| 1959.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_85_/D        |
|  -0.012|   -0.106|  -1.122| -182.124|    53.41%|   0:00:00.0| 1959.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_76_/D        |
|  -0.007|   -0.106|  -0.228| -181.242|    53.41%|   0:00:01.0| 1959.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_52_/D        |
|   0.000|   -0.106|   0.000| -181.013|    53.42%|   0:00:00.0| 1959.5M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_16_/D            |
|   0.004|   -0.106|   0.000| -181.013|    53.42%|   0:00:00.0| 1959.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_29_/D        |
|   0.007|   -0.106|   0.000| -181.013|    53.42%|   0:00:01.0| 1959.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_97_/D        |
|   0.013|   -0.106|   0.000| -181.010|    53.43%|   0:00:00.0| 1959.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_44_/D        |
|   0.020|   -0.106|   0.000| -181.010|    53.43%|   0:00:01.0| 1959.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_125_/D       |
|   0.020|   -0.106|   0.000| -181.010|    53.43%|   0:00:00.0| 1959.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_125_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.9 real=0:00:05.0 mem=1959.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:51 real=0:03:51 mem=1959.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.020|   0.000|
|reg2reg   |-0.106|-181.010|
|HEPG      |-0.106|-181.010|
|All Paths |-0.106|-181.010|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.106 TNS Slack -181.010 Density 53.43
*** Starting refinePlace (0:24:06 mem=1959.5M) ***
Total net bbox length = 4.306e+05 (1.897e+05 2.410e+05) (ext = 1.528e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1959.5MB
Move report: Detail placement moves 2411 insts, mean move: 0.82 um, max move: 4.60 um
	Max move on inst (U25332): (402.80, 233.20) --> (401.80, 229.60)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1959.5MB
Summary Report:
Instances move: 2411 (out of 33758 movable)
Instances flipped: 0
Mean displacement: 0.82 um
Max displacement: 4.60 um (Instance: U25332) (402.8, 233.2) -> (401.8, 229.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: AOI21D1
Total net bbox length = 4.318e+05 (1.904e+05 2.414e+05) (ext = 1.527e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1959.5MB
*** Finished refinePlace (0:24:06 mem=1959.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1959.5M)


Density : 0.5343
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.9 real=0:00:01.0 mem=1959.5M) ***
** GigaOpt Optimizer WNS Slack -0.106 TNS Slack -181.010 Density 53.43
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.020|   0.000|
|reg2reg   |-0.106|-181.010|
|HEPG      |-0.106|-181.010|
|All Paths |-0.106|-181.010|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.106|   -0.106|-181.010| -181.010|    53.43%|   0:00:00.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.105|   -0.105|-176.833| -176.833|    53.44%|   0:01:12.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.105|   -0.105|-175.638| -175.638|    53.44%|   0:00:36.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.102|   -0.102|-172.710| -172.710|    53.48%|   0:00:02.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.102|   -0.102|-171.221| -171.221|    53.47%|   0:00:39.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.102|   -0.102|-170.851| -170.851|    53.48%|   0:00:01.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.099|   -0.099|-170.073| -170.073|    53.54%|   0:00:04.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.099|   -0.099|-167.671| -167.671|    53.54%|   0:01:01.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.099|   -0.099|-167.636| -167.636|    53.54%|   0:00:03.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.099|   -0.099|-167.621| -167.621|    53.54%|   0:00:03.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.099|   -0.099|-167.595| -167.595|    53.54%|   0:00:02.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.098|   -0.098|-166.838| -166.838|    53.58%|   0:00:08.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.098|   -0.098|-166.257| -166.257|    53.58%|   0:00:15.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.099|   -0.099|-165.466| -165.466|    53.61%|   0:00:09.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.099|   -0.099|-165.017| -165.017|    53.62%|   0:00:16.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.099|   -0.099|-165.279| -165.279|    53.64%|   0:00:07.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.099|   -0.099|-165.279| -165.279|    53.64%|   0:00:00.0| 1959.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:39 real=0:04:38 mem=1959.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:39 real=0:04:38 mem=1959.5M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.020|   0.000|
|reg2reg   |-0.099|-165.279|
|HEPG      |-0.099|-165.279|
|All Paths |-0.099|-165.279|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.099 TNS Slack -165.279 Density 53.64
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:46.3/0:29:30.8 (1.0), mem = 1959.5M
(I,S,L,T): WC_VIEW: 105.647, 23.6882, 1.30379, 130.639
Reclaim Optimization WNS Slack -0.099  TNS Slack -165.279 Density 53.64
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.64%|        -|  -0.099|-165.279|   0:00:00.0| 1959.5M|
|    53.61%|       37|  -0.099|-165.152|   0:00:02.0| 1959.5M|
|    53.46%|      449|  -0.098|-164.596|   0:00:07.0| 1959.5M|
|    53.46%|       11|  -0.098|-164.592|   0:00:00.0| 1959.5M|
|    53.46%|        0|  -0.098|-164.592|   0:00:01.0| 1959.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.098  TNS Slack -164.592 Density 53.46
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 76 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:11.2) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 105.482, 23.5836, 1.2951, 130.361
*** AreaOpt [finish] : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:28:57.7/0:29:42.2 (1.0), mem = 1959.5M
End: Area Reclaim Optimization (cpu=0:00:11, real=0:00:12, mem=1898.48M, totSessionCpu=0:28:58).
*** Starting refinePlace (0:28:58 mem=1898.5M) ***
Total net bbox length = 4.336e+05 (1.910e+05 2.426e+05) (ext = 1.527e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1898.5MB
Move report: Detail placement moves 2217 insts, mean move: 0.77 um, max move: 5.40 um
	Max move on inst (U15815): (83.20, 193.60) --> (86.80, 191.80)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1905.2MB
Summary Report:
Instances move: 2217 (out of 33902 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 5.40 um (Instance: U15815) (83.2, 193.6) -> (86.8, 191.8)
	Length: 12 sites, height: 1 rows, site name: core, cell type: NR2D4
Total net bbox length = 4.347e+05 (1.917e+05 2.430e+05) (ext = 1.527e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1905.2MB
*** Finished refinePlace (0:28:59 mem=1905.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1905.2M)


Density : 0.5346
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1905.2M) ***
** GigaOpt Optimizer WNS Slack -0.098 TNS Slack -164.592 Density 53.46
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.003|   0.000|
|reg2reg   |-0.098|-164.592|
|HEPG      |-0.098|-164.592|
|All Paths |-0.098|-164.592|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.098|   -0.098|-164.592| -164.592|    53.46%|   0:00:00.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.098|   -0.098|-163.673| -163.673|    53.46%|   0:01:15.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.096|   -0.096|-165.636| -165.636|    53.48%|   0:00:13.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.096|   -0.096|-164.215| -164.215|    53.48%|   0:00:35.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.096|   -0.096|-163.475| -163.475|    53.48%|   0:00:25.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.096|   -0.096|-163.404| -163.404|    53.48%|   0:00:01.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.096|   -0.096|-162.684| -162.684|    53.52%|   0:00:03.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.096|   -0.096|-162.445| -162.445|    53.54%|   0:00:09.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.096|   -0.096|-162.318| -162.318|    53.54%|   0:00:00.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.096|   -0.096|-161.667| -161.667|    53.55%|   0:00:10.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product3_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.087|   -0.087|-151.532| -151.532|    53.56%|   0:02:37.0| 1905.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.087|   -0.087|-150.571| -150.571|    53.56%|   0:00:15.0| 1903.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.087|   -0.087|-150.483| -150.483|    53.56%|   0:00:00.0| 1903.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.087|   -0.087|-148.073| -148.073|    53.62%|   0:00:03.0| 1903.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.086|   -0.086|-147.397| -147.397|    53.64%|   0:00:02.0| 1903.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.086|   -0.086|-147.325| -147.325|    53.64%|   0:00:11.0| 1903.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.086|   -0.086|-146.889| -146.889|    53.65%|   0:00:03.0| 1903.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.086|   -0.086|-146.664| -146.664|    53.66%|   0:00:01.0| 1903.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product3_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product3_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product3_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product3_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product4_reg_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product3_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.079|   -0.079|-135.811| -135.811|    53.69%|   0:02:53.0| 1923.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.079|   -0.079|-135.425| -135.425|    53.69%|   0:00:05.0| 1923.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.079|   -0.079|-134.006| -134.006|    53.75%|   0:00:03.0| 1923.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.079|   -0.079|-133.437| -133.437|    53.78%|   0:00:07.0| 1923.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.079|   -0.079|-133.172| -133.172|    53.79%|   0:00:00.0| 1923.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.079|   -0.079|-132.939| -132.939|    53.81%|   0:00:06.0| 1923.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.079|   -0.079|-132.281| -132.281|    53.82%|   0:00:03.0| 1923.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.074|   -0.074|-125.872| -125.872|    53.82%|   0:00:39.0| 1929.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.074|   -0.074|-124.237| -124.237|    53.87%|   0:00:02.0| 1929.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.074|   -0.074|-123.858| -123.858|    53.89%|   0:00:03.0| 1929.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.073|   -0.073|-123.718| -123.718|    53.89%|   0:00:08.0| 1929.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.073|   -0.073|-123.575| -123.575|    53.90%|   0:00:01.0| 1929.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.073|   -0.073|-123.464| -123.464|    53.91%|   0:00:00.0| 1929.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.073|   -0.073|-123.454| -123.454|    53.91%|   0:00:06.0| 1929.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.073|   -0.073|-123.395| -123.395|    53.92%|   0:00:00.0| 1929.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.073|   -0.073|-123.367| -123.367|    53.92%|   0:00:01.0| 1929.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.073|   -0.073|-123.342| -123.342|    53.93%|   0:00:04.0| 1929.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.073|   -0.073|-123.326| -123.326|    53.93%|   0:00:00.0| 1929.7M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.071|   -0.071|-117.765| -117.765|    53.93%|   0:00:13.0| 1937.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.071|   -0.071|-117.662| -117.662|    53.93%|   0:00:03.0| 1937.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.069|   -0.069|-117.590| -117.590|    53.94%|   0:00:01.0| 1937.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.068|   -0.068|-116.433| -116.433|    53.95%|   0:00:04.0| 1937.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.068|   -0.068|-116.025| -116.025|    53.95%|   0:00:02.0| 1937.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.068|   -0.068|-115.907| -115.907|    53.95%|   0:00:02.0| 1937.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.068|   -0.068|-115.420| -115.420|    53.98%|   0:00:05.0| 1937.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.068|   -0.068|-115.358| -115.358|    53.98%|   0:00:00.0| 1937.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.068|   -0.068|-115.355| -115.355|    54.00%|   0:00:00.0| 1937.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.066|   -0.066|-107.917| -107.917|    54.01%|   0:00:03.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.065|   -0.065|-107.697| -107.697|    54.01%|   0:00:02.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.065|   -0.065|-107.506| -107.506|    54.01%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.065|   -0.065|-106.949| -106.949|    54.02%|   0:00:01.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.065|   -0.065|-106.886| -106.886|    54.03%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.065|   -0.065|-106.508| -106.508|    54.04%|   0:00:01.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.066|   -0.066|-106.208| -106.208|    54.05%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.066|   -0.066|-106.178| -106.178|    54.05%|   0:00:00.0| 1938.2M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.063|   -0.063|-100.772| -100.772|    54.05%|   0:00:02.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.063|   -0.063|-100.177| -100.177|    54.05%|   0:00:01.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.062|   -0.062| -99.463|  -99.463|    54.06%|   0:00:01.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.061|   -0.061| -98.345|  -98.345|    54.07%|   0:00:04.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.060|   -0.060| -97.251|  -97.251|    54.09%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.060|   -0.060| -97.013|  -97.013|    54.09%|   0:00:04.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.059|   -0.059| -96.783|  -96.783|    54.10%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.059|   -0.059| -96.087|  -96.087|    54.10%|   0:00:01.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.059|   -0.059| -95.834|  -95.834|    54.10%|   0:00:01.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.059|   -0.059| -95.644|  -95.644|    54.11%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.059|   -0.059| -95.041|  -95.041|    54.13%|   0:00:03.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.059|   -0.059| -94.990|  -94.990|    54.13%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.059|   -0.059| -94.882|  -94.882|    54.13%|   0:00:01.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.059|   -0.059| -94.786|  -94.786|    54.15%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.059|   -0.059| -94.762|  -94.762|    54.16%|   0:00:01.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.059|   -0.059| -94.757|  -94.757|    54.16%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_13_/D     |
|  -0.059|   -0.059| -94.707|  -94.707|    54.16%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_13_/D     |
|  -0.059|   -0.059| -94.701|  -94.701|    54.16%|   0:00:00.0| 1938.2M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product3_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product3_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product3_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.057|   -0.057| -88.506|  -88.520|    54.16%|   0:00:03.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.057|   -0.057| -88.330|  -88.344|    54.16%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.056|   -0.056| -88.194|  -88.207|    54.17%|   0:00:01.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.056|   -0.056| -87.937|  -87.950|    54.18%|   0:00:04.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.056|   -0.056| -87.609|  -87.623|    54.18%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.056|   -0.056| -87.475|  -87.489|    54.19%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.056|   -0.056| -87.389|  -87.402|    54.20%|   0:00:01.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.056|   -0.056| -87.361|  -87.375|    54.20%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.056|   -0.056| -87.317|  -87.330|    54.20%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.056|   -0.056| -87.299|  -87.312|    54.20%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.056|   -0.056| -87.265|  -87.279|    54.20%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product3_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product3_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product3_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.054|   -0.054| -84.728|  -84.779|    54.21%|   0:00:03.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.053|   -0.053| -84.567|  -84.617|    54.21%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.053|   -0.053| -83.723|  -83.773|    54.21%|   0:00:08.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.053|   -0.053| -83.702|  -83.753|    54.21%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.053|   -0.053| -83.138|  -83.188|    54.24%|   0:00:01.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.053|   -0.053| -82.965|  -83.015|    54.25%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.052|   -0.052| -82.840|  -82.890|    54.25%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.054|   -0.054| -82.741|  -82.791|    54.27%|   0:00:01.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.054|   -0.054| -82.732|  -82.782|    54.27%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.054|   -0.054| -82.724|  -82.774|    54.27%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.054|   -0.054| -82.720|  -82.771|    54.27%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.054|   -0.054| -82.708|  -82.758|    54.27%|   0:00:01.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.052|   -0.052| -79.463|  -79.550|    54.28%|   0:00:02.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.052|   -0.052| -79.408|  -79.495|    54.28%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.052|   -0.052| -79.408|  -79.494|    54.28%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.052|   -0.052| -79.028|  -79.115|    54.30%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.052|   -0.052| -78.979|  -79.066|    54.30%|   0:00:01.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_10_/D     |
|  -0.052|   -0.052| -78.934|  -79.020|    54.31%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.052|   -0.052| -78.923|  -79.009|    54.31%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.052|   -0.052| -78.916|  -79.002|    54.31%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.052|   -0.052| -78.901|  -78.988|    54.32%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.052|   -0.052| -78.894|  -78.981|    54.32%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.052|   -0.052| -78.885|  -78.971|    54.32%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.052|   -0.052| -78.882|  -78.969|    54.32%|   0:00:00.0| 1938.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_10_/D     |
|  -0.052|   -0.052| -78.869|  -78.956|    54.32%|   0:00:00.0| 1938.2M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product3_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product3_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product3_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.051|   -0.051| -75.895|  -76.115|    54.32%|   0:00:07.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.051|   -0.051| -75.823|  -76.043|    54.32%|   0:00:01.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.050|   -0.050| -75.613|  -75.833|    54.33%|   0:00:01.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.050|   -0.050| -75.298|  -75.518|    54.34%|   0:00:01.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.050|   -0.050| -74.736|  -74.955|    54.34%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.050|   -0.050| -74.734|  -74.954|    54.35%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.050|   -0.050| -74.693|  -74.913|    54.35%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.050|   -0.050| -74.671|  -74.891|    54.35%|   0:00:00.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.050|   -0.050| -74.663|  -74.882|    54.35%|   0:00:01.0| 1941.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.049|   -0.049| -70.954|  -71.279|    54.35%|   0:00:03.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.049|   -0.049| -70.817|  -71.142|    54.36%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.049|   -0.049| -69.979|  -70.304|    54.36%|   0:00:03.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.049|   -0.049| -69.973|  -70.298|    54.36%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.049|   -0.049| -69.967|  -70.292|    54.37%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.049|   -0.049| -69.946|  -70.271|    54.37%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.049|   -0.049| -69.920|  -70.245|    54.38%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.049|   -0.049| -69.908|  -70.232|    54.38%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.048|   -0.048| -68.494|  -68.848|    54.38%|   0:00:08.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.048|   -0.048| -68.456|  -68.810|    54.38%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.048|   -0.048| -68.172|  -68.526|    54.38%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.048|   -0.048| -68.027|  -68.380|    54.40%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.048|   -0.048| -68.005|  -68.358|    54.40%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.048|   -0.048| -67.960|  -68.314|    54.40%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.048|   -0.048| -67.938|  -68.291|    54.40%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.048|   -0.048| -67.931|  -68.285|    54.40%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.048|   -0.048| -67.928|  -68.282|    54.41%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.048|   -0.048| -67.922|  -68.275|    54.41%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.048|   -0.048| -67.920|  -68.273|    54.41%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.047|   -0.047| -66.742|  -67.095|    54.40%|   0:00:05.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.047|   -0.047| -66.465|  -66.818|    54.41%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.047|   -0.047| -66.448|  -66.802|    54.41%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.047|   -0.047| -65.876|  -66.229|    54.42%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.046|   -0.046| -65.718|  -66.072|    54.42%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.046|   -0.046| -65.686|  -66.039|    54.43%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.046|   -0.046| -65.670|  -66.024|    54.43%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.046|   -0.046| -65.660|  -66.013|    54.43%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.046|   -0.046| -65.629|  -65.983|    54.44%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.046|   -0.046| -65.623|  -65.977|    54.44%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.046|   -0.046| -65.596|  -65.949|    54.44%|   0:00:00.0| 1944.2M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product5_reg_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.045|   -0.045| -63.244|  -63.653|    54.45%|   0:00:04.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.045|   -0.045| -63.240|  -63.649|    54.45%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.045|   -0.045| -63.081|  -63.489|    54.46%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.045|   -0.045| -62.621|  -63.029|    54.46%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.045|   -0.045| -62.605|  -63.013|    54.47%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.045|   -0.045| -62.595|  -63.004|    54.47%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.045|   -0.045| -62.595|  -63.003|    54.47%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.044|   -0.044| -61.056|  -61.492|    54.47%|   0:00:04.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.044|   -0.044| -61.046|  -61.482|    54.47%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.044|   -0.044| -60.301|  -60.737|    54.48%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.044|   -0.044| -60.275|  -60.711|    54.48%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.044|   -0.044| -60.251|  -60.687|    54.50%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.044|   -0.044| -59.818|  -60.254|    54.50%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.044|   -0.044| -59.815|  -60.251|    54.51%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_11_/D     |
|  -0.044|   -0.044| -59.757|  -60.193|    54.50%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.044|   -0.044| -59.711|  -60.147|    54.51%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.044|   -0.044| -59.699|  -60.135|    54.51%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.044|   -0.044| -59.695|  -60.131|    54.51%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.043|   -0.043| -59.010|  -59.478|    54.52%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.043|   -0.043| -58.946|  -59.414|    54.52%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.043|   -0.043| -58.509|  -58.977|    54.53%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.043|   -0.043| -58.504|  -58.972|    54.53%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.043|   -0.043| -58.501|  -58.970|    54.53%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product3_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.043|   -0.043| -57.970|  -58.439|    54.53%|   0:00:01.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.043|   -0.043| -57.970|  -58.439|    54.53%|   0:00:00.0| 1944.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:12:36 real=0:12:36 mem=1944.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.037|   -0.043|  -0.469|  -58.439|    54.53%|   0:00:00.0| 1944.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_57_/E                           |
|   0.002|   -0.043|   0.000|  -57.970|    54.53%|   0:00:00.0| 1944.2M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_41_/E                           |
|   0.005|   -0.043|   0.000|  -57.970|    54.54%|   0:00:01.0| 1982.4M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_query_q_reg_41_/E                           |
|   0.012|   -0.043|   0.000|  -57.970|    54.54%|   0:00:01.0| 1982.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_83_/D        |
|   0.020|   -0.043|   0.000|  -57.970|    54.55%|   0:00:01.0| 2001.5M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_42_/D            |
|   0.020|   -0.043|   0.000|  -57.970|    54.55%|   0:00:00.0| 2001.5M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_42_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=2001.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:12:40 real=0:12:39 mem=2001.5M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.020|  0.000|
|reg2reg   |-0.043|-57.970|
|HEPG      |-0.043|-57.970|
|All Paths |-0.043|-57.970|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.043 TNS Slack -57.970 Density 54.55
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:40.1/0:42:24.0 (1.0), mem = 2001.5M
(I,S,L,T): WC_VIEW: 106.768, 24.4384, 1.3476, 132.554
Reclaim Optimization WNS Slack -0.043  TNS Slack -57.970 Density 54.55
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.55%|        -|  -0.043| -57.970|   0:00:00.0| 2001.5M|
|    54.52%|       51|  -0.043| -57.605|   0:00:02.0| 2001.5M|
|    54.27%|      740|  -0.043| -56.844|   0:00:07.0| 2001.5M|
|    54.25%|      123|  -0.043| -56.827|   0:00:01.0| 2001.5M|
|    54.25%|        2|  -0.043| -56.827|   0:00:01.0| 2001.5M|
|    54.25%|        0|  -0.043| -56.827|   0:00:00.0| 2001.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.043  TNS Slack -56.827 Density 54.25
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 177 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:12.8) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 106.321, 24.3014, 1.32982, 131.952
*** AreaOpt [finish] : cpu/real = 0:00:13.0/0:00:13.0 (1.0), totSession cpu/real = 0:41:53.1/0:42:36.9 (1.0), mem = 2001.5M
End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1935.48M, totSessionCpu=0:41:53).
*** Starting refinePlace (0:41:54 mem=1935.5M) ***
Total net bbox length = 4.396e+05 (1.938e+05 2.459e+05) (ext = 1.527e+04)
Move report: Timing Driven Placement moves 4630 insts, mean move: 4.65 um, max move: 48.80 um
	Max move on inst (FE_OFC1179_n25445): (291.80, 220.60) --> (292.00, 172.00)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:05.0 MEM: 2051.3MB
Move report: Detail placement moves 7119 insts, mean move: 0.69 um, max move: 7.40 um
	Max move on inst (core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_15_): (552.20, 262.00) --> (546.60, 260.20)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2051.3MB
Summary Report:
Instances move: 8938 (out of 34525 movable)
Instances flipped: 44
Mean displacement: 2.82 um
Max displacement: 48.60 um (Instance: FE_OFC1179_n25445) (291.8, 220.6) -> (291.8, 172)
	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
Total net bbox length = 4.435e+05 (1.982e+05 2.452e+05) (ext = 1.527e+04)
Runtime: CPU: 0:00:05.5 REAL: 0:00:05.0 MEM: 2051.3MB
*** Finished refinePlace (0:41:59 mem=2051.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2051.3M)


Density : 0.5425
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:07.0 real=0:00:07.0 mem=2051.3M) ***
** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -72.017 Density 54.25
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.000|  0.000|
|reg2reg   |-0.092|-72.017|
|HEPG      |-0.092|-72.017|
|All Paths |-0.092|-72.017|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.092|   -0.092| -72.017|  -72.017|    54.25%|   0:00:00.0| 2051.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_10_/D     |
|  -0.074|   -0.074| -70.570|  -70.570|    54.25%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.070|   -0.070| -70.351|  -70.351|    54.25%|   0:00:03.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_10_/D     |
|  -0.065|   -0.065| -68.099|  -68.099|    54.25%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_10_/D     |
|  -0.059|   -0.059| -67.803|  -67.803|    54.25%|   0:00:04.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.054|   -0.054| -65.881|  -65.881|    54.26%|   0:00:02.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_12_/D     |
|  -0.051|   -0.051| -60.681|  -60.681|    54.26%|   0:00:09.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_11_/D                                       |
|  -0.051|   -0.051| -60.138|  -60.138|    54.26%|   0:00:07.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.051|   -0.051| -59.917|  -59.917|    54.26%|   0:00:07.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.050|   -0.050| -59.719|  -59.719|    54.26%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -58.982|  -58.982|    54.27%|   0:00:05.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -57.397|  -57.397|    54.27%|   0:00:57.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -57.043|  -57.043|    54.27%|   0:00:09.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -55.736|  -55.736|    54.34%|   0:00:07.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.046|   -0.046| -55.399|  -55.399|    54.34%|   0:00:02.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.046|   -0.046| -54.977|  -54.977|    54.35%|   0:00:02.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.044|   -0.044| -54.807|  -54.807|    54.35%|   0:00:09.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.043|   -0.043| -54.474|  -54.474|    54.35%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.043|   -0.043| -53.979|  -53.979|    54.36%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.043|   -0.043| -53.859|  -53.859|    54.36%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.044|   -0.044| -53.832|  -53.832|    54.38%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.044|   -0.044| -53.792|  -53.792|    54.38%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.044|   -0.044| -53.780|  -53.780|    54.38%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.044|   -0.044| -53.766|  -53.766|    54.38%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.044|   -0.044| -53.760|  -53.760|    54.38%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.044|   -0.044| -53.755|  -53.755|    54.38%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.044|   -0.044| -53.752|  -53.752|    54.39%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.044|   -0.044| -53.748|  -53.748|    54.39%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.044|   -0.044| -53.746|  -53.746|    54.39%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product4_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product4_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product4_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.041|   -0.041| -52.661|  -52.687|    54.39%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.041|   -0.041| -52.425|  -52.452|    54.40%|   0:00:02.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.041|   -0.041| -52.312|  -52.338|    54.40%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.041|   -0.041| -51.465|  -51.491|    54.43%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.041|   -0.041| -51.156|  -51.182|    54.44%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.041|   -0.041| -51.129|  -51.155|    54.44%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.039|   -0.039| -50.906|  -50.932|    54.45%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.039|   -0.039| -50.740|  -50.766|    54.45%|   0:00:12.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.039|   -0.039| -50.715|  -50.741|    54.45%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.040|   -0.040| -49.419|  -49.445|    54.47%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.039|   -0.039| -49.772|  -49.798|    54.49%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.039|   -0.039| -49.771|  -49.797|    54.50%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.039|   -0.039| -49.699|  -49.725|    54.50%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.039|   -0.039| -49.690|  -49.716|    54.50%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.039|   -0.039| -49.638|  -49.664|    54.50%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.039|   -0.039| -49.637|  -49.663|    54.51%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.039|   -0.039| -49.605|  -49.631|    54.51%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.039|   -0.039| -49.587|  -49.613|    54.51%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.039|   -0.039| -49.577|  -49.603|    54.52%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.039|   -0.039| -49.553|  -49.579|    54.52%|   0:00:00.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product0_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product0_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product0_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product6_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.038|   -0.038| -46.684|  -46.732|    54.52%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.037|   -0.037| -46.683|  -46.731|    54.53%|   0:00:01.0| 2049.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.037|   -0.037| -46.507|  -46.555|    54.54%|   0:00:09.0| 2047.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.037|   -0.037| -46.289|  -46.337|    54.54%|   0:00:00.0| 2047.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.037|   -0.037| -45.773|  -45.821|    54.56%|   0:00:01.0| 2047.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.037|   -0.037| -45.744|  -45.792|    54.56%|   0:00:00.0| 2047.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.037|   -0.037| -45.739|  -45.787|    54.57%|   0:00:00.0| 2047.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.037|   -0.037| -45.699|  -45.747|    54.57%|   0:00:01.0| 2047.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.037|   -0.037| -45.643|  -45.692|    54.57%|   0:00:00.0| 2047.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.037|   -0.037| -45.621|  -45.669|    54.57%|   0:00:00.0| 2047.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.037|   -0.037| -45.598|  -45.646|    54.57%|   0:00:00.0| 2047.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.037|   -0.037| -45.578|  -45.626|    54.58%|   0:00:00.0| 2047.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.037|   -0.037| -45.572|  -45.621|    54.58%|   0:00:00.0| 2045.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_14_/D     |
|  -0.037|   -0.037| -45.572|  -45.620|    54.58%|   0:00:00.0| 2045.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.037|   -0.037| -45.572|  -45.620|    54.58%|   0:00:01.0| 2045.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.037|   -0.037| -45.571|  -45.619|    54.58%|   0:00:00.0| 2045.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.037|   -0.037| -45.571|  -45.619|    54.58%|   0:00:00.0| 2045.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.037|   -0.037| -45.570|  -45.618|    54.58%|   0:00:00.0| 2045.3M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product0_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product0_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product0_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product0_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product1_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product0_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product0_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.035|   -0.035| -43.606|  -43.654|    54.58%|   0:00:02.0| 2045.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.034|   -0.034| -43.247|  -43.295|    54.59%|   0:00:31.0| 2032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.034|   -0.034| -43.218|  -43.266|    54.59%|   0:00:01.0| 2032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.035|   -0.035| -43.090|  -43.139|    54.64%|   0:00:00.0| 2032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.035|   -0.035| -42.846|  -42.894|    54.64%|   0:00:05.0| 2032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.034|   -0.034| -42.788|  -42.836|    54.64%|   0:00:00.0| 2032.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.034|   -0.034| -42.314|  -42.363|    54.64%|   0:00:20.0| 2024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.034|   -0.034| -42.272|  -42.320|    54.68%|   0:00:03.0| 2024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.034|   -0.034| -42.270|  -42.318|    54.69%|   0:00:00.0| 2024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.034|   -0.034| -42.224|  -42.272|    54.70%|   0:00:01.0| 2024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.034|   -0.034| -42.007|  -42.055|    54.70%|   0:00:00.0| 2024.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.034|   -0.034| -41.991|  -42.040|    54.71%|   0:00:00.0| 2024.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.034|   -0.034| -41.955|  -42.004|    54.71%|   0:00:00.0| 2024.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.034|   -0.034| -41.946|  -41.994|    54.71%|   0:00:01.0| 2024.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.034|   -0.034| -41.940|  -41.988|    54.71%|   0:00:00.0| 2024.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.034|   -0.034| -41.931|  -41.979|    54.72%|   0:00:00.0| 2024.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.034|   -0.034| -41.900|  -41.948|    54.72%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.034|   -0.034| -41.896|  -41.944|    54.72%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.034|   -0.034| -41.887|  -41.936|    54.72%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product0_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product0_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product2_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product0_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product0_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product2_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product5_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_2__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product0_reg_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product0_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product2_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product6_reg_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.033|   -0.033| -40.358|  -40.406|    54.72%|   0:00:16.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.033|   -0.033| -40.348|  -40.396|    54.72%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.033|   -0.033| -40.251|  -40.299|    54.73%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.033|   -0.033| -40.247|  -40.295|    54.73%|   0:00:01.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.033|   -0.033| -39.994|  -40.042|    54.75%|   0:00:01.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.033|   -0.033| -39.905|  -39.953|    54.76%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.033|   -0.033| -39.894|  -39.942|    54.76%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.033|   -0.033| -39.881|  -39.929|    54.76%|   0:00:00.0| 2019.3M|        NA|       NA| NA                                                 |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product0_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product2_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product0_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product2_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product1_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product3_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product0_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product7_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product6_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product2_reg_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_4__mac_col_inst_mac_8in_instance_product7_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product5_reg_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product1_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product5_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_7__mac_col_inst_mac_8in_instance_product6_reg_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_6__mac_col_inst_mac_8in_instance_product1_reg_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product3_reg_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_8in_instance_product5_reg_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.034|   -0.034| -38.822|  -38.870|    54.76%|   0:00:13.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.034|   -0.034| -38.648|  -38.696|    54.76%|   0:00:01.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.034|   -0.034| -38.722|  -38.770|    54.77%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.032|   -0.032| -38.607|  -38.655|    54.77%|   0:00:02.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.032|   -0.032| -38.604|  -38.652|    54.77%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.033|   -0.033| -38.493|  -38.541|    54.79%|   0:00:01.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.033|   -0.033| -38.447|  -38.495|    54.80%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.033|   -0.033| -38.439|  -38.487|    54.81%|   0:00:00.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.033|   -0.033| -38.439|  -38.487|    54.81%|   0:00:01.0| 2019.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:21 real=0:04:21 mem=2019.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.026|   -0.033|  -0.048|  -38.487|    54.81%|   0:00:00.0| 2019.3M|   WC_VIEW|  default| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_key_q_reg_17_/E                             |
|   0.000|   -0.033|   0.000|  -38.439|    54.81%|   0:00:00.0| 2019.3M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_69_/D        |
|   0.002|   -0.033|   0.000|  -38.439|    54.81%|   0:00:00.0| 2076.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_23_/D        |
|   0.009|   -0.033|   0.000|  -38.439|    54.81%|   0:00:01.0| 2076.5M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_108_/D       |
|   0.010|   -0.033|   0.000|  -38.441|    54.82%|   0:00:00.0| 2076.5M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_48_/D            |
|   0.011|   -0.033|   0.000|  -38.441|    54.82%|   0:00:01.0| 2076.5M|   WC_VIEW|  default| core_instance_qmem_instance_Q_reg_36_/D            |
|   0.017|   -0.033|   0.000|  -38.441|    54.82%|   0:00:00.0| 2076.5M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_42_/D            |
|   0.017|   -0.033|   0.000|  -38.441|    54.82%|   0:00:00.0| 2076.5M|   WC_VIEW|  default| core_instance_kmem_instance_Q_reg_42_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=2076.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:23 real=0:04:23 mem=2076.5M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2reg   |-0.033|-38.441|
|HEPG      |-0.033|-38.441|
|All Paths |-0.033|-38.441|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -38.441 Density 54.82
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:46:24.2/0:47:07.8 (1.0), mem = 2076.5M
(I,S,L,T): WC_VIEW: 106.97, 24.7892, 1.35462, 133.114
Reclaim Optimization WNS Slack -0.033  TNS Slack -38.441 Density 54.82
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.82%|        -|  -0.033| -38.441|   0:00:00.0| 2076.5M|
|    54.77%|       79|  -0.033| -38.443|   0:00:02.0| 2076.5M|
|    54.58%|      584|  -0.032| -38.178|   0:00:06.0| 2076.5M|
|    54.57%|       55|  -0.032| -38.178|   0:00:01.0| 2076.5M|
|    54.57%|        1|  -0.032| -38.178|   0:00:01.0| 2076.5M|
|    54.57%|        0|  -0.032| -38.178|   0:00:00.0| 2076.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.032  TNS Slack -38.178 Density 54.57
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:11.6) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 106.652, 24.6712, 1.34148, 132.665
*** AreaOpt [finish] : cpu/real = 0:00:11.8/0:00:11.8 (1.0), totSession cpu/real = 0:46:36.0/0:47:19.6 (1.0), mem = 2076.5M
End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1972.49M, totSessionCpu=0:46:36).
*** Starting refinePlace (0:46:36 mem=1972.5M) ***
Total net bbox length = 4.449e+05 (1.990e+05 2.459e+05) (ext = 1.527e+04)
Move report: Timing Driven Placement moves 3262 insts, mean move: 4.04 um, max move: 49.00 um
	Max move on inst (FE_RC_2425_0): (260.20, 292.60) --> (269.60, 253.00)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2074.8MB
Move report: Detail placement moves 7503 insts, mean move: 1.19 um, max move: 9.00 um
	Max move on inst (FE_RC_2968_0): (46.40, 208.00) --> (55.40, 208.00)
	Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 2074.8MB
Summary Report:
Instances move: 8485 (out of 34753 movable)
Instances flipped: 2432
Mean displacement: 2.44 um
Max displacement: 48.80 um (Instance: FE_RC_2425_0) (260.2, 292.6) -> (269.4, 253)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 4.355e+05 (1.910e+05 2.445e+05) (ext = 1.527e+04)
Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 2074.8MB
*** Finished refinePlace (0:46:44 mem=2074.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2074.8M)


Density : 0.5457
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.9 real=0:00:09.0 mem=2074.8M) ***
** GigaOpt Optimizer WNS Slack -0.039 TNS Slack -39.388 Density 54.57
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.039|   -0.039| -39.388|  -39.388|    54.57%|   0:00:00.0| 2074.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.036|   -0.036| -39.053|  -39.053|    54.58%|   0:00:07.0| 2066.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.8 real=0:00:07.0 mem=2066.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -0.036|   0.000|  -39.053|    54.58%|   0:00:01.0| 2066.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_119_/D       |
|   0.008|   -0.036|   0.000|  -39.053|    54.59%|   0:00:00.0| 2066.8M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_66_/D        |
|   0.011|   -0.036|   0.000|  -39.053|    54.59%|   0:00:01.0| 2082.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_66_/D        |
|   0.017|   -0.036|   0.000|  -39.053|    54.59%|   0:00:01.0| 2082.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_147_/D       |
|   0.017|   -0.036|   0.000|  -39.053|    54.59%|   0:00:00.0| 2082.9M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_147_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:03.0 mem=2082.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.3 real=0:00:10.0 mem=2082.9M) ***
*** Starting refinePlace (0:46:56 mem=2082.9M) ***
Total net bbox length = 4.364e+05 (1.913e+05 2.451e+05) (ext = 1.527e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2082.9MB
Summary Report:
Instances move: 0 (out of 34763 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.364e+05 (1.913e+05 2.451e+05) (ext = 1.527e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2082.9MB
*** Finished refinePlace (0:46:57 mem=2082.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2082.9M)


Density : 0.5459
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2082.9M) ***
** GigaOpt Optimizer WNS Slack -0.036 TNS Slack -39.053 Density 54.59
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2reg   |-0.036|-39.053|
|HEPG      |-0.036|-39.053|
|All Paths |-0.036|-39.053|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 190 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:26:44 real=0:26:42 mem=2082.9M) ***

(I,S,L,T): WC_VIEW: 106.667, 24.6595, 1.3424, 132.669
*** SetupOpt [finish] : cpu/real = 0:26:54.8/0:26:53.4 (1.0), totSession cpu/real = 0:46:58.4/0:47:42.0 (1.0), mem = 2047.8M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.036
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:46:59.0/0:47:42.5 (1.0), mem = 1909.8M
(I,S,L,T): WC_VIEW: 106.667, 24.6595, 1.3424, 132.669
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.036 TNS Slack -39.053 Density 54.59
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2reg   |-0.036|-39.053|
|HEPG      |-0.036|-39.053|
|All Paths |-0.036|-39.053|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.036|   -0.036| -39.053|  -39.053|    54.59%|   0:00:00.0| 1946.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.036|   -0.036| -33.840|  -33.840|    54.63%|   0:03:15.0| 1989.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.036|   -0.036| -33.320|  -33.320|    54.63%|   0:00:00.0| 1989.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.036|   -0.036| -30.842|  -30.842|    54.81%|   0:00:25.0| 1989.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.036|   -0.036| -29.688|  -29.688|    54.81%|   0:00:01.0| 1989.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.036|   -0.036| -28.620|  -28.620|    54.86%|   0:00:38.0| 1989.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.036|   -0.036| -28.536|  -28.536|    54.89%|   0:00:13.0| 1989.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.036|   -0.036| -25.003|  -25.003|    54.94%|   0:02:03.0| 1989.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.036|   -0.036| -24.171|  -24.171|    54.94%|   0:00:04.0| 1989.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.036|   -0.036| -22.799|  -22.799|    54.95%|   0:01:06.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.036|   -0.036| -22.781|  -22.781|    54.95%|   0:00:00.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.036|   -0.036| -19.841|  -19.841|    55.09%|   0:00:15.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.036|   -0.036| -19.167|  -19.167|    55.09%|   0:00:48.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.036|   -0.036| -19.031|  -19.031|    55.18%|   0:00:07.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.036|   -0.036| -18.211|  -18.211|    55.18%|   0:00:01.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.036|   -0.036| -18.169|  -18.169|    55.18%|   0:00:16.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.036|   -0.036| -17.698|  -17.698|    55.22%|   0:00:02.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.036|   -0.036| -17.340|  -17.340|    55.28%|   0:00:12.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_12_/D     |
|  -0.036|   -0.036| -17.316|  -17.316|    55.28%|   0:00:00.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.036|   -0.036| -17.117|  -17.117|    55.29%|   0:00:04.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.036|   -0.036| -17.010|  -17.010|    55.29%|   0:00:01.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.036|   -0.036| -16.923|  -16.923|    55.37%|   0:00:02.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.036|   -0.036| -16.920|  -16.920|    55.37%|   0:00:01.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.036|   -0.036| -16.919|  -16.919|    55.44%|   0:00:15.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.036|   -0.036| -16.868|  -16.868|    55.45%|   0:00:22.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.036|   -0.036| -16.811|  -16.811|    55.45%|   0:00:01.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product3_reg_reg_14_/D     |
|  -0.036|   -0.036| -16.797|  -16.797|    55.53%|   0:00:02.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.036|   -0.036| -16.796|  -16.796|    55.54%|   0:00:01.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_10_/D                                      |
|  -0.036|   -0.036| -16.770|  -16.770|    55.60%|   0:00:21.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.036|   -0.036| -16.768|  -16.768|    55.64%|   0:00:01.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.036|   -0.036| -16.754|  -16.754|    55.68%|   0:00:11.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_10_/D     |
|  -0.036|   -0.036| -16.747|  -16.747|    55.69%|   0:00:02.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.036|   -0.036| -16.747|  -16.747|    55.71%|   0:00:02.0| 1991.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:53 real=0:10:52 mem=1991.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:53 real=0:10:52 mem=1991.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2reg   |-0.036|-16.747|
|HEPG      |-0.036|-16.747|
|All Paths |-0.036|-16.747|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.036 TNS Slack -16.747 Density 55.71
*** Starting refinePlace (0:58:02 mem=1991.2M) ***
Total net bbox length = 4.435e+05 (1.952e+05 2.482e+05) (ext = 1.527e+04)
Move report: Timing Driven Placement moves 7194 insts, mean move: 3.97 um, max move: 65.00 um
	Max move on inst (FE_RC_2611_0): (437.60, 238.60) --> (435.60, 301.60)
	Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 2106.3MB
Move report: Detail placement moves 11280 insts, mean move: 0.93 um, max move: 9.00 um
	Max move on inst (FE_OCPC1967_core_instance_mac_array_instance_q_temp_213): (256.00, 190.00) --> (265.00, 190.00)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:05.0 MEM: 2106.3MB
Summary Report:
Instances move: 13491 (out of 35795 movable)
Instances flipped: 477
Mean displacement: 2.65 um
Max displacement: 65.80 um (Instance: FE_RC_2611_0) (437.6, 238.6) -> (434.8, 301.6)
	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
Total net bbox length = 4.395e+05 (1.929e+05 2.466e+05) (ext = 1.527e+04)
Runtime: CPU: 0:00:09.3 REAL: 0:00:09.0 MEM: 2106.3MB
*** Finished refinePlace (0:58:11 mem=2106.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2106.3M)


Density : 0.5571
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.8 real=0:00:11.0 mem=2106.3M) ***
** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -20.093 Density 55.71
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2reg   |-0.042|-20.093|
|HEPG      |-0.042|-20.093|
|All Paths |-0.042|-20.093|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 240 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:11:05 real=0:11:04 mem=2106.3M) ***

(I,S,L,T): WC_VIEW: 107.674, 25.5456, 1.39724, 134.617
*** SetupOpt [finish] : cpu/real = 0:11:14.1/0:11:13.5 (1.0), totSession cpu/real = 0:58:13.1/0:58:56.0 (1.0), mem = 2071.2M
End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:58:13.9/0:58:56.8 (1.0), mem = 1961.3M
(I,S,L,T): WC_VIEW: 107.674, 25.5456, 1.39724, 134.617
Reclaim Optimization WNS Slack -0.042  TNS Slack -20.093 Density 55.71
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.71%|        -|  -0.042| -20.093|   0:00:00.0| 1961.3M|
|    55.71%|       36|  -0.042| -20.093|   0:00:01.0| 1999.4M|
|    55.49%|      262|  -0.042| -20.032|   0:00:03.0| 1999.4M|
|    54.95%|     1418|  -0.039| -19.225|   0:00:11.0| 1999.4M|
|    54.91%|      163|  -0.039| -19.220|   0:00:02.0| 1999.4M|
|    54.91%|       11|  -0.039| -19.220|   0:00:01.0| 1999.4M|
|    54.91%|        0|  -0.039| -19.220|   0:00:00.0| 1999.4M|
|    54.91%|        1|  -0.039| -19.220|   0:00:01.0| 1999.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.039  TNS Slack -19.220 Density 54.91
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:20.4) (real = 0:00:21.0) **
*** Starting refinePlace (0:58:35 mem=2015.4M) ***
Total net bbox length = 4.386e+05 (1.928e+05 2.458e+05) (ext = 1.527e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2015.4MB
Summary Report:
Instances move: 0 (out of 35515 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.386e+05 (1.928e+05 2.458e+05) (ext = 1.527e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2015.4MB
*** Finished refinePlace (0:58:36 mem=2015.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2015.4M)


Density : 0.5491
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2015.4M) ***
(I,S,L,T): WC_VIEW: 106.616, 25.1621, 1.3518, 133.13
*** AreaOpt [finish] : cpu/real = 0:00:22.6/0:00:22.6 (1.0), totSession cpu/real = 0:58:36.5/0:59:19.4 (1.0), mem = 2015.4M
End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:23, mem=1942.36M, totSessionCpu=0:58:37).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:58:37.3/0:59:20.2 (1.0), mem = 1942.4M
(I,S,L,T): WC_VIEW: 106.616, 25.1621, 1.3518, 133.13
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    11|    -0.05|     2|     2|    -0.00|     0|     0|     0|     0|    -0.04|   -19.24|       0|       0|       0|  54.91|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|   -19.24|       0|       0|       4|  54.91| 0:00:00.0|  1999.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|   -19.24|       0|       0|       0|  54.91| 0:00:00.0|  1999.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1999.6M) ***

*** Starting refinePlace (0:58:42 mem=2015.6M) ***
Total net bbox length = 4.386e+05 (1.928e+05 2.458e+05) (ext = 1.527e+04)
Move report: Detail placement moves 2 insts, mean move: 1.90 um, max move: 3.60 um
	Max move on inst (U25499): (43.00, 323.20) --> (43.00, 319.60)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2018.7MB
Summary Report:
Instances move: 2 (out of 35515 movable)
Instances flipped: 0
Mean displacement: 1.90 um
Max displacement: 3.60 um (Instance: U25499) (43, 323.2) -> (43, 319.6)
	Length: 10 sites, height: 1 rows, site name: core, cell type: CKMUX2D1
Total net bbox length = 4.386e+05 (1.928e+05 2.458e+05) (ext = 1.527e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2018.7MB
*** Finished refinePlace (0:58:43 mem=2018.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2018.7M)


Density : 0.5491
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=2018.7M) ***
(I,S,L,T): WC_VIEW: 106.616, 25.1623, 1.35186, 133.13
*** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:58:44.4/0:59:27.3 (1.0), mem = 1983.6M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 0:53:02, real = 0:52:58, mem = 1559.2M, totSessionCpu=0:58:46 **
**optDesign ... cpu = 0:53:02, real = 0:52:58, mem = 1557.2M, totSessionCpu=0:58:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=1942.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1942.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=1952.6M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1952.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.039  | -0.039  |  0.002  |
|           TNS (ns):| -19.243 | -19.243 |  0.000  |
|    Violating Paths:|  1223   |  1223   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.912%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1952.6M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1558.62MB/3095.47MB/1640.94MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1558.88MB/3095.47MB/1640.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1558.88MB/3095.47MB/1640.94MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT)
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT): 10%
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT): 20%
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT): 30%
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT): 40%
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT): 50%
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT): 60%
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT): 70%
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT): 80%
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT): 90%

Finished Levelizing
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT)

Starting Activity Propagation
2023-Mar-04 22:27:44 (2023-Mar-05 06:27:44 GMT)
2023-Mar-04 22:27:45 (2023-Mar-05 06:27:45 GMT): 10%
2023-Mar-04 22:27:45 (2023-Mar-05 06:27:45 GMT): 20%

Finished Activity Propagation
2023-Mar-04 22:27:45 (2023-Mar-05 06:27:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1560.43MB/3095.47MB/1640.94MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 22:27:45 (2023-Mar-05 06:27:45 GMT)
 ... Calculating switching power
2023-Mar-04 22:27:46 (2023-Mar-05 06:27:46 GMT): 10%
2023-Mar-04 22:27:46 (2023-Mar-05 06:27:46 GMT): 20%
2023-Mar-04 22:27:46 (2023-Mar-05 06:27:46 GMT): 30%
2023-Mar-04 22:27:46 (2023-Mar-05 06:27:46 GMT): 40%
2023-Mar-04 22:27:46 (2023-Mar-05 06:27:46 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 22:27:46 (2023-Mar-05 06:27:46 GMT): 60%
2023-Mar-04 22:27:47 (2023-Mar-05 06:27:47 GMT): 70%
2023-Mar-04 22:27:48 (2023-Mar-05 06:27:48 GMT): 80%
2023-Mar-04 22:27:48 (2023-Mar-05 06:27:48 GMT): 90%

Finished Calculating power
2023-Mar-04 22:27:49 (2023-Mar-05 06:27:49 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1560.43MB/3095.47MB/1640.94MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1560.43MB/3095.47MB/1640.94MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1560.43MB/3095.47MB/1640.94MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1560.43MB/3095.47MB/1640.94MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 22:27:49 (2023-Mar-05 06:27:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      106.63617121 	   79.8452%
Total Switching Power:      25.53324047 	   19.1183%
Total Leakage Power:         1.38417954 	    1.0364%
Total Power:               133.55359113
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         84.82       2.857      0.6011       88.28        66.1
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05   1.309e-05
Combinational                      21.82       22.68       0.783       45.28        33.9
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              106.6       25.53       1.384       133.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      106.6       25.53       1.384       133.6         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: FE_OCPC1871_core_instance_array_out_140 (BUFFD16):          0.05599
*              Highest Leakage Power:                    U12720 (FA1D4):        0.0002637
*                Total Cap:      2.08972e-10 F
*                Total instances in design: 35515
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1573.05MB/3102.47MB/1640.94MB)


Phase 1 finished in (cpu = 0:00:43.5) (real = 0:00:44.0) **

Phase 2 finished in (cpu = 0:00:09.9) (real = 0:00:10.0) **
Finished Timing Update in (cpu = 0:00:57.0) (real = 0:00:57.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:01:30 mem=2081.0M) ***
Total net bbox length = 4.400e+05 (1.941e+05 2.458e+05) (ext = 1.527e+04)
Move report: Detail placement moves 632 insts, mean move: 1.57 um, max move: 7.80 um
	Max move on inst (U22832): (338.00, 371.80) --> (335.60, 377.20)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2081.0MB
Summary Report:
Instances move: 632 (out of 35515 movable)
Instances flipped: 0
Mean displacement: 1.57 um
Max displacement: 7.80 um (Instance: U22832) (338, 371.8) -> (335.6, 377.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
Total net bbox length = 4.409e+05 (1.946e+05 2.463e+05) (ext = 1.527e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2081.0MB
*** Finished refinePlace (1:01:31 mem=2081.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2081.0M)


Density : 0.5351
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt TNS recovery
Checking setup slack degradation ...
End: GigaOpt TNS recovery
*** Starting refinePlace (1:03:55 mem=2100.1M) ***
Total net bbox length = 4.416e+05 (1.947e+05 2.469e+05) (ext = 1.527e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2100.1MB
Summary Report:
Instances move: 0 (out of 35613 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.416e+05 (1.947e+05 2.469e+05) (ext = 1.527e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2100.1MB
*** Finished refinePlace (1:03:56 mem=2100.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2100.1M)


Density : 0.5425
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:03:56.5/1:04:39.1 (1.0), mem = 2100.1M
(I,S,L,T): WC_VIEW: 105.803, 24.7212, 1.31906, 131.844
Reclaim Optimization WNS Slack -0.046  TNS Slack -31.703 Density 54.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.25%|        -|  -0.046| -31.703|   0:00:00.0| 2100.1M|
|    54.25%|        0|  -0.046| -31.703|   0:00:00.0| 2100.1M|
|    54.25%|      270|  -0.046| -32.093|   0:00:11.0| 2100.1M|
|    54.22%|       79|  -0.045| -32.074|   0:00:16.0| 2092.1M|
|    54.22%|        2|  -0.045| -32.074|   0:00:00.0| 2092.1M|
|    54.21%|       61|  -0.045| -32.090|   0:00:08.0| 2092.1M|
|    54.21%|       26|  -0.045| -32.088|   0:00:08.0| 2092.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.045  TNS Slack -32.094 Density 54.21
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:45.4) (real = 0:00:45.0) **
(I,S,L,T): WC_VIEW: 105.771, 24.6719, 1.31757, 131.76
*** PowerOpt [finish] : cpu/real = 0:00:45.6/0:00:45.6 (1.0), totSession cpu/real = 1:04:42.1/1:05:24.7 (1.0), mem = 2092.1M
*** Starting refinePlace (1:04:43 mem=2092.1M) ***
Total net bbox length = 4.413e+05 (1.948e+05 2.464e+05) (ext = 1.537e+04)
Move report: Detail placement moves 61 insts, mean move: 0.95 um, max move: 3.40 um
	Max move on inst (U14545): (266.20, 226.00) --> (267.80, 224.20)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2092.1MB
Summary Report:
Instances move: 61 (out of 35516 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 3.40 um (Instance: U14545) (266.2, 226) -> (267.8, 224.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.413e+05 (1.948e+05 2.465e+05) (ext = 1.537e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2092.1MB
*** Finished refinePlace (1:04:43 mem=2092.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2092.1M)


Density : 0.5421
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2092.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:04:45.5/1:05:28.1 (1.0), mem = 2092.1M
(I,S,L,T): WC_VIEW: 105.771, 24.6719, 1.31757, 131.76
Info: 1 clock net  excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -32.094 Density 54.21
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.045|-32.094|
|HEPG      |-0.045|-32.094|
|All Paths |-0.045|-32.094|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.045|   -0.045| -32.094|  -32.094|    54.21%|   0:00:00.0| 2101.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -31.691|  -31.691|    54.22%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -31.425|  -31.425|    54.22%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -31.079|  -31.079|    54.23%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -31.079|  -31.079|    54.23%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=2139.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=2139.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.045|-31.079|
|HEPG      |-0.045|-31.079|
|All Paths |-0.045|-31.079|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -31.079 Density 54.23
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.045|-31.079|
|HEPG      |-0.045|-31.079|
|All Paths |-0.045|-31.079|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2139.8M) ***

(I,S,L,T): WC_VIEW: 105.805, 24.6914, 1.31844, 131.815
*** SetupOpt [finish] : cpu/real = 0:00:10.3/0:00:10.3 (1.0), totSession cpu/real = 1:04:55.8/1:05:38.4 (1.0), mem = 2130.3M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:04:56.3/1:05:38.9 (1.0), mem = 2130.3M
(I,S,L,T): WC_VIEW: 105.805, 24.6914, 1.31844, 131.815
Info: 1 clock net  excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -31.079 Density 54.23
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.045|-31.079|
|HEPG      |-0.045|-31.079|
|All Paths |-0.045|-31.079|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.045|   -0.045| -31.079|  -31.079|    54.23%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -30.981|  -30.981|    54.23%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -29.917|  -29.917|    54.24%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -28.350|  -28.350|    54.26%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -27.888|  -27.888|    54.27%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -27.474|  -27.474|    54.27%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -27.435|  -27.435|    54.28%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -27.208|  -27.208|    54.28%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -26.608|  -26.608|    54.30%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -26.388|  -26.388|    54.30%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -26.179|  -26.179|    54.31%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -26.164|  -26.165|    54.31%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -26.136|  -26.136|    54.31%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -25.986|  -25.986|    54.33%|   0:00:02.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.045|   -0.045| -25.965|  -25.965|    54.35%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.045|   -0.045| -25.933|  -25.933|    54.36%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.045|   -0.045| -25.927|  -25.927|    54.36%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.045|   -0.045| -25.909|  -25.909|    54.36%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.045|   -0.045| -25.906|  -25.906|    54.37%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.045|   -0.045| -25.908|  -25.908|    54.37%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.045|   -0.045| -25.908|  -25.908|    54.37%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.0 real=0:00:11.0 mem=2139.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:11.4 real=0:00:11.0 mem=2139.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.045|-25.908|
|HEPG      |-0.045|-25.908|
|All Paths |-0.045|-25.908|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -25.908 Density 54.37
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.045|-25.908|
|HEPG      |-0.045|-25.908|
|All Paths |-0.045|-25.908|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:11.9 real=0:00:12.0 mem=2139.8M) ***

(I,S,L,T): WC_VIEW: 106.032, 24.8276, 1.32551, 132.185
*** SetupOpt [finish] : cpu/real = 0:00:20.1/0:00:20.1 (1.0), totSession cpu/real = 1:05:16.3/1:05:59.0 (1.0), mem = 2130.3M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:05:17 mem=2130.3M) ***
Total net bbox length = 4.413e+05 (1.948e+05 2.465e+05) (ext = 1.537e+04)
Move report: Detail placement moves 291 insts, mean move: 1.91 um, max move: 10.60 um
	Max move on inst (U10987): (511.00, 247.60) --> (514.40, 240.40)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2130.3MB
Summary Report:
Instances move: 291 (out of 35516 movable)
Instances flipped: 0
Mean displacement: 1.91 um
Max displacement: 10.60 um (Instance: U10987) (511, 247.6) -> (514.4, 240.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D1
Total net bbox length = 4.418e+05 (1.951e+05 2.467e+05) (ext = 1.537e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2130.3MB
*** Finished refinePlace (1:05:18 mem=2130.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2130.3M)


Density : 0.5437
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.0 real=0:00:03.0 mem=2130.3M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:05:19.1/1:06:01.7 (1.0), mem = 2130.3M
(I,S,L,T): WC_VIEW: 106.032, 24.8293, 1.32551, 132.187
Info: 1 clock net  excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -25.966 Density 54.37
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.045|-25.966|
|HEPG      |-0.045|-25.966|
|All Paths |-0.045|-25.966|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.045|   -0.045| -25.966|  -25.966|    54.37%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.045|   -0.045| -25.487|  -25.487|    54.38%|   0:00:07.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.045|   -0.045| -25.160|  -25.160|    54.39%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.045|   -0.045| -25.128|  -25.128|    54.39%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.045|   -0.045| -25.051|  -25.051|    54.39%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.045|   -0.045| -24.898|  -24.899|    54.39%|   0:00:03.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.045|   -0.045| -24.659|  -24.659|    54.40%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.045|   -0.045| -24.650|  -24.650|    54.40%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.045|   -0.045| -24.646|  -24.646|    54.40%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.045|   -0.045| -24.646|  -24.646|    54.40%|   0:00:01.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=2139.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:12.1 real=0:00:12.0 mem=2139.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.045|-24.646|
|HEPG      |-0.045|-24.646|
|All Paths |-0.045|-24.646|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -24.646 Density 54.40
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -24.646 Density 54.40
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.045|-24.646|
|HEPG      |-0.045|-24.646|
|All Paths |-0.045|-24.646|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:12.9 real=0:00:13.0 mem=2139.8M) ***

(I,S,L,T): WC_VIEW: 106.084, 24.8747, 1.32675, 132.286
*** SetupOpt [finish] : cpu/real = 0:00:21.2/0:00:21.2 (1.0), totSession cpu/real = 1:05:40.3/1:06:22.9 (1.0), mem = 2130.3M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:05:41.1/1:06:23.7 (1.0), mem = 2130.3M
(I,S,L,T): WC_VIEW: 106.084, 24.8747, 1.32675, 132.286
Info: 1 clock net  excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -24.646 Density 54.40
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.045|-24.646|
|HEPG      |-0.045|-24.646|
|All Paths |-0.045|-24.646|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.045|   -0.045| -24.646|  -24.646|    54.40%|   0:00:00.0| 2139.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.044|   -0.044| -24.330|  -24.330|    54.41%|   0:00:12.0| 2131.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.044|   -0.044| -24.383|  -24.383|    54.42%|   0:00:07.0| 2131.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.044|   -0.044| -24.373|  -24.374|    54.42%|   0:00:00.0| 2131.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
|  -0.044|   -0.044| -24.331|  -24.331|    54.42%|   0:00:01.0| 2131.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.044|   -0.044| -24.331|  -24.331|    54.43%|   0:00:01.0| 2131.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.1 real=0:00:21.0 mem=2131.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:21.4 real=0:00:21.0 mem=2131.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.044|-24.331|
|HEPG      |-0.044|-24.331|
|All Paths |-0.044|-24.331|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.044 TNS Slack -24.331 Density 54.43
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.000| -0.000|
|reg2reg   |-0.044|-24.331|
|HEPG      |-0.044|-24.331|
|All Paths |-0.044|-24.331|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:21.9 real=0:00:22.0 mem=2131.3M) ***

(I,S,L,T): WC_VIEW: 106.126, 24.8987, 1.32806, 132.353
*** SetupOpt [finish] : cpu/real = 0:00:30.1/0:00:30.0 (1.0), totSession cpu/real = 1:06:11.1/1:06:53.7 (1.0), mem = 2121.8M
End: GigaOpt TNS recovery
*** Starting refinePlace (1:06:12 mem=2121.8M) ***
Total net bbox length = 4.419e+05 (1.951e+05 2.468e+05) (ext = 1.537e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2121.8MB
Summary Report:
Instances move: 0 (out of 35528 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.419e+05 (1.951e+05 2.468e+05) (ext = 1.537e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2121.8MB
*** Finished refinePlace (1:06:12 mem=2121.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2121.8M)


Density : 0.5443
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2121.8M) ***
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:06:13.3/1:06:55.9 (1.0), mem = 2121.8M
(I,S,L,T): WC_VIEW: 106.126, 24.8987, 1.32806, 132.353
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.044|   -0.044| -24.331|  -24.331|    54.43%|   0:00:00.0| 2131.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2131.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=2131.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 203 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 106.126, 24.8987, 1.32806, 132.353
*** SetupOpt [finish] : cpu/real = 0:00:09.5/0:00:09.4 (1.0), totSession cpu/real = 1:06:22.8/1:07:05.3 (1.0), mem = 2121.8M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1646.97MB/3265.30MB/1654.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1646.97MB/3265.30MB/1654.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1646.97MB/3265.30MB/1654.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT)
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 10%
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 20%
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 30%
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 40%
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 50%
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 60%
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 70%
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 80%
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 90%

Finished Levelizing
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT)

Starting Activity Propagation
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT)
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 10%
2023-Mar-04 22:35:19 (2023-Mar-05 06:35:19 GMT): 20%

Finished Activity Propagation
2023-Mar-04 22:35:20 (2023-Mar-05 06:35:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1647.92MB/3265.30MB/1654.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 22:35:20 (2023-Mar-05 06:35:20 GMT)
 ... Calculating switching power
2023-Mar-04 22:35:20 (2023-Mar-05 06:35:20 GMT): 10%
2023-Mar-04 22:35:20 (2023-Mar-05 06:35:20 GMT): 20%
2023-Mar-04 22:35:20 (2023-Mar-05 06:35:20 GMT): 30%
2023-Mar-04 22:35:21 (2023-Mar-05 06:35:21 GMT): 40%
2023-Mar-04 22:35:21 (2023-Mar-05 06:35:21 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 22:35:21 (2023-Mar-05 06:35:21 GMT): 60%
2023-Mar-04 22:35:22 (2023-Mar-05 06:35:22 GMT): 70%
2023-Mar-04 22:35:22 (2023-Mar-05 06:35:22 GMT): 80%
2023-Mar-04 22:35:23 (2023-Mar-05 06:35:23 GMT): 90%

Finished Calculating power
2023-Mar-04 22:35:24 (2023-Mar-05 06:35:24 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1647.92MB/3265.30MB/1654.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1647.92MB/3265.30MB/1654.20MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1647.92MB/3265.30MB/1654.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1647.92MB/3265.30MB/1654.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 22:35:24 (2023-Mar-05 06:35:24 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      105.53136990 	   80.0748%
Total Switching Power:      24.90146343 	   18.8947%
Total Leakage Power:         1.35811999 	    1.0305%
Total Power:               131.79095330
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         84.51       2.839      0.5925       87.95       66.73
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05   1.326e-05
Combinational                      21.02       22.06      0.7656       43.85       33.27
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              105.5        24.9       1.358       131.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      105.5        24.9       1.358       131.8         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: FE_OCPC1868_core_instance_array_out_109 (BUFFD12):          0.04695
*              Highest Leakage Power:                     U7140 (FA1D4):        0.0002622
*                Total Cap:      2.06719e-10 F
*                Total instances in design: 35528
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1650.50MB/3265.30MB/1654.20MB)

** Power Reclaim End WNS Slack -0.044  TNS Slack -24.331 
End: Power Optimization (cpu=0:07:35, real=0:07:35, mem=1946.42M, totSessionCpu=1:06:30).
**optDesign ... cpu = 1:00:45, real = 1:00:42, mem = 1577.2M, totSessionCpu=1:06:30 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=35528 and nets=37147 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1930.906M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:703   (Analysis view: WC_VIEW)
 Advancing count:703, Max:-190.4(ps) Min:-10.0(ps) Total:-45963.1(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1959.30 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1959.30 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37132  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37132 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 203 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.591380e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 36929 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.12% V. EstWL: 5.737986e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       142( 0.14%)        36( 0.04%)   ( 0.18%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              157( 0.02%)        36( 0.01%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.79 sec, Real: 0.79 sec, Curr Mem: 1971.55 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1961.55)
Total number of fetched objects 37135
End delay calculation. (MEM=2020.77 CPU=0:00:05.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2020.77 CPU=0:00:06.7 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.6 real=0:00:09.0 totSessionCpu=1:06:42 mem=2020.8M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1641.85MB/3164.29MB/1654.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1641.85MB/3164.29MB/1654.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1641.85MB/3164.29MB/1654.20MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT)
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 10%
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 20%
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 30%
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 40%
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 50%
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 60%
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 70%
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 80%
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 90%

Finished Levelizing
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT)

Starting Activity Propagation
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT)
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 10%
2023-Mar-04 22:35:38 (2023-Mar-05 06:35:38 GMT): 20%

Finished Activity Propagation
2023-Mar-04 22:35:39 (2023-Mar-05 06:35:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1643.24MB/3164.29MB/1654.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 22:35:39 (2023-Mar-05 06:35:39 GMT)
 ... Calculating switching power
2023-Mar-04 22:35:39 (2023-Mar-05 06:35:39 GMT): 10%
2023-Mar-04 22:35:39 (2023-Mar-05 06:35:39 GMT): 20%
2023-Mar-04 22:35:39 (2023-Mar-05 06:35:39 GMT): 30%
2023-Mar-04 22:35:40 (2023-Mar-05 06:35:40 GMT): 40%
2023-Mar-04 22:35:40 (2023-Mar-05 06:35:40 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 22:35:40 (2023-Mar-05 06:35:40 GMT): 60%
2023-Mar-04 22:35:40 (2023-Mar-05 06:35:40 GMT): 70%
2023-Mar-04 22:35:41 (2023-Mar-05 06:35:41 GMT): 80%
2023-Mar-04 22:35:42 (2023-Mar-05 06:35:42 GMT): 90%

Finished Calculating power
2023-Mar-04 22:35:42 (2023-Mar-05 06:35:42 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=1643.24MB/3164.29MB/1654.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1643.24MB/3164.29MB/1654.20MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1643.24MB/3164.29MB/1654.20MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1643.24MB/3164.29MB/1654.20MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 22:35:43 (2023-Mar-05 06:35:43 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      105.53132092 	   80.0748%
Total Switching Power:      24.90146343 	   18.8947%
Total Leakage Power:         1.35811999 	    1.0305%
Total Power:               131.79090432
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         84.51       2.839      0.5925       87.95       66.73
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05   1.326e-05
Combinational                      21.02       22.06      0.7656       43.85       33.27
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              105.5        24.9       1.358       131.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      105.5        24.9       1.358       131.8         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1646.79MB/3164.29MB/1654.20MB)


Output file is ./timingReports/fullchip_preCTS.power.
**optDesign ... cpu = 1:01:04, real = 1:01:01, mem = 1577.8M, totSessionCpu=1:06:48 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:01:04, real = 1:01:01, mem = 1572.5M, totSessionCpu=1:06:49 **
** Profile ** Start :  cpu=0:00:00.0, mem=1942.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1942.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=1952.8M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1944.8M
** Profile ** DRVs :  cpu=0:00:01.7, mem=1942.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.044  | -0.044  | -0.000  |
|           TNS (ns):| -24.430 | -24.430 | -0.000  |
|    Violating Paths:|  1259   |  1258   |    1    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.427%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1942.8M
**optDesign ... cpu = 1:01:07, real = 1:01:04, mem = 1561.0M, totSessionCpu=1:06:51 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.3731' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 1:06:07, real = 1:06:05, mem = 1879.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/04 22:35:47, mem=1484.3M)
% Begin Save ccopt configuration ... (date=03/04 22:35:48, mem=1484.3M)
% End Save ccopt configuration ... (date=03/04 22:35:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1484.5M, current mem=1484.5M)
% Begin Save netlist data ... (date=03/04 22:35:48, mem=1484.5M)
Writing Binary DB to placement.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/04 22:35:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1484.5M, current mem=1484.5M)
Saving congestion map file placement.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/04 22:35:48, mem=1485.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/04 22:35:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.1M, current mem=1485.1M)
Saving scheduling_file.cts.3731 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/04 22:35:49, mem=1485.4M)
% End Save clock tree data ... (date=03/04 22:35:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.4M, current mem=1485.4M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/04 22:35:49, mem=1485.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/04 22:35:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1485.5M, current mem=1485.5M)
Saving PG file placement.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1879.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/04 22:35:49, mem=1485.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/04 22:35:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.5M, current mem=1485.5M)
% Begin Save routing data ... (date=03/04 22:35:50, mem=1485.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1879.5M) ***
% End Save routing data ... (date=03/04 22:35:50, total cpu=0:00:00.3, real=0:00:00.0, peak res=1485.7M, current mem=1485.7M)
Saving property file placement.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1882.5M) ***
Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/04 22:35:50, mem=1485.7M)
% End Save power constraints data ... (date=03/04 22:35:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.7M, current mem=1485.7M)
Cmin Cmax
Generated self-contained design placement.enc.dat
#% End save design ... (date=03/04 22:35:52, total cpu=0:00:03.0, real=0:00:04.0, peak res=1486.8M, current mem=1486.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox 264.04050 -18.45350 371.76550 82.12950
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./fullchip.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/04 22:36:32, mem=1455.9M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 9392 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 9392 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1893.3M, init mem=1896.6M)
*info: Placed = 35528         
*info: Unplaced = 0           
Placement Density:54.43%(165061/303268)
Placement Density (including fixed std cells):54.43%(165061/303268)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1893.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 303267.600um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       9392
  Delay constrained sinks:     9392
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 9392 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:02.0)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.3 real=0:00:02.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.3 real=0:00:02.3)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-04 22:36:40 (2023-Mar-05 06:36:40 GMT)
2023-Mar-04 22:36:40 (2023-Mar-05 06:36:40 GMT): 10%
2023-Mar-04 22:36:40 (2023-Mar-05 06:36:40 GMT): 20%

Finished Activity Propagation
2023-Mar-04 22:36:41 (2023-Mar-05 06:36:41 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 703 advancing pin insertion delay (7.485% of 9392 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 9392 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1973.62 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1973.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37132  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 37132 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 203 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.591380e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 36929 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.12% V. EstWL: 5.737986e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       142( 0.14%)        36( 0.04%)   ( 0.18%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              157( 0.02%)        36( 0.01%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 129791
[NR-eGR]     M2  (2V) length: 2.474254e+05um, number of vias: 194763
[NR-eGR]     M3  (3H) length: 2.572996e+05um, number of vias: 8174
[NR-eGR]     M4  (4V) length: 6.329521e+04um, number of vias: 2454
[NR-eGR]     M5  (5H) length: 9.889000e+03um, number of vias: 1741
[NR-eGR]     M6  (6V) length: 5.272295e+03um, number of vias: 1277
[NR-eGR]     M7  (7H) length: 3.070000e+03um, number of vias: 1690
[NR-eGR]     M8  (8V) length: 1.309180e+04um, number of vias: 0
[NR-eGR] Total length: 5.993433e+05um, number of vias: 339890
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.279330e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.62 sec, Real: 1.62 sec, Curr Mem: 1936.62 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.7 real=0:00:01.7)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 303267.600um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       9392
  Delay constrained sinks:     9392
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 9392 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:05.1 real=0:00:05.1)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=115, i=0, icg=0, nicg=0, l=0, total=115
      cell areas       : b=1144.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1144.080um^2
      hp wire lengths  : top=0.000um, trunk=3346.800um, leaf=11472.500um, total=14819.300um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 108 CKBD12: 7 
    Bottom-up phase done. (took cpu=0:00:06.2 real=0:00:06.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (1:07:26 mem=1990.5M) ***
Total net bbox length = 4.560e+05 (2.023e+05 2.538e+05) (ext = 1.544e+04)
Move report: Detail placement moves 1545 insts, mean move: 1.07 um, max move: 7.20 um
	Max move on inst (CTS_ccl_buf_00509): (90.00, 202.60) --> (90.00, 195.40)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1990.5MB
Summary Report:
Instances move: 1545 (out of 35643 movable)
Instances flipped: 0
Mean displacement: 1.07 um
Max displacement: 7.20 um (Instance: CTS_ccl_buf_00509) (90, 202.6) -> (90, 195.4)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 4.569e+05 (2.027e+05 2.541e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1990.5MB
*** Finished refinePlace (1:07:28 mem=1990.5M) ***
    Moved 521, flipped 151 and cell swapped 0 of 9507 clock instance(s) during refinement.
    The largest move was 7.2 microns for CTS_ccl_buf_00509.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.3 real=0:00:02.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [3.6,3.96)              6
    [3.96,4.32)             0
    [4.32,4.68)             0
    [4.68,5.04)             0
    [5.04,5.4)              0
    [5.4,5.76)              0
    [5.76,6.12)             0
    [6.12,6.48)             0
    [6.48,6.84)             0
    [6.84,7.2)              1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         7.2         (90.000,202.600)     (90.000,195.400)     CTS_ccl_buf_00509 (a lib_cell CKBD16) at (90.000,195.400), in power domain auto-default
         3.6         (267.600,94.600)     (267.600,91.000)     CTS_ccl_a_buf_00145 (a lib_cell CKBD16) at (267.600,91.000), in power domain auto-default
         3.6         (226.400,94.600)     (226.400,98.200)     CTS_ccl_a_buf_00137 (a lib_cell CKBD16) at (226.400,98.200), in power domain auto-default
         3.6         (90.000,202.600)     (90.000,206.200)     CTS_ccl_a_buf_00502 (a lib_cell CKBD16) at (90.000,206.200), in power domain auto-default
         3.6         (388.600,148.600)    (388.600,145.000)    CTS_ccl_a_buf_00484 (a lib_cell CKBD16) at (388.600,145.000), in power domain auto-default
         3.6         (224.200,94.600)     (224.200,91.000)     CTS_ccl_a_buf_00488 (a lib_cell CKBD16) at (224.200,91.000), in power domain auto-default
         3.6         (326.000,202.600)    (326.000,199.000)    CTS_ccl_buf_00508 (a lib_cell CKBD16) at (326.000,199.000), in power domain auto-default
         0           (109.707,242.917)    (109.707,242.917)    CTS_ccl_a_buf_00458 (a lib_cell CKBD16) at (107.200,242.200), in power domain auto-default
         0           (147.308,260.918)    (147.308,260.918)    CTS_ccl_a_buf_00455 (a lib_cell CKBD16) at (144.800,260.200), in power domain auto-default
         0           (92.507,196.118)     (92.507,196.118)     CTS_ccl_buf_00509 (a lib_cell CKBD16) at (90.000,195.400), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:03.1 real=0:00:03.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=115, i=0, icg=0, nicg=0, l=0, total=115
      cell areas       : b=1144.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1144.080um^2
      cell capacitance : b=0.625pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.625pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.774pF, leaf=6.477pF, total=7.251pF
      wire lengths     : top=0.000um, trunk=5008.499um, leaf=38336.929um, total=43345.428um
      hp wire lengths  : top=0.000um, trunk=3357.600um, leaf=11506.100um, total=14863.700um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns sum=0.005ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=12 avg=0.074ns sd=0.021ns min=0.019ns max=0.098ns {2 <= 0.063ns, 7 <= 0.084ns, 1 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=104 avg=0.092ns sd=0.008ns min=0.034ns max=0.110ns {1 <= 0.063ns, 2 <= 0.084ns, 77 <= 0.094ns, 13 <= 0.100ns, 10 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 108 CKBD12: 7 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.152, max=0.329, avg=0.262, sd=0.020], skew [0.176 vs 0.057*], 94.8% {0.238, 0.295} (wid=0.038 ws=0.031) (gid=0.313 gs=0.171)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.152, max=0.329, avg=0.262, sd=0.020], skew [0.176 vs 0.057*], 94.8% {0.238, 0.295} (wid=0.038 ws=0.031) (gid=0.313 gs=0.171)
    Legalizer API calls during this step: 1854 succeeded with high effort: 1854 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:09.8 real=0:00:09.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       116 (unrouted=116, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 37146 (unrouted=15, trialRouted=37131, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 116 nets for routing of which 116 have one or more fixed wires.
(ccopt eGR): Start to route 116 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1987.18 MB )
[NR-eGR] Read 57048 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1987.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 57048
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37247  numIgnoredNets=37131
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 116 clock nets ( 116 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 116 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 116 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 4.224600e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 105 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 105 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.826760e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 76 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 76 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.054296e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 31 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 31 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.277514e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        31( 0.03%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               31( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130021
[NR-eGR]     M2  (2V) length: 2.383028e+05um, number of vias: 188499
[NR-eGR]     M3  (3H) length: 2.584623e+05um, number of vias: 13226
[NR-eGR]     M4  (4V) length: 7.551761e+04um, number of vias: 3690
[NR-eGR]     M5  (5H) length: 1.355700e+04um, number of vias: 2393
[NR-eGR]     M6  (6V) length: 7.065695e+03um, number of vias: 1279
[NR-eGR]     M7  (7H) length: 3.070400e+03um, number of vias: 1690
[NR-eGR]     M8  (8V) length: 1.309180e+04um, number of vias: 0
[NR-eGR] Total length: 6.090676e+05um, number of vias: 340798
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.251760e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 9622
[NR-eGR]     M2  (2V) length: 8.140800e+03um, number of vias: 11637
[NR-eGR]     M3  (3H) length: 1.664420e+04um, number of vias: 5216
[NR-eGR]     M4  (4V) length: 1.227080e+04um, number of vias: 1236
[NR-eGR]     M5  (5H) length: 3.668000e+03um, number of vias: 652
[NR-eGR]     M6  (6V) length: 1.793400e+03um, number of vias: 2
[NR-eGR]     M7  (7H) length: 4.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.251760e+04um, number of vias: 28365
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.251760e+04um, number of vias: 28365
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.10 sec, Real: 1.11 sec, Curr Mem: 1937.18 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/.rgfJS3jjT
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.3 real=0:00:01.3)
    Routing using eGR only done.
Net route status summary:
  Clock:       116 (unrouted=0, trialRouted=0, noStatus=0, routed=116, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 37146 (unrouted=15, trialRouted=37131, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1959.55 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1959.55 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 116  Num Prerouted Wires = 29213
[NR-eGR] Read numTotalNets=37247  numIgnoredNets=116
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 37131 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 203 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.592100e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 36928 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 5.446386e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       156( 0.16%)        45( 0.05%)         5( 0.01%)   ( 0.21%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        55( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              215( 0.03%)        45( 0.01%)         5( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.76 seconds, mem = 1971.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130021
[NR-eGR]     M2  (2V) length: 2.288837e+05um, number of vias: 186977
[NR-eGR]     M3  (3H) length: 2.480598e+05um, number of vias: 15385
[NR-eGR]     M4  (4V) length: 8.067751e+04um, number of vias: 5106
[NR-eGR]     M5  (5H) length: 2.428200e+04um, number of vias: 2690
[NR-eGR]     M6  (6V) length: 1.160143e+04um, number of vias: 1289
[NR-eGR]     M7  (7H) length: 3.090400e+03um, number of vias: 1694
[NR-eGR]     M8  (8V) length: 1.311840e+04um, number of vias: 0
[NR-eGR] Total length: 6.097132e+05um, number of vias: 343162
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.83 seconds, mem = 1944.8M
End of congRepair (cpu=0:00:01.6, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:01.7 real=0:00:01.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:03.6 real=0:00:03.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=35643 and nets=37262 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1948.082M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=115, i=0, icg=0, nicg=0, l=0, total=115
    cell areas       : b=1144.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1144.080um^2
    cell capacitance : b=0.625pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.625pF
    sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.790pF, leaf=6.646pF, total=7.436pF
    wire lengths     : top=0.000um, trunk=5008.499um, leaf=38336.929um, total=43345.428um
    hp wire lengths  : top=0.000um, trunk=3357.600um, leaf=11506.100um, total=14863.700um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=5, worst=[0.006ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.009ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=12 avg=0.075ns sd=0.022ns min=0.019ns max=0.100ns {2 <= 0.063ns, 6 <= 0.084ns, 1 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=104 avg=0.093ns sd=0.008ns min=0.035ns max=0.111ns {1 <= 0.063ns, 2 <= 0.084ns, 71 <= 0.094ns, 17 <= 0.100ns, 8 <= 0.105ns} {4 <= 0.110ns, 1 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 108 CKBD12: 7 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.154, max=0.331, avg=0.264, sd=0.020], skew [0.177 vs 0.057*], 94.9% {0.239, 0.296} (wid=0.038 ws=0.031) (gid=0.314 gs=0.171)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.154, max=0.331, avg=0.264, sd=0.020], skew [0.177 vs 0.057*], 94.9% {0.239, 0.296} (wid=0.038 ws=0.031) (gid=0.314 gs=0.171)
  CongRepair After Initial Clustering done. (took cpu=0:00:05.1 real=0:00:05.1)
  Stage::Clustering done. (took cpu=0:00:14.9 real=0:00:14.9)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60%     ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=117, i=0, icg=0, nicg=0, l=0, total=117
      cell areas       : b=1164.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1164.240um^2
      cell capacitance : b=0.636pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.636pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=6.646pF, total=7.463pF
      wire lengths     : top=0.000um, trunk=5187.100um, leaf=38342.527um, total=43529.626um
      hp wire lengths  : top=0.000um, trunk=3504.000um, leaf=11614.900um, total=15118.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=13 avg=0.073ns sd=0.025ns min=0.019ns max=0.101ns {3 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=105 avg=0.092ns sd=0.007ns min=0.035ns max=0.105ns {1 <= 0.063ns, 7 <= 0.084ns, 71 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 111 CKBD12: 5 CKBD8: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.154, max=0.349], skew [0.195 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.154, max=0.349], skew [0.195 vs 0.057*]
    Legalizer API calls during this step: 234 succeeded with high effort: 234 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.2 real=0:00:01.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=117, i=0, icg=0, nicg=0, l=0, total=117
      cell areas       : b=1164.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1164.240um^2
      cell capacitance : b=0.636pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.636pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=6.646pF, total=7.463pF
      wire lengths     : top=0.000um, trunk=5187.100um, leaf=38342.527um, total=43529.626um
      hp wire lengths  : top=0.000um, trunk=3504.000um, leaf=11614.900um, total=15118.900um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=13 avg=0.073ns sd=0.025ns min=0.019ns max=0.101ns {3 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=105 avg=0.092ns sd=0.007ns min=0.035ns max=0.105ns {1 <= 0.063ns, 7 <= 0.084ns, 71 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 111 CKBD12: 5 CKBD8: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.154, max=0.349, avg=0.273, sd=0.024], skew [0.195 vs 0.057*], 94.3% {0.246, 0.303} (wid=0.037 ws=0.031) (gid=0.331 gs=0.188)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.154, max=0.349, avg=0.273, sd=0.024], skew [0.195 vs 0.057*], 94.3% {0.246, 0.303} (wid=0.037 ws=0.031) (gid=0.331 gs=0.188)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:01.5 real=0:00:01.5)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=117, i=0, icg=0, nicg=0, l=0, total=117
      cell areas       : b=1164.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1164.240um^2
      cell capacitance : b=0.636pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.636pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=6.646pF, total=7.463pF
      wire lengths     : top=0.000um, trunk=5187.100um, leaf=38342.527um, total=43529.626um
      hp wire lengths  : top=0.000um, trunk=3504.000um, leaf=11614.900um, total=15118.900um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=13 avg=0.073ns sd=0.025ns min=0.019ns max=0.101ns {3 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=105 avg=0.092ns sd=0.007ns min=0.035ns max=0.105ns {1 <= 0.063ns, 7 <= 0.084ns, 71 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 111 CKBD12: 5 CKBD8: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.154, max=0.349], skew [0.195 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.154, max=0.349], skew [0.195 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=117, i=0, icg=0, nicg=0, l=0, total=117
      cell areas       : b=1164.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1164.240um^2
      cell capacitance : b=0.636pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.636pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=6.646pF, total=7.463pF
      wire lengths     : top=0.000um, trunk=5187.100um, leaf=38342.527um, total=43529.626um
      hp wire lengths  : top=0.000um, trunk=3504.000um, leaf=11614.900um, total=15118.900um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=13 avg=0.073ns sd=0.025ns min=0.019ns max=0.101ns {3 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=105 avg=0.092ns sd=0.007ns min=0.035ns max=0.105ns {1 <= 0.063ns, 7 <= 0.084ns, 71 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 111 CKBD12: 5 CKBD8: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.154, max=0.349], skew [0.195 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.154, max=0.349], skew [0.195 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=117, i=0, icg=0, nicg=0, l=0, total=117
      cell areas       : b=1164.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1164.240um^2
      cell capacitance : b=0.636pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.636pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=6.646pF, total=7.463pF
      wire lengths     : top=0.000um, trunk=5187.100um, leaf=38342.527um, total=43529.626um
      hp wire lengths  : top=0.000um, trunk=3504.000um, leaf=11614.900um, total=15118.900um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=13 avg=0.073ns sd=0.025ns min=0.019ns max=0.101ns {3 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=105 avg=0.092ns sd=0.007ns min=0.035ns max=0.105ns {1 <= 0.063ns, 7 <= 0.084ns, 71 <= 0.094ns, 18 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 111 CKBD12: 5 CKBD8: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.154, max=0.349], skew [0.195 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.154, max=0.349], skew [0.195 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=116, i=0, icg=0, nicg=0, l=0, total=116
      cell areas       : b=1164.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1164.960um^2
      cell capacitance : b=0.636pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.636pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.804pF, leaf=6.647pF, total=7.451pF
      wire lengths     : top=0.000um, trunk=5104.099um, leaf=38351.527um, total=43455.626um
      hp wire lengths  : top=0.000um, trunk=3371.000um, leaf=11614.900um, total=14985.900um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=12 avg=0.078ns sd=0.023ns min=0.019ns max=0.101ns {2 <= 0.063ns, 5 <= 0.084ns, 1 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=105 avg=0.091ns sd=0.009ns min=0.035ns max=0.105ns {3 <= 0.063ns, 7 <= 0.084ns, 71 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 114 CKBD12: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.154, max=0.348], skew [0.194 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.154, max=0.348], skew [0.194 vs 0.057*]
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=116, i=0, icg=0, nicg=0, l=0, total=116
      cell areas       : b=1164.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1164.960um^2
      cell capacitance : b=0.636pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.636pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.794pF, leaf=6.655pF, total=7.450pF
      wire lengths     : top=0.000um, trunk=5045.698um, leaf=38399.728um, total=43445.427um
      hp wire lengths  : top=0.000um, trunk=3329.600um, leaf=11658.000um, total=14987.600um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=12 avg=0.077ns sd=0.022ns min=0.019ns max=0.101ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=105 avg=0.091ns sd=0.008ns min=0.039ns max=0.104ns {3 <= 0.063ns, 6 <= 0.084ns, 72 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 114 CKBD12: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.154, max=0.336, avg=0.274, sd=0.023], skew [0.182 vs 0.057*], 94.3% {0.242, 0.299} (wid=0.042 ws=0.037) (gid=0.330 gs=0.187)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.154, max=0.336, avg=0.274, sd=0.023], skew [0.182 vs 0.057*], 94.3% {0.242, 0.299} (wid=0.042 ws=0.037) (gid=0.330 gs=0.187)
    Legalizer API calls during this step: 223 succeeded with high effort: 223 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.4 real=0:00:02.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:18.9 real=0:00:18.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=116, i=0, icg=0, nicg=0, l=0, total=116
      cell areas       : b=1164.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1164.960um^2
      cell capacitance : b=0.636pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.636pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.794pF, leaf=6.655pF, total=7.450pF
      wire lengths     : top=0.000um, trunk=5045.698um, leaf=38399.728um, total=43445.427um
      hp wire lengths  : top=0.000um, trunk=3329.600um, leaf=11658.000um, total=14987.600um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=12 avg=0.077ns sd=0.022ns min=0.019ns max=0.101ns {2 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=105 avg=0.091ns sd=0.008ns min=0.039ns max=0.104ns {3 <= 0.063ns, 6 <= 0.084ns, 72 <= 0.094ns, 17 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 114 CKBD12: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.154, max=0.336], skew [0.182 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.154, max=0.336], skew [0.182 vs 0.057*]
    Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=116, i=0, icg=0, nicg=0, l=0, total=116
      cell areas       : b=1143.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1143.360um^2
      cell capacitance : b=0.625pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.625pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.794pF, leaf=6.655pF, total=7.449pF
      wire lengths     : top=0.000um, trunk=5041.999um, leaf=38399.128um, total=43441.127um
      hp wire lengths  : top=0.000um, trunk=3329.600um, leaf=11658.000um, total=14987.600um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=12 avg=0.082ns sd=0.023ns min=0.018ns max=0.102ns {1 <= 0.063ns, 4 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=105 avg=0.092ns sd=0.007ns min=0.039ns max=0.105ns {1 <= 0.063ns, 4 <= 0.084ns, 72 <= 0.094ns, 18 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 106 CKBD12: 8 CKBD8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.188, max=0.335], skew [0.148 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.188, max=0.335], skew [0.148 vs 0.057*]
    Legalizer API calls during this step: 251 succeeded with high effort: 251 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.7 real=0:00:01.7)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=116, i=0, icg=0, nicg=0, l=0, total=116
      cell areas       : b=1143.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1143.360um^2
      cell capacitance : b=0.625pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.625pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=6.656pF, total=7.456pF
      wire lengths     : top=0.000um, trunk=5082.597um, leaf=38408.229um, total=43490.826um
      hp wire lengths  : top=0.000um, trunk=3329.600um, leaf=11668.000um, total=14997.600um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=12 avg=0.082ns sd=0.023ns min=0.021ns max=0.105ns {1 <= 0.063ns, 4 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=105 avg=0.092ns sd=0.007ns min=0.039ns max=0.105ns {1 <= 0.063ns, 4 <= 0.084ns, 71 <= 0.094ns, 19 <= 0.100ns, 10 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 106 CKBD12: 8 CKBD8: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.199, max=0.335, avg=0.282, sd=0.018], skew [0.137 vs 0.057*], 94.9% {0.250, 0.308} (wid=0.042 ws=0.037) (gid=0.330 gs=0.151)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.199, max=0.335, avg=0.282, sd=0.018], skew [0.137 vs 0.057*], 94.9% {0.250, 0.308} (wid=0.042 ws=0.037) (gid=0.330 gs=0.151)
    Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Reducing Power done. (took cpu=0:00:02.9 real=0:00:02.9)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.0 real=0:00:01.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 1.778ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 118 Succeeded: 7
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=116, i=0, icg=0, nicg=0, l=0, total=116
          cell areas       : b=1143.360um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1143.360um^2
          cell capacitance : b=0.625pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.625pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.820pF, leaf=6.660pF, total=7.480pF
          wire lengths     : top=0.000um, trunk=5220.598um, leaf=38436.134um, total=43656.731um
          hp wire lengths  : top=0.000um, trunk=3348.600um, leaf=11668.000um, total=15016.600um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=12 avg=0.083ns sd=0.023ns min=0.021ns max=0.105ns {1 <= 0.063ns, 4 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=105 avg=0.092ns sd=0.007ns min=0.039ns max=0.105ns {1 <= 0.063ns, 4 <= 0.084ns, 71 <= 0.094ns, 20 <= 0.100ns, 9 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 106 CKBD12: 8 CKBD8: 2 
        Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.5 real=0:00:00.5)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=139, i=0, icg=0, nicg=0, l=0, total=139
          cell areas       : b=1296.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1296.000um^2
          cell capacitance : b=0.710pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.710pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.867pF, leaf=6.927pF, total=7.794pF
          wire lengths     : top=0.000um, trunk=5515.799um, leaf=40146.126um, total=45661.925um
          hp wire lengths  : top=0.000um, trunk=3763.600um, leaf=13199.200um, total=16962.800um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=18 avg=0.064ns sd=0.027ns min=0.021ns max=0.101ns {8 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=122 avg=0.085ns sd=0.018ns min=0.025ns max=0.105ns {14 <= 0.063ns, 15 <= 0.084ns, 67 <= 0.094ns, 17 <= 0.100ns, 9 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 115 CKBD12: 10 CKBD8: 3 CKBD6: 5 CKBD4: 5 CKBD3: 1 
        Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:04.1 real=0:00:04.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=158, i=0, icg=0, nicg=0, l=0, total=158
          cell areas       : b=1407.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1407.240um^2
          cell capacitance : b=0.774pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.774pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.988pF, leaf=7.016pF, total=8.004pF
          wire lengths     : top=0.000um, trunk=6269.798um, leaf=40729.130um, total=46998.929um
          hp wire lengths  : top=0.000um, trunk=4533.600um, leaf=13744.100um, total=18277.700um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=33 avg=0.049ns sd=0.024ns min=0.020ns max=0.101ns {22 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.020ns min=0.024ns max=0.102ns {20 <= 0.063ns, 17 <= 0.084ns, 68 <= 0.094ns, 15 <= 0.100ns, 6 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 121 CKBD12: 13 CKBD8: 3 CKBD6: 4 CKBD4: 12 CKBD3: 1 CKBD2: 4 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=160, i=0, icg=0, nicg=0, l=0, total=160
          cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
          cell capacitance : b=0.779pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.779pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.991pF, leaf=7.016pF, total=8.007pF
          wire lengths     : top=0.000um, trunk=6281.299um, leaf=40731.731um, total=47013.030um
          hp wire lengths  : top=0.000um, trunk=4547.000um, leaf=13744.100um, total=18291.100um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=35 avg=0.048ns sd=0.024ns min=0.020ns max=0.101ns {24 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.021ns min=0.024ns max=0.102ns {21 <= 0.063ns, 16 <= 0.084ns, 68 <= 0.094ns, 15 <= 0.100ns, 6 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 121 CKBD12: 14 CKBD8: 3 CKBD6: 3 CKBD4: 13 CKBD3: 1 CKBD2: 5 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays, iteration 3...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 3:
          cell counts      : b=160, i=0, icg=0, nicg=0, l=0, total=160
          cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
          cell capacitance : b=0.779pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.779pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.991pF, leaf=7.016pF, total=8.007pF
          wire lengths     : top=0.000um, trunk=6281.299um, leaf=40731.731um, total=47013.030um
          hp wire lengths  : top=0.000um, trunk=4547.000um, leaf=13744.100um, total=18291.100um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 3: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 3:
          Trunk : target=0.105ns count=35 avg=0.048ns sd=0.024ns min=0.020ns max=0.101ns {24 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.021ns min=0.024ns max=0.102ns {21 <= 0.063ns, 16 <= 0.084ns, 68 <= 0.094ns, 15 <= 0.100ns, 6 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 3 {count}:
           Bufs: CKBD16: 121 CKBD12: 14 CKBD8: 3 CKBD6: 3 CKBD4: 13 CKBD3: 1 CKBD2: 5 
      Approximately balancing fragments, wire and cell delays, iteration 3 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:07.3 real=0:00:07.3)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=160, i=0, icg=0, nicg=0, l=0, total=160
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.779pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.779pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.991pF, leaf=7.016pF, total=8.007pF
      wire lengths     : top=0.000um, trunk=6281.299um, leaf=40731.731um, total=47013.030um
      hp wire lengths  : top=0.000um, trunk=4547.000um, leaf=13744.100um, total=18291.100um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=35 avg=0.048ns sd=0.024ns min=0.020ns max=0.101ns {24 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.021ns min=0.024ns max=0.102ns {21 <= 0.063ns, 16 <= 0.084ns, 68 <= 0.094ns, 15 <= 0.100ns, 6 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 121 CKBD12: 14 CKBD8: 3 CKBD6: 3 CKBD4: 13 CKBD3: 1 CKBD2: 5 
    Legalizer API calls during this step: 1724 succeeded with high effort: 1724 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:13.4 real=0:00:13.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=160, i=0, icg=0, nicg=0, l=0, total=160
    cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
    cell capacitance : b=0.779pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.779pF
    sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.991pF, leaf=7.016pF, total=8.007pF
    wire lengths     : top=0.000um, trunk=6281.299um, leaf=40731.731um, total=47013.030um
    hp wire lengths  : top=0.000um, trunk=4547.000um, leaf=13744.100um, total=18291.100um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=35 avg=0.048ns sd=0.024ns min=0.020ns max=0.101ns {24 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.021ns min=0.024ns max=0.102ns {21 <= 0.063ns, 16 <= 0.084ns, 68 <= 0.094ns, 15 <= 0.100ns, 6 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 121 CKBD12: 14 CKBD8: 3 CKBD6: 3 CKBD4: 13 CKBD3: 1 CKBD2: 5 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.248, max=0.336], skew [0.088 vs 0.057*]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.248, max=0.336], skew [0.088 vs 0.057*]
  Improving fragments clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=160, i=0, icg=0, nicg=0, l=0, total=160
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.779pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.779pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.994pF, leaf=7.025pF, total=8.020pF
      wire lengths     : top=0.000um, trunk=6302.899um, leaf=40791.331um, total=47094.230um
      hp wire lengths  : top=0.000um, trunk=4563.800um, leaf=13777.600um, total=18341.400um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=35 avg=0.048ns sd=0.024ns min=0.020ns max=0.101ns {24 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.021ns min=0.024ns max=0.103ns {21 <= 0.063ns, 16 <= 0.084ns, 68 <= 0.094ns, 14 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 121 CKBD12: 14 CKBD8: 3 CKBD6: 3 CKBD4: 13 CKBD3: 1 CKBD2: 5 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.255, max=0.336], skew [0.080 vs 0.057*]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.255, max=0.336], skew [0.080 vs 0.057*]
    BalancingStep Improving fragments clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.335 -> 0.336}Legalizer API calls during this step: 225 succeeded with high effort: 225 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:01.3 real=0:00:01.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=160, i=0, icg=0, nicg=0, l=0, total=160
          cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
          cell capacitance : b=0.779pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.779pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.994pF, leaf=7.025pF, total=8.020pF
          wire lengths     : top=0.000um, trunk=6302.899um, leaf=40791.331um, total=47094.230um
          hp wire lengths  : top=0.000um, trunk=4563.800um, leaf=13777.600um, total=18341.400um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=35 avg=0.048ns sd=0.024ns min=0.020ns max=0.101ns {24 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.021ns min=0.024ns max=0.103ns {21 <= 0.063ns, 16 <= 0.084ns, 68 <= 0.094ns, 14 <= 0.100ns, 7 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 121 CKBD12: 14 CKBD8: 3 CKBD6: 3 CKBD4: 13 CKBD3: 1 CKBD2: 5 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:01.1 real=0:00:01.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=160, i=0, icg=0, nicg=0, l=0, total=160
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.779pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.779pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.994pF, leaf=7.025pF, total=8.020pF
      wire lengths     : top=0.000um, trunk=6302.899um, leaf=40791.331um, total=47094.230um
      hp wire lengths  : top=0.000um, trunk=4563.800um, leaf=13777.600um, total=18341.400um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=35 avg=0.048ns sd=0.024ns min=0.020ns max=0.101ns {24 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.021ns min=0.024ns max=0.103ns {21 <= 0.063ns, 16 <= 0.084ns, 68 <= 0.094ns, 14 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 121 CKBD12: 14 CKBD8: 3 CKBD6: 3 CKBD4: 13 CKBD3: 1 CKBD2: 5 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.255, max=0.336], skew [0.080 vs 0.057*]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.255, max=0.336], skew [0.080 vs 0.057*]
    BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
    {clk/CON,WC: 0.335 -> 0.335}BalancingStep Approximately balancing step has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.335 -> 0.336}Legalizer API calls during this step: 236 succeeded with high effort: 236 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.8 real=0:00:01.8)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=160, i=0, icg=0, nicg=0, l=0, total=160
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.779pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.779pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.994pF, leaf=7.025pF, total=8.020pF
      wire lengths     : top=0.000um, trunk=6302.899um, leaf=40791.331um, total=47094.230um
      hp wire lengths  : top=0.000um, trunk=4563.800um, leaf=13777.600um, total=18341.400um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=35 avg=0.048ns sd=0.024ns min=0.020ns max=0.101ns {24 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.021ns min=0.024ns max=0.103ns {21 <= 0.063ns, 16 <= 0.084ns, 68 <= 0.094ns, 14 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 121 CKBD12: 14 CKBD8: 3 CKBD6: 3 CKBD4: 13 CKBD3: 1 CKBD2: 5 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.255, max=0.336], skew [0.080 vs 0.057*]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.255, max=0.336], skew [0.080 vs 0.057*]
    BalancingStep Fixing clock tree overload has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.335 -> 0.336}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=160, i=0, icg=0, nicg=0, l=0, total=160
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.779pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.779pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.994pF, leaf=7.025pF, total=8.020pF
      wire lengths     : top=0.000um, trunk=6302.899um, leaf=40791.331um, total=47094.230um
      hp wire lengths  : top=0.000um, trunk=4563.800um, leaf=13777.600um, total=18341.400um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=35 avg=0.048ns sd=0.024ns min=0.020ns max=0.101ns {24 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.021ns min=0.024ns max=0.103ns {21 <= 0.063ns, 16 <= 0.084ns, 68 <= 0.094ns, 14 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 121 CKBD12: 14 CKBD8: 3 CKBD6: 3 CKBD4: 13 CKBD3: 1 CKBD2: 5 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.255, max=0.336, avg=0.309, sd=0.021], skew [0.080 vs 0.057*], 91.4% {0.277, 0.334} (wid=0.037 ws=0.031) (gid=0.326 gs=0.090)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.255, max=0.336, avg=0.309, sd=0.021], skew [0.080 vs 0.057*], 91.4% {0.277, 0.334} (wid=0.037 ws=0.031) (gid=0.326 gs=0.090)
    BalancingStep Approximately balancing paths has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.335 -> 0.336}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:17.1 real=0:00:17.1)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
    Tried: 159 Succeeded: 1
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=157, i=0, icg=0, nicg=0, l=0, total=157
      cell areas       : b=1417.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1417.680um^2
      cell capacitance : b=0.780pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.780pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.995pF, leaf=7.025pF, total=8.020pF
      wire lengths     : top=0.000um, trunk=6321.199um, leaf=40791.331um, total=47112.529um
      hp wire lengths  : top=0.000um, trunk=4590.800um, leaf=13777.600um, total=18368.400um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.020ns max=0.101ns {21 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.082ns sd=0.021ns min=0.024ns max=0.103ns {21 <= 0.063ns, 16 <= 0.084ns, 68 <= 0.094ns, 14 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 122 CKBD12: 14 CKBD8: 3 CKBD6: 3 CKBD4: 13 CKBD3: 1 CKBD2: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.255, max=0.337], skew [0.082 vs 0.057*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.255, max=0.337], skew [0.082 vs 0.057*]
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.335 -> 0.337}Legalizer API calls during this step: 163 succeeded with high effort: 163 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:02.5 real=0:00:02.5)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Iteration 2...
    Iteration 2 done.
    Iteration 3...
    Iteration 3 done.
    Iteration 4...
    Iteration 4 done.
    Iteration 5...
    Iteration 5 done.
    Iteration 6...
    Iteration 6 done.
    Iteration 7...
    Iteration 7 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
      cell areas       : b=1457.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1457.640um^2
      cell capacitance : b=0.802pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.802pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.003pF, leaf=7.049pF, total=8.052pF
      wire lengths     : top=0.000um, trunk=6379.598um, leaf=40948.535um, total=47328.133um
      hp wire lengths  : top=0.000um, trunk=4734.000um, leaf=13899.300um, total=18633.300um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=32 avg=0.049ns sd=0.025ns min=0.018ns max=0.101ns {21 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=132 avg=0.079ns sd=0.024ns min=0.018ns max=0.104ns {27 <= 0.063ns, 16 <= 0.084ns, 67 <= 0.094ns, 15 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 125 CKBD12: 14 CKBD8: 3 CKBD6: 4 CKBD4: 14 CKBD3: 1 CKBD2: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.267, max=0.337, avg=0.310, sd=0.021], skew [0.069 vs 0.057*], 85.9% {0.277, 0.334} (wid=0.052 ws=0.046) (gid=0.326 gs=0.095)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.267, max=0.337, avg=0.310, sd=0.021], skew [0.069 vs 0.057*], 85.9% {0.277, 0.334} (wid=0.052 ws=0.046) (gid=0.326 gs=0.095)
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.335 -> 0.337}Legalizer API calls during this step: 2892 succeeded with high effort: 2892 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:19.4 real=0:00:19.4)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.522pF fall=9.444pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.495pF fall=9.418pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
      cell areas       : b=1401.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1401.840um^2
      cell capacitance : b=0.775pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.775pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.003pF, leaf=7.051pF, total=8.053pF
      wire lengths     : top=0.000um, trunk=6380.198um, leaf=40952.136um, total=47332.333um
      hp wire lengths  : top=0.000um, trunk=4734.000um, leaf=13899.300um, total=18633.300um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=32 avg=0.050ns sd=0.026ns min=0.018ns max=0.101ns {21 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.104ns {24 <= 0.063ns, 16 <= 0.084ns, 69 <= 0.094ns, 16 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 111 CKBD12: 22 CKBD8: 6 CKBD6: 2 CKBD4: 18 CKBD2: 2 CKBD1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.267, max=0.337, avg=0.312, sd=0.022], skew [0.069 vs 0.057*], 84.8% {0.277, 0.334} (wid=0.052 ws=0.046) (gid=0.330 gs=0.099)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.267, max=0.337, avg=0.312, sd=0.022], skew [0.069 vs 0.057*], 84.8% {0.277, 0.334} (wid=0.052 ws=0.046) (gid=0.330 gs=0.099)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.335 -> 0.337}Legalizer API calls during this step: 483 succeeded with high effort: 483 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:03.5 real=0:00:03.5)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
      cell areas       : b=1401.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1401.840um^2
      cell capacitance : b=0.775pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.775pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.003pF, leaf=7.051pF, total=8.053pF
      wire lengths     : top=0.000um, trunk=6380.198um, leaf=40952.136um, total=47332.333um
      hp wire lengths  : top=0.000um, trunk=4734.000um, leaf=13899.300um, total=18633.300um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=32 avg=0.050ns sd=0.026ns min=0.018ns max=0.101ns {21 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.104ns {24 <= 0.063ns, 16 <= 0.084ns, 69 <= 0.094ns, 16 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 111 CKBD12: 22 CKBD8: 6 CKBD6: 2 CKBD4: 18 CKBD2: 2 CKBD1: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.267, max=0.337, avg=0.312, sd=0.022], skew [0.069 vs 0.057*], 84.8% {0.277, 0.334} (wid=0.052 ws=0.046) (gid=0.330 gs=0.099)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.267, max=0.337, avg=0.312, sd=0.022], skew [0.069 vs 0.057*], 84.8% {0.277, 0.334} (wid=0.052 ws=0.046) (gid=0.330 gs=0.099)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.335 -> 0.337}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        For skew group clk/CON, artificially shortened or lengthened 1429 paths.
        	The smallest offset applied was -0.010ns.
        	The largest offset applied was 0.002ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.4 real=0:00:00.4)
      Move For Wirelength - core...
        Move for wirelength. considered=164, filtered=164, permitted=163, cannotCompute=0, computed=163, moveTooSmall=11, resolved=150, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=120, accepted=20
        Max accepted move=56.000um, total accepted move=345.200um, average move=17.260um
        Move for wirelength. considered=164, filtered=164, permitted=163, cannotCompute=0, computed=163, moveTooSmall=26, resolved=133, predictFail=18, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=22, ignoredLeafDriver=0, worse=79, accepted=14
        Max accepted move=27.200um, total accepted move=135.600um, average move=9.685um
        Move for wirelength. considered=164, filtered=164, permitted=163, cannotCompute=0, computed=163, moveTooSmall=52, resolved=94, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=23, ignoredLeafDriver=0, worse=58, accepted=7
        Max accepted move=21.400um, total accepted move=98.000um, average move=14.000um
        Legalizer API calls during this step: 353 succeeded with high effort: 353 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.3 real=0:00:04.3)
      Global shorten wires A1...
        Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=164, filtered=164, permitted=163, cannotCompute=0, computed=163, moveTooSmall=21, resolved=33, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=26, accepted=1
        Max accepted move=7.200um, total accepted move=7.200um, average move=7.200um
        Move for wirelength. considered=164, filtered=164, permitted=163, cannotCompute=0, computed=163, moveTooSmall=23, resolved=23, predictFail=18, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.1 real=0:00:01.1)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 586 succeeded with high effort: 586 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.3 real=0:00:01.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=164, filtered=164, permitted=163, cannotCompute=0, computed=163, moveTooSmall=0, resolved=37, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=32, accepted=5
        Max accepted move=9.800um, total accepted move=13.600um, average move=2.720um
        Move for wirelength. considered=164, filtered=164, permitted=163, cannotCompute=0, computed=163, moveTooSmall=0, resolved=32, predictFail=31, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.3 real=0:00:00.3)
      Reverting Artificially removing short and long paths...
        BalancingStep Reverting Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.335 -> 0.337}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
        cell areas       : b=1401.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1401.840um^2
        cell capacitance : b=0.775pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.775pF
        sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.939pF, leaf=7.029pF, total=7.968pF
        wire lengths     : top=0.000um, trunk=5967.397um, leaf=40830.340um, total=46797.738um
        hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14009.100um, total=18520.500um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=32 avg=0.049ns sd=0.025ns min=0.018ns max=0.093ns {21 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.104ns {25 <= 0.063ns, 15 <= 0.084ns, 64 <= 0.094ns, 20 <= 0.100ns, 8 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 111 CKBD12: 22 CKBD8: 6 CKBD6: 2 CKBD4: 18 CKBD2: 2 CKBD1: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.267, max=0.337, avg=0.309, sd=0.021], skew [0.069 vs 0.057*], 90.8% {0.274, 0.331} (wid=0.052 ws=0.046) (gid=0.329 gs=0.099)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.267, max=0.337, avg=0.309, sd=0.021], skew [0.069 vs 0.057*], 90.8% {0.274, 0.331} (wid=0.052 ws=0.046) (gid=0.329 gs=0.099)
      BalancingStep Wire Reduction extra effort has increased max latencies (wire and cell) to be greater than the max desired latencies
      {clk/CON,WC: 0.335 -> 0.337}Legalizer API calls during this step: 1164 succeeded with high effort: 1164 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:08.1 real=0:00:08.2)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 165 , Succeeded = 31 , Wirelength increased = 132 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
      cell areas       : b=1401.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1401.840um^2
      cell capacitance : b=0.775pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.775pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.928pF, leaf=7.026pF, total=7.954pF
      wire lengths     : top=0.000um, trunk=5903.498um, leaf=40806.442um, total=46709.940um
      hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14009.100um, total=18520.500um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=32 avg=0.048ns sd=0.025ns min=0.018ns max=0.092ns {21 <= 0.063ns, 7 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.104ns {25 <= 0.063ns, 15 <= 0.084ns, 65 <= 0.094ns, 19 <= 0.100ns, 8 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 111 CKBD12: 22 CKBD8: 6 CKBD6: 2 CKBD4: 18 CKBD2: 2 CKBD1: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.266, max=0.337, avg=0.308, sd=0.021], skew [0.070 vs 0.057*], 91.3% {0.274, 0.331} (wid=0.051 ws=0.045) (gid=0.329 gs=0.098)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.266, max=0.337, avg=0.308, sd=0.021], skew [0.070 vs 0.057*], 91.3% {0.274, 0.331} (wid=0.051 ws=0.045) (gid=0.329 gs=0.098)
    BalancingStep Wire Opt OverFix has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.335 -> 0.337}Legalizer API calls during this step: 1164 succeeded with high effort: 1164 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:09.2 real=0:00:09.2)
  Total capacitance is (rise=17.449pF fall=17.372pF), of which (rise=7.954pF fall=7.954pF) is wire, and (rise=9.495pF fall=9.418pF) is gate.
  Stage::Polishing done. (took cpu=0:00:34.9 real=0:00:34.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:08:34 mem=1986.2M) ***
Total net bbox length = 4.604e+05 (2.045e+05 2.560e+05) (ext = 1.545e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1986.2MB
Summary Report:
Instances move: 0 (out of 35691 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.604e+05 (2.045e+05 2.560e+05) (ext = 1.545e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1986.2MB
*** Finished refinePlace (1:08:34 mem=1986.2M) ***
  Moved 0, flipped 0 and cell swapped 0 of 9555 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Updating netlist done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Implementation done. (took cpu=0:00:55.6 real=0:00:55.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       164 (unrouted=164, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 37146 (unrouted=15, trialRouted=37131, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 164 nets for routing of which 164 have one or more fixed wires.
(ccopt eGR): Start to route 164 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1986.24 MB )
[NR-eGR] Read 57048 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1986.24 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 57048
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37295  numIgnoredNets=37131
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 164 clock nets ( 164 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 164 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 164 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 4.578840e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 112 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 112 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.197740e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 78 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 78 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.083798e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 27 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 27 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.262592e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        29( 0.03%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               29( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130117
[NR-eGR]     M2  (2V) length: 2.289941e+05um, number of vias: 187114
[NR-eGR]     M3  (3H) length: 2.493904e+05um, number of vias: 15494
[NR-eGR]     M4  (4V) length: 8.240191e+04um, number of vias: 5140
[NR-eGR]     M5  (5H) length: 2.461940e+04um, number of vias: 2674
[NR-eGR]     M6  (6V) length: 1.158843e+04um, number of vias: 1287
[NR-eGR]     M7  (7H) length: 3.090000e+03um, number of vias: 1694
[NR-eGR]     M8  (8V) length: 1.311840e+04um, number of vias: 0
[NR-eGR] Total length: 6.132026e+05um, number of vias: 343520
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.600700e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 9718
[NR-eGR]     M2  (2V) length: 8.251200e+03um, number of vias: 11774
[NR-eGR]     M3  (3H) length: 1.797480e+04um, number of vias: 5325
[NR-eGR]     M4  (4V) length: 1.399520e+04um, number of vias: 1270
[NR-eGR]     M5  (5H) length: 4.005400e+03um, number of vias: 636
[NR-eGR]     M6  (6V) length: 1.780400e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.600700e+04um, number of vias: 28723
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.600700e+04um, number of vias: 28723
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.14 sec, Real: 1.14 sec, Curr Mem: 1940.24 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/.rgfHHfLIa
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.3 real=0:00:01.3)
Set FIXED routing status on 164 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       164 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=164, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 37146 (unrouted=15, trialRouted=37131, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.6 real=0:00:01.6)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=35691 and nets=37310 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1940.238M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
          cell areas       : b=1401.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1401.840um^2
          cell capacitance : b=0.775pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.775pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.915pF, leaf=6.929pF, total=7.844pF
          wire lengths     : top=0.000um, trunk=5932.300um, leaf=40074.700um, total=46007.000um
          hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14009.100um, total=18520.500um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=32 avg=0.048ns sd=0.025ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=132 avg=0.080ns sd=0.022ns min=0.018ns max=0.105ns {25 <= 0.063ns, 18 <= 0.084ns, 63 <= 0.094ns, 22 <= 0.100ns, 4 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 111 CKBD12: 22 CKBD8: 6 CKBD6: 2 CKBD4: 18 CKBD2: 2 CKBD1: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.262, max=0.337, avg=0.308, sd=0.021], skew [0.075 vs 0.057*], 89% {0.273, 0.331} (wid=0.043 ws=0.038) (gid=0.329 gs=0.098)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.262, max=0.337, avg=0.308, sd=0.021], skew [0.075 vs 0.057*], 89% {0.273, 0.331} (wid=0.043 ws=0.038) (gid=0.329 gs=0.098)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
          cell areas       : b=1401.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1401.840um^2
          cell capacitance : b=0.775pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.775pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.915pF, leaf=6.929pF, total=7.844pF
          wire lengths     : top=0.000um, trunk=5932.300um, leaf=40074.700um, total=46007.000um
          hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14009.100um, total=18520.500um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=32 avg=0.048ns sd=0.025ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=132 avg=0.080ns sd=0.022ns min=0.018ns max=0.105ns {25 <= 0.063ns, 18 <= 0.084ns, 63 <= 0.094ns, 22 <= 0.100ns, 4 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 111 CKBD12: 22 CKBD8: 6 CKBD6: 2 CKBD4: 18 CKBD2: 2 CKBD1: 2 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.262, max=0.337, avg=0.308, sd=0.021], skew [0.075 vs 0.057*], 89% {0.273, 0.331} (wid=0.043 ws=0.038) (gid=0.329 gs=0.098)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.262, max=0.337, avg=0.308, sd=0.021], skew [0.075 vs 0.057*], 89% {0.273, 0.331} (wid=0.043 ws=0.038) (gid=0.329 gs=0.098)
        Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk/CON,WC: 0.335 -> 0.337}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 7, numUnchanged = 20, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 92, numSkippedDueToCloseToSkewTarget = 45
        CCOpt-eGRPC Downsizing: considered: 27, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 27, unsuccessful: 0, sized: 7
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 2, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 3
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 2
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
        CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
          cell areas       : b=1383.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1383.840um^2
          cell capacitance : b=0.765pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.765pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.915pF, leaf=6.929pF, total=7.844pF
          wire lengths     : top=0.000um, trunk=5932.300um, leaf=40074.700um, total=46007.000um
          hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14009.100um, total=18520.500um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.104ns {25 <= 0.063ns, 18 <= 0.084ns, 63 <= 0.094ns, 22 <= 0.100ns, 4 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 107 CKBD12: 22 CKBD8: 10 CKBD6: 2 CKBD4: 17 CKBD3: 1 CKBD2: 2 CKBD1: 2 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.262, max=0.337, avg=0.309, sd=0.023], skew [0.075 vs 0.057*], 83.3% {0.275, 0.333} (wid=0.043 ws=0.038) (gid=0.331 gs=0.100)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.262, max=0.337, avg=0.309, sd=0.023], skew [0.075 vs 0.057*], 83.3% {0.275, 0.333} (wid=0.043 ws=0.038) (gid=0.331 gs=0.100)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.1 real=0:00:01.1)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 164, tested: 164, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
          cell areas       : b=1383.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1383.840um^2
          cell capacitance : b=0.765pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.765pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.915pF, leaf=6.929pF, total=7.844pF
          wire lengths     : top=0.000um, trunk=5932.300um, leaf=40074.700um, total=46007.000um
          hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14009.100um, total=18520.500um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.104ns {25 <= 0.063ns, 18 <= 0.084ns, 63 <= 0.094ns, 22 <= 0.100ns, 4 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 107 CKBD12: 22 CKBD8: 10 CKBD6: 2 CKBD4: 17 CKBD3: 1 CKBD2: 2 CKBD1: 2 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.262, max=0.337, avg=0.309, sd=0.023], skew [0.075 vs 0.057*], 83.3% {0.275, 0.333} (wid=0.043 ws=0.038) (gid=0.331 gs=0.100)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.262, max=0.337, avg=0.309, sd=0.023], skew [0.075 vs 0.057*], 83.3% {0.275, 0.333} (wid=0.043 ws=0.038) (gid=0.331 gs=0.100)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 41 insts, 82 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
          cell areas       : b=1383.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1383.840um^2
          cell capacitance : b=0.765pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.765pF
          sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.915pF, leaf=6.929pF, total=7.844pF
          wire lengths     : top=0.000um, trunk=5932.300um, leaf=40074.700um, total=46007.000um
          hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14009.100um, total=18520.500um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.104ns {25 <= 0.063ns, 18 <= 0.084ns, 63 <= 0.094ns, 22 <= 0.100ns, 4 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 107 CKBD12: 22 CKBD8: 10 CKBD6: 2 CKBD4: 17 CKBD3: 1 CKBD2: 2 CKBD1: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.262, max=0.337, avg=0.309, sd=0.023], skew [0.075 vs 0.057*], 83.3% {0.275, 0.333} (wid=0.043 ws=0.038) (gid=0.331 gs=0.100)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.262, max=0.337, avg=0.309, sd=0.023], skew [0.075 vs 0.057*], 83.3% {0.275, 0.333} (wid=0.043 ws=0.038) (gid=0.331 gs=0.100)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:08:40 mem=1978.4M) ***
Total net bbox length = 4.604e+05 (2.045e+05 2.560e+05) (ext = 1.545e+04)
Move report: Detail placement moves 1503 insts, mean move: 0.89 um, max move: 4.60 um
	Max move on inst (U14612): (93.40, 208.00) --> (96.20, 206.20)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1978.4MB
Summary Report:
Instances move: 1503 (out of 35691 movable)
Instances flipped: 0
Mean displacement: 0.89 um
Max displacement: 4.60 um (Instance: U14612) (93.4, 208) -> (96.2, 206.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 4.612e+05 (2.050e+05 2.562e+05) (ext = 1.545e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1978.4MB
*** Finished refinePlace (1:08:42 mem=1978.4M) ***
  Moved 211, flipped 13 and cell swapped 0 of 9555 clock instance(s) during refinement.
  The largest move was 3 microns for core_instance_mac_array_instance_col_idx_1__mac_col_inst_mac_8in_instance_product4_reg_reg_7_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.9 real=0:00:01.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:07.5 real=0:00:07.5)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       164 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=164, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 37146 (unrouted=15, trialRouted=37131, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 164 nets for routing of which 164 have one or more fixed wires.
(ccopt eGR): Start to route 164 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1978.39 MB )
[NR-eGR] Read 57048 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1978.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 57048
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=37295  numIgnoredNets=37131
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 164 clock nets ( 164 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 164 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 164 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 4.578300e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 113 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 113 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.213400e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 81 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 81 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.092708e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 28 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 28 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.280124e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        29( 0.03%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               29( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130117
[NR-eGR]     M2  (2V) length: 2.290313e+05um, number of vias: 187121
[NR-eGR]     M3  (3H) length: 2.494119e+05um, number of vias: 15473
[NR-eGR]     M4  (4V) length: 8.244471e+04um, number of vias: 5118
[NR-eGR]     M5  (5H) length: 2.459980e+04um, number of vias: 2658
[NR-eGR]     M6  (6V) length: 1.151903e+04um, number of vias: 1287
[NR-eGR]     M7  (7H) length: 3.090000e+03um, number of vias: 1694
[NR-eGR]     M8  (8V) length: 1.311840e+04um, number of vias: 0
[NR-eGR] Total length: 6.132151e+05um, number of vias: 343468
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.601950e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 9718
[NR-eGR]     M2  (2V) length: 8.288400e+03um, number of vias: 11781
[NR-eGR]     M3  (3H) length: 1.799630e+04um, number of vias: 5304
[NR-eGR]     M4  (4V) length: 1.403800e+04um, number of vias: 1248
[NR-eGR]     M5  (5H) length: 3.985800e+03um, number of vias: 620
[NR-eGR]     M6  (6V) length: 1.711000e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.601950e+04um, number of vias: 28671
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.601950e+04um, number of vias: 28671
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.13 sec, Real: 1.14 sec, Curr Mem: 1940.39 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/.rgfvBXqDI
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.3 real=0:00:01.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 164 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 164 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/04 22:38:11, mem=1578.9M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar  4 22:38:11 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=37310)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar  4 22:38:12 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 37308 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1619.03 (MB), peak = 1659.38 (MB)
#Merging special wires: starts on Sat Mar  4 22:38:31 2023 with memory = 1620.14 (MB), peak = 1659.38 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
#reading routing guides ......
#
#Finished routing data preparation on Sat Mar  4 22:38:32 2023
#
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 27.69 (MB)
#Total memory = 1620.82 (MB)
#Peak memory = 1659.38 (MB)
#
#
#Start global routing on Sat Mar  4 22:38:32 2023
#
#
#Start global routing initialization on Sat Mar  4 22:38:32 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Mar  4 22:38:32 2023
#
#Start routing resource analysis on Sat Mar  4 22:38:32 2023
#
#Routing resource analysis is done on Sat Mar  4 22:38:32 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2764          80       36290    59.93%
#  M2             V        2778          84       36290     1.10%
#  M3             H        2844           0       36290     0.10%
#  M4             V        2246         616       36290     2.61%
#  M5             H        2844           0       36290     0.00%
#  M6             V        2862           0       36290     0.00%
#  M7             H         711           0       36290     0.00%
#  M8             V         715           0       36290     0.00%
#  --------------------------------------------------------------
#  Total                  17765       3.40%      290320     7.97%
#
#  164 nets (0.44%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar  4 22:38:32 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1624.91 (MB), peak = 1659.38 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sat Mar  4 22:38:32 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1625.25 (MB), peak = 1659.38 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1636.20 (MB), peak = 1659.38 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1637.90 (MB), peak = 1659.38 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
#Total number of selected nets for routing = 164.
#Total number of unselected nets (but routable) for routing = 37131 (skipped).
#Total number of nets in the design = 37310.
#
#37131 skipped nets do not have any wires.
#164 routable nets have only global wires.
#164 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                164               0  
#------------------------------------------------
#        Total                164               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                164          203           36928  
#-------------------------------------------------------------
#        Total                164          203           36928  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            3(0.01%)   (0.01%)
#  M3            0(0.00%)   (0.00%)
#  M4           21(0.06%)   (0.06%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     24(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 164
#Total wire length = 44274 um.
#Total half perimeter of net bounding box = 19024 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 7395 um.
#Total wire length on LAYER M3 = 17355 um.
#Total wire length on LAYER M4 = 13980 um.
#Total wire length on LAYER M5 = 3879 um.
#Total wire length on LAYER M6 = 1665 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 22692
#Up-Via Summary (total 22692):
#           
#-----------------------
# M1               9718
# M2               7201
# M3               4198
# M4               1077
# M5                498
#-----------------------
#                 22692 
#
#Total number of involved priority nets 164
#Maximum src to sink distance for priority net 379.6
#Average of max src_to_sink distance for priority net 94.5
#Average of ave src_to_sink distance for priority net 54.2
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.06%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 19.70 (MB)
#Total memory = 1640.52 (MB)
#Peak memory = 1659.38 (MB)
#
#Finished global routing on Sat Mar  4 22:38:39 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1634.28 (MB), peak = 1659.38 (MB)
#Start Track Assignment.
#Done with 4767 horizontal wires in 2 hboxes and 5700 vertical wires in 2 hboxes.
#Done with 4662 horizontal wires in 2 hboxes and 5534 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 164
#Total wire length = 47694 um.
#Total half perimeter of net bounding box = 19024 um.
#Total wire length on LAYER M1 = 3335 um.
#Total wire length on LAYER M2 = 7279 um.
#Total wire length on LAYER M3 = 17135 um.
#Total wire length on LAYER M4 = 14303 um.
#Total wire length on LAYER M5 = 3898 um.
#Total wire length on LAYER M6 = 1744 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 22692
#Up-Via Summary (total 22692):
#           
#-----------------------
# M1               9718
# M2               7201
# M3               4198
# M4               1077
# M5                498
#-----------------------
#                 22692 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1648.72 (MB), peak = 1659.38 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 55.81 (MB)
#Total memory = 1648.79 (MB)
#Peak memory = 1659.38 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.7% of the total area was rechecked for DRC, and 66.5% required routing.
#   number of violations = 0
#cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1670.46 (MB), peak = 1671.22 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 164
#Total wire length = 46999 um.
#Total half perimeter of net bounding box = 19024 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 522 um.
#Total wire length on LAYER M3 = 20670 um.
#Total wire length on LAYER M4 = 20980 um.
#Total wire length on LAYER M5 = 3514 um.
#Total wire length on LAYER M6 = 1313 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30455
#Total number of multi-cut vias = 158 (  0.5%)
#Total number of single cut vias = 30297 ( 99.5%)
#Up-Via Summary (total 30455):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9560 ( 98.4%)       158 (  1.6%)       9718
# M2              9718 (100.0%)         0 (  0.0%)       9718
# M3             10061 (100.0%)         0 (  0.0%)      10061
# M4               752 (100.0%)         0 (  0.0%)        752
# M5               206 (100.0%)         0 (  0.0%)        206
#-----------------------------------------------------------
#                30297 ( 99.5%)       158 (  0.5%)      30455 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:14
#Elapsed time = 00:01:14
#Increased memory = -8.47 (MB)
#Total memory = 1640.32 (MB)
#Peak memory = 1671.22 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:14
#Elapsed time = 00:01:14
#Increased memory = -8.47 (MB)
#Total memory = 1640.32 (MB)
#Peak memory = 1671.22 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:44
#Elapsed time = 00:01:43
#Increased memory = 59.40 (MB)
#Total memory = 1638.39 (MB)
#Peak memory = 1671.22 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  4 22:39:55 2023
#
% End globalDetailRoute (date=03/04 22:39:55, total cpu=0:01:44, real=0:01:44, peak res=1671.2M, current mem=1637.6M)
        NanoRoute done. (took cpu=0:01:44 real=0:01:43)
      Clock detailed routing done.
Checking guided vs. routed lengths for 164 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          28
        50.000     100.000          97
       100.000     150.000          22
       150.000     200.000           5
       200.000     250.000           2
       250.000     300.000           6
       300.000     350.000           3
       350.000     400.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          122
        0.000      5.000           26
        5.000     10.000           10
       10.000     15.000            2
       15.000     20.000            2
       20.000     25.000            1
       25.000     30.000            0
       30.000     35.000            0
       35.000     40.000            0
       40.000     45.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_53 (67 terminals)
    Guided length:  max path =    89.800um, total =   347.399um
    Routed length:  max path =   127.400um, total =   369.900um
    Deviation:      max path =    41.871%,  total =     6.477%

    Net CTS_92 (101 terminals)
    Guided length:  max path =    71.401um, total =   341.798um
    Routed length:  max path =    82.200um, total =   447.205um
    Deviation:      max path =    15.124%,  total =    30.839%

    Net CTS_103 (101 terminals)
    Guided length:  max path =    56.999um, total =   317.200um
    Routed length:  max path =    55.200um, total =   404.050um
    Deviation:      max path =    -3.156%,  total =    27.380%

    Net CTS_69 (100 terminals)
    Guided length:  max path =    76.800um, total =   338.300um
    Routed length:  max path =    68.400um, total =   427.090um
    Deviation:      max path =   -10.938%,  total =    26.246%

    Net CTS_64 (101 terminals)
    Guided length:  max path =    71.200um, total =   351.099um
    Routed length:  max path =    70.200um, total =   441.610um
    Deviation:      max path =    -1.404%,  total =    25.779%

    Net CTS_76 (96 terminals)
    Guided length:  max path =    75.200um, total =   318.400um
    Routed length:  max path =    72.600um, total =   394.180um
    Deviation:      max path =    -3.457%,  total =    23.800%

    Net CTS_95 (101 terminals)
    Guided length:  max path =    78.000um, total =   352.199um
    Routed length:  max path =    84.200um, total =   435.100um
    Deviation:      max path =     7.949%,  total =    23.538%

    Net CTS_70 (100 terminals)
    Guided length:  max path =    78.600um, total =   332.399um
    Routed length:  max path =    77.800um, total =   409.980um
    Deviation:      max path =    -1.018%,  total =    23.340%

    Net CTS_11 (101 terminals)
    Guided length:  max path =    75.800um, total =   325.899um
    Routed length:  max path =    73.400um, total =   399.090um
    Deviation:      max path =    -3.166%,  total =    22.458%

    Net CTS_45 (101 terminals)
    Guided length:  max path =    91.400um, total =   354.400um
    Routed length:  max path =    86.600um, total =   433.330um
    Deviation:      max path =    -5.252%,  total =    22.271%

Set FIXED routing status on 164 net(s)
Set FIXED placed status on 163 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1988.04 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2010.41 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2010.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 164  Num Prerouted Wires = 30879
[NR-eGR] Read numTotalNets=37295  numIgnoredNets=164
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 37131 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 203 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.593000e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 36928 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 5.455080e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       139( 0.14%)        16( 0.02%)   ( 0.16%) 
[NR-eGR]      M3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       125( 0.14%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              274( 0.04%)        16( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130117
[NR-eGR]     M2  (2V) length: 2.269204e+05um, number of vias: 185993
[NR-eGR]     M3  (3H) length: 2.506360e+05um, number of vias: 19567
[NR-eGR]     M4  (4V) length: 8.104053e+04um, number of vias: 5077
[NR-eGR]     M5  (5H) length: 2.624690e+04um, number of vias: 2324
[NR-eGR]     M6  (6V) length: 1.413657e+04um, number of vias: 1285
[NR-eGR]     M7  (7H) length: 3.081800e+03um, number of vias: 1707
[NR-eGR]     M8  (8V) length: 1.311320e+04um, number of vias: 0
[NR-eGR] Total length: 6.151754e+05um, number of vias: 346070
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.62 sec, Real: 1.61 sec, Curr Mem: 1998.66 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.0 real=0:00:02.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       164 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=164, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 37146 (unrouted=15, trialRouted=37131, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:47 real=0:01:47)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'fullchip' of instances=35691 and nets=37310 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1990.664M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after routing clock trees:
    cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
    cell areas       : b=1383.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1383.840um^2
    cell capacitance : b=0.765pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.765pF
    sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.919pF, leaf=7.087pF, total=8.006pF
    wire lengths     : top=0.000um, trunk=5945.000um, leaf=41054.000um, total=46999.000um
    hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14012.700um, total=18524.100um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.105ns {25 <= 0.063ns, 16 <= 0.084ns, 65 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 107 CKBD12: 22 CKBD8: 10 CKBD6: 2 CKBD4: 17 CKBD3: 1 CKBD2: 2 CKBD1: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.263, max=0.338, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 83.5% {0.275, 0.332} (wid=0.043 ws=0.037) (gid=0.331 gs=0.098)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.263, max=0.338, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 83.5% {0.275, 0.332} (wid=0.043 ws=0.037) (gid=0.331 gs=0.098)
  CCOpt::Phase::Routing done. (took cpu=0:01:49 real=0:01:49)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 164, tested: 164, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
      cell areas       : b=1383.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1383.840um^2
      cell capacitance : b=0.765pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.765pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.919pF, leaf=7.087pF, total=8.006pF
      wire lengths     : top=0.000um, trunk=5945.000um, leaf=41054.000um, total=46999.000um
      hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14012.700um, total=18524.100um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.105ns {25 <= 0.063ns, 16 <= 0.084ns, 65 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 107 CKBD12: 22 CKBD8: 10 CKBD6: 2 CKBD4: 17 CKBD3: 1 CKBD2: 2 CKBD1: 2 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.263, max=0.338, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 83.5% {0.275, 0.332} (wid=0.043 ws=0.037) (gid=0.331 gs=0.098)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.263, max=0.338, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 83.5% {0.275, 0.332} (wid=0.043 ws=0.037) (gid=0.331 gs=0.098)
    Upsizing to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 164, tested: 164, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
      cell areas       : b=1383.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1383.840um^2
      cell capacitance : b=0.765pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.765pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.919pF, leaf=7.087pF, total=8.006pF
      wire lengths     : top=0.000um, trunk=5945.000um, leaf=41054.000um, total=46999.000um
      hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14012.700um, total=18524.100um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.105ns {25 <= 0.063ns, 16 <= 0.084ns, 65 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 107 CKBD12: 22 CKBD8: 10 CKBD6: 2 CKBD4: 17 CKBD3: 1 CKBD2: 2 CKBD1: 2 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.263, max=0.338, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 83.5% {0.275, 0.332} (wid=0.043 ws=0.037) (gid=0.331 gs=0.098)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.263, max=0.338, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 83.5% {0.275, 0.332} (wid=0.043 ws=0.037) (gid=0.331 gs=0.098)
    Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 164, nets tested: 164, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
      cell areas       : b=1383.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1383.840um^2
      cell capacitance : b=0.765pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.765pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.919pF, leaf=7.087pF, total=8.006pF
      wire lengths     : top=0.000um, trunk=5945.000um, leaf=41054.000um, total=46999.000um
      hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14012.700um, total=18524.100um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.105ns {25 <= 0.063ns, 16 <= 0.084ns, 65 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 107 CKBD12: 22 CKBD8: 10 CKBD6: 2 CKBD4: 17 CKBD3: 1 CKBD2: 2 CKBD1: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.263, max=0.338, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 83.5% {0.275, 0.332} (wid=0.043 ws=0.037) (gid=0.331 gs=0.098)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.263, max=0.338, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 83.5% {0.275, 0.332} (wid=0.043 ws=0.037) (gid=0.331 gs=0.098)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Fixing Skew by cell sizing...
    Resized 2 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              5 [50.0%]            0                   0            0                    0 (0.0%)            5 (100.0%)
    leaf               5 [50.0%]            2 (40.0%)           0            0                    2 (40.0%)           3 (60.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total             10 [100.0%]           2 (20.0%)           0            0                    2 (20.0%)           8 (80.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 8, Area change: 4.320um^2 (0.312%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
      cell areas       : b=1388.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.160um^2
      cell capacitance : b=0.768pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.768pF
      sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.919pF, leaf=7.087pF, total=8.006pF
      wire lengths     : top=0.000um, trunk=5945.000um, leaf=41054.000um, total=46999.000um
      hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14012.700um, total=18524.100um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.105ns {26 <= 0.063ns, 15 <= 0.084ns, 65 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 108 CKBD12: 22 CKBD8: 9 CKBD6: 2 CKBD4: 17 CKBD3: 1 CKBD2: 2 CKBD1: 2 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.263, max=0.337, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 82.2% {0.276, 0.333} (wid=0.043 ws=0.037) (gid=0.327 gs=0.093)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.263, max=0.337, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 82.2% {0.276, 0.333} (wid=0.043 ws=0.037) (gid=0.327 gs=0.093)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.6 real=0:00:00.6)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:10:34 mem=2032.1M) ***
Total net bbox length = 4.612e+05 (2.050e+05 2.562e+05) (ext = 1.545e+04)
Move report: Detail placement moves 9 insts, mean move: 1.58 um, max move: 3.00 um
	Max move on inst (U18759): (108.00, 209.80) --> (109.20, 211.60)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2032.1MB
Summary Report:
Instances move: 9 (out of 35691 movable)
Instances flipped: 0
Mean displacement: 1.58 um
Max displacement: 3.00 um (Instance: U18759) (108, 209.8) -> (109.2, 211.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 4.612e+05 (2.050e+05 2.562e+05) (ext = 1.545e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2032.1MB
*** Finished refinePlace (1:10:35 mem=2032.1M) ***
    Moved 0, flipped 0 and cell swapped 0 of 9555 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:01.3)
    Set dirty flag on 21 insts, 24 nets
  PostConditioning done.
Net route status summary:
  Clock:       164 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=164, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 37146 (unrouted=15, trialRouted=37131, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=15, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after post-conditioning:
    cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
    cell areas       : b=1388.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.160um^2
    cell capacitance : b=0.768pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.768pF
    sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.919pF, leaf=7.087pF, total=8.006pF
    wire lengths     : top=0.000um, trunk=5945.000um, leaf=41054.000um, total=46999.000um
    hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14012.700um, total=18524.100um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.105ns {26 <= 0.063ns, 15 <= 0.084ns, 65 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 108 CKBD12: 22 CKBD8: 9 CKBD6: 2 CKBD4: 17 CKBD3: 1 CKBD2: 2 CKBD1: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.263, max=0.337, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 82.2% {0.276, 0.333} (wid=0.043 ws=0.037) (gid=0.327 gs=0.093)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.263, max=0.337, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 82.2% {0.276, 0.333} (wid=0.043 ws=0.037) (gid=0.327 gs=0.093)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:05.1 real=0:00:05.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        163     1388.160       0.768
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            163     1388.160       0.768
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5945.000
  Leaf      41054.000
  Total     46999.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       4511.400
  Leaf       14012.700
  Total      18524.100
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.664    0.919     1.583
  Leaf     8.823    7.087    15.910
  Total    9.487    8.006    17.493
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  9392     8.720     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       32      0.049       0.024      0.018    0.093    {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}            -
  Leaf        0.105      132      0.081       0.022      0.018    0.105    {26 <= 0.063ns, 15 <= 0.084ns, 65 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}         -
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     108      1088.640
  CKBD12    buffer      22       174.240
  CKBD8     buffer       9        51.840
  CKBD6     buffer       2         8.640
  CKBD4     buffer      17        55.080
  CKBD3     buffer       1         2.520
  CKBD2     buffer       2         4.320
  CKBD1     buffer       2         2.880
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.263     0.337     0.074    0.057*           0.037           0.059           0.310        0.023     82.2% {0.276, 0.333}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.263     0.337     0.074    0.057*           0.037           0.059           0.310        0.023     82.2% {0.276, 0.333}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       Min        0.263    core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_reg_20_/CP
  WC:setup.late    clk/CON       Max        0.337    core_instance_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_15_/CP
  ------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.1 real=0:00:01.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=163, i=0, icg=0, nicg=0, l=0, total=163
  cell areas       : b=1388.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.160um^2
  cell capacitance : b=0.768pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.768pF
  sink capacitance : count=9392, total=8.720pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.919pF, leaf=7.087pF, total=8.006pF
  wire lengths     : top=0.000um, trunk=5945.000um, leaf=41054.000um, total=46999.000um
  hp wire lengths  : top=0.000um, trunk=4511.400um, leaf=14012.700um, total=18524.100um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=32 avg=0.049ns sd=0.024ns min=0.018ns max=0.093ns {21 <= 0.063ns, 8 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=132 avg=0.081ns sd=0.022ns min=0.018ns max=0.105ns {26 <= 0.063ns, 15 <= 0.084ns, 65 <= 0.094ns, 19 <= 0.100ns, 7 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 108 CKBD12: 22 CKBD8: 9 CKBD6: 2 CKBD4: 17 CKBD3: 1 CKBD2: 2 CKBD1: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.263, max=0.337, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 82.2% {0.276, 0.333} (wid=0.043 ws=0.037) (gid=0.327 gs=0.093)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.263, max=0.337, avg=0.310, sd=0.023], skew [0.074 vs 0.057*], 82.2% {0.276, 0.333} (wid=0.043 ws=0.037) (gid=0.327 gs=0.093)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.5 real=0:00:01.5)
Runtime done. (took cpu=0:03:33 real=0:03:33)
Runtime Summary
===============
Clock Runtime:  (40%) Core CTS          82.83 (Init 5.86, Construction 12.33, Implementation 55.17, eGRPC 3.62, PostConditioning 3.72, Other 2.12)
Clock Runtime:  (56%) CTS services     115.87 (RefinePlace 5.90, EarlyGlobalClock 4.53, NanoRoute 103.46, ExtractRC 1.98, TimingAnalysis 0.00)
Clock Runtime:   (3%) Other CTS          6.82 (Init 2.00, CongRepair/EGR-DP 3.68, TimingUpdate 1.14, Other 0.00)
Clock Runtime: (100%) Total            205.53

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1631.9M, totSessionCpu=1:10:38 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1637.4M, totSessionCpu=1:10:46 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2002.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=2002.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2005.5M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2010.93)
Total number of fetched objects 37298
End delay calculation. (MEM=2070.14 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2070.14 CPU=0:00:06.8 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.4 real=0:00:08.0 totSessionCpu=1:10:55 mem=2070.1M)
** Profile ** Overall slacks :  cpu=0:00:08.9, mem=2070.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2070.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.143  | -0.143  |  0.294  |
|           TNS (ns):|-110.480 |-110.480 |  0.000  |
|    Violating Paths:|  2252   |  2252   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.885%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2070.1M
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1660.5M, totSessionCpu=1:10:56 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 35691

Instance distribution across the VT partitions:

 LVT : inst = 13292 (37.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 13292 (37.2%)

 HVT : inst = 22399 (62.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 22399 (62.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 2023.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2023.1M) ***
*** Starting optimizing excluded clock nets MEM= 2023.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2023.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 164 nets with fixed/cover wires excluded.
Info: 164 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:10:57.9/1:12:12.9 (1.0), mem = 2023.1M
(I,S,L,T): WC_VIEW: 105.294, 25.5668, 1.32823, 132.189
(I,S,L,T): WC_VIEW: 105.294, 25.5668, 1.32823, 132.189
*** DrvOpt [finish] : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 1:11:03.5/1:12:18.5 (1.0), mem = 2154.6M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -0.143
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 164 nets with fixed/cover wires excluded.
Info: 164 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:11:05.1/1:12:20.1 (1.0), mem = 2154.6M
(I,S,L,T): WC_VIEW: 105.294, 25.5668, 1.32823, 132.189
*info: 164 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 164 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.143 TNS Slack -110.480 Density 54.89
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   | 0.294|   0.000|
|reg2reg   |-0.143|-110.480|
|HEPG      |-0.143|-110.480|
|All Paths |-0.143|-110.480|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.143ns TNS -110.480ns; HEPG WNS -0.143ns TNS -110.480ns; all paths WNS -0.143ns TNS -110.480ns; Real time 0:04:10
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.143|   -0.143|-110.480| -110.480|    54.89%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.141|   -0.141|-107.047| -107.047|    54.89%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.136|   -0.136|-107.315| -107.315|    54.89%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.127|   -0.127|-106.957| -106.957|    54.89%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.123|   -0.123|-105.623| -105.623|    54.92%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.123|   -0.123|-104.404| -104.404|    54.92%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.123|   -0.123|-103.552| -103.552|    54.92%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.123|   -0.123|-103.292| -103.292|    54.93%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.123|   -0.123|-103.236| -103.236|    54.93%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.123|   -0.123|-103.159| -103.159|    54.94%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.123|   -0.123|-102.077| -102.077|    54.95%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.123|   -0.123|-101.469| -101.469|    54.95%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.123|   -0.123|-100.003| -100.003|    54.95%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.123|   -0.123| -99.997|  -99.997|    54.95%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.123|   -0.123| -97.215|  -97.215|    54.96%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.123|   -0.123| -96.803|  -96.803|    54.97%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.123|   -0.123| -96.789|  -96.789|    54.97%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.123|   -0.123| -93.324|  -93.324|    54.98%|   0:00:02.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.123|   -0.123| -91.960|  -91.960|    55.00%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.123|   -0.123| -91.645|  -91.645|    55.01%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.123|   -0.123| -91.629|  -91.629|    55.01%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.123|   -0.123| -90.310|  -90.310|    55.02%|   0:00:02.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.123|   -0.123| -89.797|  -89.797|    55.06%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.123|   -0.123| -89.796|  -89.796|    55.06%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.123|   -0.123| -89.717|  -89.717|    55.07%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.123|   -0.123| -89.220|  -89.220|    55.08%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.123|   -0.123| -89.211|  -89.211|    55.08%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.123|   -0.123| -87.841|  -87.841|    55.09%|   0:00:02.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.123|   -0.123| -87.435|  -87.435|    55.11%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.123|   -0.123| -87.386|  -87.386|    55.11%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.123|   -0.123| -87.290|  -87.290|    55.12%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.123|   -0.123| -85.294|  -85.294|    55.13%|   0:00:02.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.123|   -0.123| -85.293|  -85.293|    55.13%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.123|   -0.123| -84.802|  -84.802|    55.17%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.123|   -0.123| -84.801|  -84.801|    55.17%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.123|   -0.123| -84.749|  -84.749|    55.17%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.123|   -0.123| -84.724|  -84.724|    55.17%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.123|   -0.123| -84.714|  -84.714|    55.18%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.123|   -0.123| -81.706|  -81.706|    55.19%|   0:00:03.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.123|   -0.123| -80.971|  -80.971|    55.23%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.123|   -0.123| -80.961|  -80.961|    55.23%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.123|   -0.123| -80.905|  -80.905|    55.24%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.123|   -0.123| -80.655|  -80.655|    55.26%|   0:00:02.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_14_/D     |
|  -0.123|   -0.123| -80.546|  -80.546|    55.26%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_14_/D     |
|  -0.123|   -0.123| -80.425|  -80.425|    55.29%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.123|   -0.123| -80.384|  -80.384|    55.29%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.123|   -0.123| -80.344|  -80.344|    55.29%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.123|   -0.123| -80.343|  -80.343|    55.30%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.123|   -0.123| -80.337|  -80.337|    55.30%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
|  -0.123|   -0.123| -80.288|  -80.288|    55.30%|   0:00:01.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_10_/D     |
|  -0.123|   -0.123| -80.287|  -80.287|    55.30%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_10_/D     |
|  -0.123|   -0.123| -80.261|  -80.261|    55.30%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product5_reg_reg_10_/D     |
|  -0.123|   -0.123| -80.261|  -80.261|    55.30%|   0:00:00.0| 2227.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:31.5 real=0:00:31.0 mem=2227.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.6 real=0:00:31.0 mem=2227.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.294|  0.000|
|reg2reg   |-0.123|-80.261|
|HEPG      |-0.123|-80.261|
|All Paths |-0.123|-80.261|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.123ns TNS -80.262ns; HEPG WNS -0.123ns TNS -80.262ns; all paths WNS -0.123ns TNS -80.262ns; Real time 0:04:42
** GigaOpt Optimizer WNS Slack -0.123 TNS Slack -80.261 Density 55.30
*** Starting refinePlace (1:11:47 mem=2227.8M) ***
Total net bbox length = 4.616e+05 (2.053e+05 2.563e+05) (ext = 1.545e+04)
Density distribution unevenness ratio = 29.443%
Move report: Detail placement moves 2737 insts, mean move: 0.53 um, max move: 4.00 um
	Max move on inst (FE_RC_4890_0): (474.40, 218.80) --> (472.20, 220.60)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2227.8MB
Summary Report:
Instances move: 2737 (out of 35608 movable)
Instances flipped: 0
Mean displacement: 0.53 um
Max displacement: 4.00 um (Instance: FE_RC_4890_0) (474.4, 218.8) -> (472.2, 220.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: IND3D1
Total net bbox length = 4.623e+05 (2.058e+05 2.565e+05) (ext = 1.545e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2227.8MB
*** Finished refinePlace (1:11:49 mem=2227.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2227.8M)


Density : 0.5530
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:03.0 mem=2227.8M) ***
** GigaOpt Optimizer WNS Slack -0.123 TNS Slack -80.261 Density 55.30
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.294|  0.000|
|reg2reg   |-0.123|-80.261|
|HEPG      |-0.123|-80.261|
|All Paths |-0.123|-80.261|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 164 constrained nets 
Layer 7 has 195 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:35.5 real=0:00:35.0 mem=2227.8M) ***

(I,S,L,T): WC_VIEW: 106.006, 25.989, 1.34936, 133.344
*** SetupOpt [finish] : cpu/real = 0:00:45.2/0:00:45.1 (1.0), totSession cpu/real = 1:11:50.3/1:13:05.3 (1.0), mem = 2192.7M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 164 nets with fixed/cover wires excluded.
Info: 164 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:11:50.5/1:13:05.5 (1.0), mem = 2088.7M
(I,S,L,T): WC_VIEW: 106.006, 25.989, 1.34936, 133.344
*info: 164 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 164 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.123 TNS Slack -80.261 Density 55.30
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.294|  0.000|
|reg2reg   |-0.123|-80.261|
|HEPG      |-0.123|-80.261|
|All Paths |-0.123|-80.261|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.123ns TNS -80.262ns; HEPG WNS -0.123ns TNS -80.262ns; all paths WNS -0.123ns TNS -80.262ns; Real time 0:04:55
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.123|   -0.123| -80.261|  -80.261|    55.30%|   0:00:00.0| 2127.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.119|   -0.119| -79.647|  -79.647|    55.30%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.111|   -0.111| -78.988|  -78.988|    55.30%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.110|   -0.110| -78.565|  -78.565|    55.30%|   0:00:06.0| 2168.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.105|   -0.105| -79.003|  -79.003|    55.30%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.100|   -0.100| -78.233|  -78.233|    55.31%|   0:00:03.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.100|   -0.100| -78.195|  -78.195|    55.31%|   0:00:08.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.095|   -0.095| -77.781|  -77.781|    55.31%|   0:00:03.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.095|   -0.095| -77.726|  -77.726|    55.31%|   0:00:04.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.089|   -0.089| -76.829|  -76.829|    55.31%|   0:00:01.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -0.089|   -0.089| -76.396|  -76.396|    55.31%|   0:00:12.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -0.086|   -0.086| -75.548|  -75.548|    55.32%|   0:00:01.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.086|   -0.086| -74.925|  -74.925|    55.32%|   0:00:07.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.083|   -0.083| -74.142|  -74.142|    55.33%|   0:00:02.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -0.083|   -0.083| -73.766|  -73.766|    55.33%|   0:00:09.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -0.080|   -0.080| -72.732|  -72.732|    55.34%|   0:00:02.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.080|   -0.080| -71.773|  -71.773|    55.35%|   0:00:08.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.080|   -0.080| -71.769|  -71.769|    55.35%|   0:00:01.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.080|   -0.080| -71.528|  -71.528|    55.35%|   0:00:03.0| 2219.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.080|   -0.080| -71.461|  -71.461|    55.36%|   0:00:09.0| 2219.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_17_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 37414
End delay calculation. (MEM=0 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:07.0 REAL=0:00:07.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:10.4/0:00:10.4 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 10 and inserted 19 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.068|   -0.068| -17.759|  -17.759|    55.37%|   0:00:20.0| 2261.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.067|   -0.067| -18.322|  -18.322|    55.37%|   0:00:01.0| 2261.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_10_/D     |
|  -0.062|   -0.062| -17.919|  -17.919|    55.37%|   0:00:02.0| 2261.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_10_/D     |
|  -0.056|   -0.056| -17.975|  -17.975|    55.38%|   0:00:02.0| 2261.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.056|   -0.056| -18.251|  -18.251|    55.38%|   0:00:01.0| 2261.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.054|   -0.054| -18.089|  -18.089|    55.38%|   0:00:03.0| 2261.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -0.054|   -0.054| -18.065|  -18.065|    55.38%|   0:00:01.0| 2261.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -0.053|   -0.053| -17.897|  -17.897|    55.39%|   0:00:00.0| 2261.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -0.053|   -0.053| -17.501|  -17.501|    55.39%|   0:00:00.0| 2261.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.048|   -0.048| -13.908|  -13.908|    55.41%|   0:00:14.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.048|   -0.048| -13.891|  -13.891|    55.41%|   0:00:00.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.045|   -0.045| -14.349|  -14.349|    55.43%|   0:00:08.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.045|   -0.045| -13.966|  -13.966|    55.43%|   0:00:09.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.045|   -0.045| -13.956|  -13.956|    55.43%|   0:00:00.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.044|   -0.044| -13.963|  -13.963|    55.45%|   0:00:00.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.041|   -0.041| -13.788|  -13.788|    55.45%|   0:00:01.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.041|   -0.041| -13.545|  -13.545|    55.45%|   0:00:06.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.040|   -0.040| -13.290|  -13.290|    55.47%|   0:00:00.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.040|   -0.040| -13.262|  -13.262|    55.47%|   0:00:06.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.039|   -0.039| -13.440|  -13.440|    55.48%|   0:00:00.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.039|   -0.039| -13.425|  -13.425|    55.48%|   0:00:06.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.039|   -0.039| -13.383|  -13.383|    55.48%|   0:00:00.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.039|   -0.039| -13.380|  -13.380|    55.48%|   0:00:00.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.039|   -0.039| -13.374|  -13.374|    55.49%|   0:00:00.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_13_/D     |
|  -0.039|   -0.039| -13.367|  -13.367|    55.49%|   0:00:00.0| 2288.5M|        NA|       NA| NA                                                 |
|  -0.039|   -0.039| -13.367|  -13.367|    55.49%|   0:00:00.0| 2288.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:41 real=0:02:41 mem=2288.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:41 real=0:02:41 mem=2288.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.206|  0.000|
|reg2reg   |-0.039|-13.367|
|HEPG      |-0.039|-13.367|
|All Paths |-0.039|-13.367|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.039ns TNS -13.368ns; HEPG WNS -0.039ns TNS -13.368ns; all paths WNS -0.039ns TNS -13.368ns; Real time 0:07:38
** GigaOpt Optimizer WNS Slack -0.039 TNS Slack -13.367 Density 55.49
*** Starting refinePlace (1:14:42 mem=2288.5M) ***
Total net bbox length = 4.635e+05 (2.063e+05 2.572e+05) (ext = 1.545e+04)
Density distribution unevenness ratio = 29.444%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2288.5MB
Move report: Detail placement moves 1918 insts, mean move: 0.64 um, max move: 4.20 um
	Max move on inst (FE_RC_5011_0): (551.20, 251.20) --> (548.80, 249.40)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2293.1MB
Summary Report:
Instances move: 1918 (out of 35798 movable)
Instances flipped: 0
Mean displacement: 0.64 um
Max displacement: 4.20 um (Instance: FE_RC_5011_0) (551.2, 251.2) -> (548.8, 249.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 4.641e+05 (2.068e+05 2.573e+05) (ext = 1.545e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2293.1MB
*** Finished refinePlace (1:14:43 mem=2293.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2293.1M)


Density : 0.5556
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2293.1M) ***
** GigaOpt Optimizer WNS Slack -0.039 TNS Slack -13.367 Density 55.56
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.206|  0.000|
|reg2reg   |-0.039|-13.367|
|HEPG      |-0.039|-13.367|
|All Paths |-0.039|-13.367|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -0.039ns TNS -13.368ns; HEPG WNS -0.039ns TNS -13.368ns; all paths WNS -0.039ns TNS -13.368ns; Real time 0:07:40
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.039|   -0.039| -13.367|  -13.367|    55.56%|   0:00:00.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.038|   -0.038| -12.683|  -12.683|    55.56%|   0:00:20.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.038|   -0.038| -12.446|  -12.446|    55.56%|   0:00:11.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_11_/D     |
|  -0.036|   -0.036| -12.269|  -12.269|    55.57%|   0:00:00.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.036|   -0.036| -11.707|  -11.707|    55.58%|   0:00:21.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.034|   -0.034| -11.722|  -11.722|    55.60%|   0:00:03.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.034|   -0.034| -11.427|  -11.427|    55.59%|   0:00:14.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.034|   -0.034| -11.365|  -11.365|    55.59%|   0:00:00.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.030|   -0.030| -11.243|  -11.243|    55.61%|   0:00:02.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.030|   -0.030| -10.570|  -10.570|    55.60%|   0:00:29.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.030|   -0.030| -10.328|  -10.328|    55.60%|   0:00:02.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.028|   -0.028|  -9.147|   -9.147|    55.66%|   0:00:03.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.028|   -0.028|  -8.553|   -8.553|    55.66%|   0:00:14.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
|  -0.028|   -0.028|  -8.509|   -8.509|    55.66%|   0:00:02.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
|  -0.028|   -0.028|  -8.154|   -8.154|    55.71%|   0:00:03.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
|  -0.026|   -0.026|  -7.738|   -7.738|    55.73%|   0:00:02.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.026|   -0.026|  -7.292|   -7.292|    55.73%|   0:00:20.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.026|   -0.026|  -7.286|   -7.286|    55.73%|   0:00:00.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.026|   -0.026|  -7.087|   -7.087|    55.76%|   0:00:02.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.026|   -0.026|  -6.920|   -6.920|    55.76%|   0:00:01.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.026|   -0.026|  -6.918|   -6.918|    55.76%|   0:00:02.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.026|   -0.026|  -6.914|   -6.914|    55.76%|   0:00:01.0| 2293.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.023|   -0.023|  -6.753|   -6.753|    55.76%|   0:00:55.0| 2308.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_12_/D     |
|  -0.021|   -0.021|  -6.718|   -6.718|    55.76%|   0:00:03.0| 2308.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_12_/D     |
|  -0.021|   -0.021|  -5.969|   -5.969|    55.77%|   0:00:44.0| 2308.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_12_/D     |
|  -0.021|   -0.021|  -5.921|   -5.921|    55.77%|   0:00:01.0| 2308.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_12_/D     |
|  -0.020|   -0.020|  -5.271|   -5.271|    55.86%|   0:00:04.0| 2308.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
|  -0.021|   -0.021|  -4.803|   -4.803|    55.87%|   0:00:02.0| 2308.7M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
|  -0.020|   -0.020|  -4.767|   -4.767|    55.87%|   0:00:00.0| 2308.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.021|   -0.021|  -4.569|   -4.569|    55.88%|   0:00:08.0| 2308.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.021|   -0.021|  -4.447|   -4.447|    55.89%|   0:00:01.0| 2308.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.021|   -0.021|  -4.491|   -4.491|    55.91%|   0:00:08.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.021|   -0.021|  -4.457|   -4.457|    55.91%|   0:00:00.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.021|   -0.021|  -4.457|   -4.457|    55.92%|   0:00:01.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.021|   -0.021|  -4.457|   -4.457|    55.92%|   0:00:00.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:39 real=0:04:39 mem=2315.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:39 real=0:04:39 mem=2315.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.206| 0.000|
|reg2reg   |-0.021|-4.457|
|HEPG      |-0.021|-4.457|
|All Paths |-0.021|-4.457|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -0.021ns TNS -4.456ns; HEPG WNS -0.021ns TNS -4.456ns; all paths WNS -0.021ns TNS -4.456ns; Real time 0:12:19
** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -4.457 Density 55.92
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:19:23.4/1:20:38.5 (1.0), mem = 2315.7M
(I,S,L,T): WC_VIEW: 106.738, 26.5856, 1.36857, 134.692
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.021  TNS Slack -4.457 Density 55.92
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.92%|        -|  -0.021|  -4.457|   0:00:00.0| 2315.7M|
|    55.83%|      152|  -0.021|  -4.630|   0:00:03.0| 2315.7M|
|    55.28%|     1434|  -0.024|  -3.903|   0:00:11.0| 2315.7M|
|    55.26%|       78|  -0.024|  -3.903|   0:00:02.0| 2315.7M|
|    55.25%|        4|  -0.024|  -3.904|   0:00:00.0| 2315.7M|
|    55.25%|        0|  -0.024|  -3.904|   0:00:00.0| 2315.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.024  TNS Slack -3.904 Density 55.25
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 189 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:18.5) (real = 0:00:18.0) **
(I,S,L,T): WC_VIEW: 105.939, 26.1544, 1.33316, 133.426
*** AreaOpt [finish] : cpu/real = 0:00:18.8/0:00:18.7 (1.0), totSession cpu/real = 1:19:42.2/1:20:57.2 (1.0), mem = 2315.7M
End: Area Reclaim Optimization (cpu=0:00:19, real=0:00:19, mem=2315.70M, totSessionCpu=1:19:42).
*** Starting refinePlace (1:19:43 mem=2315.7M) ***
Total net bbox length = 4.665e+05 (2.080e+05 2.586e+05) (ext = 1.544e+04)
Density distribution unevenness ratio = 29.435%
Density distribution unevenness ratio = 29.408%
Move report: Timing Driven Placement moves 2056 insts, mean move: 3.86 um, max move: 30.80 um
	Max move on inst (FE_RC_2512_0): (243.60, 296.20) --> (241.60, 267.40)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2327.1MB
Move report: Detail placement moves 3886 insts, mean move: 0.62 um, max move: 5.60 um
	Max move on inst (FE_RC_5220_0): (211.20, 202.60) --> (207.40, 204.40)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2327.1MB
Summary Report:
Instances move: 4774 (out of 36014 movable)
Instances flipped: 32
Mean displacement: 2.06 um
Max displacement: 30.60 um (Instance: FE_RC_2512_0) (243.6, 296.2) -> (241.8, 267.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.685e+05 (2.098e+05 2.587e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 2327.1MB
*** Finished refinePlace (1:19:46 mem=2327.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2327.1M)


Density : 0.5526
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:04.0 mem=2327.1M) ***
** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -3.820 Density 55.26
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.026| 0.000|
|reg2reg   |-0.022|-3.820|
|HEPG      |-0.022|-3.820|
|All Paths |-0.022|-3.820|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -0.022ns TNS -3.819ns; HEPG WNS -0.022ns TNS -3.819ns; all paths WNS -0.022ns TNS -3.819ns; Real time 0:12:43
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -3.820|   -3.820|    55.26%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.016|   -0.016|  -2.869|   -2.869|    55.33%|   0:02:03.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.016|   -0.016|  -2.868|   -2.868|    55.33%|   0:00:06.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.014|   -0.014|  -2.530|   -2.530|    55.36%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.014|   -0.014|  -2.375|   -2.375|    55.35%|   0:01:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.014|   -0.014|  -2.369|   -2.369|    55.35%|   0:00:02.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.013|   -0.013|  -2.331|   -2.331|    55.42%|   0:00:04.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -0.013|   -0.013|  -2.018|   -2.018|    55.42%|   0:00:25.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -0.011|   -0.011|  -1.651|   -1.651|    55.47%|   0:00:06.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.011|   -0.011|  -1.594|   -1.594|    55.47%|   0:00:26.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.011|   -0.011|  -1.592|   -1.592|    55.47%|   0:00:02.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q9_reg_15_/D                                       |
|  -0.012|   -0.012|  -1.387|   -1.387|    55.56%|   0:00:10.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product4_reg_reg_14_/D     |
|  -0.011|   -0.011|  -1.367|   -1.367|    55.56%|   0:00:02.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.011|   -0.011|  -1.349|   -1.349|    55.56%|   0:00:01.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.011|   -0.011|  -1.282|   -1.282|    55.61%|   0:00:23.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -1.282|   -1.282|    55.63%|   0:00:03.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -1.281|   -1.281|    55.64%|   0:00:01.0| 2327.1M|        NA|       NA| NA                                                 |
|  -0.012|   -0.012|  -1.279|   -1.279|    55.64%|   0:00:00.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -1.283|   -1.283|    55.66%|   0:00:03.0| 2327.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:59 real=0:04:59 mem=2327.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:59 real=0:04:59 mem=2327.1M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.026| 0.000|
|reg2reg   |-0.012|-1.283|
|HEPG      |-0.012|-1.283|
|All Paths |-0.012|-1.283|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -0.012ns TNS -1.283ns; HEPG WNS -0.012ns TNS -1.283ns; all paths WNS -0.012ns TNS -1.283ns; Real time 0:17:42
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -1.283 Density 55.66
*** Starting refinePlace (1:24:48 mem=2327.1M) ***
Total net bbox length = 4.702e+05 (2.108e+05 2.594e+05) (ext = 1.544e+04)
Density distribution unevenness ratio = 29.423%
Density distribution unevenness ratio = 29.425%
Move report: Timing Driven Placement moves 4435 insts, mean move: 4.02 um, max move: 65.20 um
	Max move on inst (FE_RC_5139_0): (440.60, 238.60) --> (434.80, 298.00)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2331.1MB
Move report: Detail placement moves 8097 insts, mean move: 1.09 um, max move: 11.40 um
	Max move on inst (FE_RC_4457_0): (166.20, 343.00) --> (177.60, 343.00)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2331.1MB
Summary Report:
Instances move: 9573 (out of 36369 movable)
Instances flipped: 2467
Mean displacement: 2.59 um
Max displacement: 65.00 um (Instance: FE_RC_5139_0) (440.6, 238.6) -> (435, 298)
	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
Total net bbox length = 4.630e+05 (2.043e+05 2.587e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:07.4 REAL: 0:00:07.0 MEM: 2331.1MB
*** Finished refinePlace (1:24:55 mem=2331.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2331.1M)


Density : 0.5566
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.7 real=0:00:09.0 mem=2331.1M) ***
** GigaOpt Optimizer WNS Slack -0.028 TNS Slack -2.210 Density 55.66
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.028|   -0.028|  -2.210|   -2.210|    55.66%|   0:00:00.0| 2331.1M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.023|   -0.023|  -1.294|   -1.294|    55.66%|   0:00:00.0| 2331.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_11_/D     |
|  -0.015|   -0.015|  -1.263|   -1.263|    55.66%|   0:00:02.0| 2331.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product2_reg_reg_10_/D     |
|  -0.012|   -0.012|  -1.237|   -1.237|    55.67%|   0:00:01.0| 2329.1M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -1.218|   -1.218|    55.67%|   0:00:04.0| 2320.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -1.094|   -1.094|    55.67%|   0:00:00.0| 2320.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -1.092|   -1.092|    55.67%|   0:00:00.0| 2320.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -1.079|   -1.079|    55.68%|   0:00:00.0| 2320.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -1.077|   -1.077|    55.68%|   0:00:00.0| 2320.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -1.077|   -1.077|    55.68%|   0:00:00.0| 2320.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.9 real=0:00:07.0 mem=2320.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.0 real=0:00:09.0 mem=2320.6M) ***
*** Starting refinePlace (1:25:05 mem=2320.6M) ***
Total net bbox length = 4.633e+05 (2.044e+05 2.589e+05) (ext = 1.544e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2320.6MB
Summary Report:
Instances move: 0 (out of 36378 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.633e+05 (2.044e+05 2.589e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2320.6MB
*** Finished refinePlace (1:25:06 mem=2320.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2320.6M)


Density : 0.5568
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=2320.6M) ***
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -1.077 Density 55.68
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.026| 0.000|
|reg2reg   |-0.012|-1.077|
|HEPG      |-0.012|-1.077|
|All Paths |-0.012|-1.077|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:13:07 real=0:13:07 mem=2320.6M) ***

(I,S,L,T): WC_VIEW: 106.421, 26.5568, 1.34859, 134.327
*** SetupOpt [finish] : cpu/real = 0:13:16.9/0:13:16.5 (1.0), totSession cpu/real = 1:25:07.4/1:26:22.0 (1.0), mem = 2285.5M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 164 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:25:07.6/1:26:22.2 (1.0), mem = 2200.5M
(I,S,L,T): WC_VIEW: 106.421, 26.5568, 1.34859, 134.327
*info: 192 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 164 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -1.077 Density 55.68
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.026| 0.000|
|reg2reg   |-0.012|-1.077|
|HEPG      |-0.012|-1.077|
|All Paths |-0.012|-1.077|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.012ns TNS -1.077ns; HEPG WNS -0.012ns TNS -1.077ns; all paths WNS -0.012ns TNS -1.077ns; Real time 0:18:12
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.012|   -0.012|  -1.077|   -1.077|    55.68%|   0:00:00.0| 2237.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -0.688|   -0.688|    55.69%|   0:03:51.0| 2320.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.012|   -0.012|  -0.677|   -0.677|    55.69%|   0:00:01.0| 2320.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_11_/D     |
|  -0.011|   -0.011|  -0.627|   -0.627|    55.84%|   0:00:29.0| 2320.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.011|   -0.011|  -0.599|   -0.599|    55.84%|   0:00:02.0| 2320.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.011|   -0.011|  -0.596|   -0.596|    55.84%|   0:00:52.0| 2320.0M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.011|   -0.011|  -0.565|   -0.565|    55.94%|   0:00:10.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.011|   -0.011|  -0.561|   -0.561|    55.94%|   0:00:14.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.011|   -0.011|  -0.557|   -0.557|    55.99%|   0:00:05.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.011|   -0.011|  -0.557|   -0.557|    55.99%|   0:00:00.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.011|   -0.011|  -0.555|   -0.555|    56.04%|   0:01:37.0| 2329.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
|  -0.011|   -0.011|  -0.518|   -0.518|    56.21%|   0:00:20.0| 2332.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product0_reg_reg_12_/D     |
|  -0.011|   -0.011|  -0.519|   -0.519|    56.39%|   0:02:00.0| 2343.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_14_/D     |
|  -0.011|   -0.011|  -0.509|   -0.509|    56.45%|   0:00:08.0| 2343.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q15_reg_13_/D                                      |
|  -0.011|   -0.011|  -0.509|   -0.509|    56.49%|   0:00:28.0| 2343.6M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:18 real=0:10:17 mem=2343.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:18 real=0:10:17 mem=2343.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.026| 0.000|
|reg2reg   |-0.011|-0.509|
|HEPG      |-0.011|-0.509|
|All Paths |-0.011|-0.509|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.011ns TNS -0.509ns; HEPG WNS -0.011ns TNS -0.509ns; all paths WNS -0.011ns TNS -0.509ns; Real time 0:28:30
** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.509 Density 56.49
*** Starting refinePlace (1:35:36 mem=2343.6M) ***
Total net bbox length = 4.684e+05 (2.072e+05 2.612e+05) (ext = 1.544e+04)
Density distribution unevenness ratio = 29.449%
Density distribution unevenness ratio = 29.444%
Move report: Timing Driven Placement moves 7476 insts, mean move: 4.31 um, max move: 73.00 um
	Max move on inst (FE_RC_5064_0): (386.60, 159.40) --> (418.20, 200.80)
	Runtime: CPU: 0:00:04.5 REAL: 0:00:05.0 MEM: 2359.9MB
Move report: Detail placement moves 10718 insts, mean move: 0.89 um, max move: 13.80 um
	Max move on inst (FE_RC_6734_0): (325.60, 380.80) --> (339.40, 380.80)
	Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 2368.9MB
Summary Report:
Instances move: 12980 (out of 37061 movable)
Instances flipped: 418
Mean displacement: 2.95 um
Max displacement: 71.80 um (Instance: FE_RC_5064_0) (386.6, 159.4) -> (417, 200.8)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 4.656e+05 (2.051e+05 2.605e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 2368.9MB
*** Finished refinePlace (1:35:45 mem=2368.9M) ***
Finished re-routing un-routed nets (0:00:00.1 2368.9M)


Density : 0.5649
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.1 real=0:00:10.0 mem=2368.9M) ***
** GigaOpt Optimizer WNS Slack -0.078 TNS Slack -2.162 Density 56.49
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.078|   -0.078|  -2.162|   -2.162|    56.49%|   0:00:00.0| 2368.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.043|   -0.043|  -1.168|   -1.168|    56.49%|   0:00:00.0| 2368.9M|   WC_VIEW|  reg2reg| core_instance_psum_mem_instance_memory13_reg_116_/ |
|        |         |        |         |          |            |        |          |         | D                                                  |
|  -0.015|   -0.015|  -0.959|   -0.959|    56.49%|   0:00:00.0| 2368.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.013|   -0.013|  -0.729|   -0.729|    56.49%|   0:00:01.0| 2368.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.011|   -0.011|  -0.575|   -0.575|    56.49%|   0:00:02.0| 2367.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.011|   -0.011|  -0.572|   -0.572|    56.49%|   0:00:00.0| 2367.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.011|   -0.011|  -0.512|   -0.512|    56.49%|   0:00:00.0| 2367.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
|  -0.011|   -0.011|  -0.512|   -0.512|    56.49%|   0:00:00.0| 2367.4M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product6_reg_reg_13_/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:03.0 mem=2367.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:03.0 mem=2367.4M) ***
** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.512 Density 56.49
*** Starting refinePlace (1:35:51 mem=2367.4M) ***
Total net bbox length = 4.658e+05 (2.052e+05 2.606e+05) (ext = 1.544e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2367.4MB
Summary Report:
Instances move: 0 (out of 37064 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.658e+05 (2.052e+05 2.606e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2367.4MB
*** Finished refinePlace (1:35:52 mem=2367.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2367.4M)


Density : 0.5649
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:03.0 mem=2367.4M) ***
** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.530 Density 56.49
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.026| 0.000|
|reg2reg   |-0.011|-0.530|
|HEPG      |-0.011|-0.530|
|All Paths |-0.011|-0.530|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 192 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:10:36 real=0:10:35 mem=2367.4M) ***

(I,S,L,T): WC_VIEW: 107.405, 27.2999, 1.38366, 136.088
*** SetupOpt [finish] : cpu/real = 0:10:45.4/0:10:44.6 (1.0), totSession cpu/real = 1:35:52.9/1:37:06.8 (1.0), mem = 2332.3M
End: GigaOpt Optimization in TNS mode
Info: 164 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:53.8/1:37:07.6 (1.0), mem = 2268.4M
(I,S,L,T): WC_VIEW: 107.405, 27.2999, 1.38366, 136.088
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.011  TNS Slack -0.530 Density 56.49
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.49%|        -|  -0.011|  -0.530|   0:00:00.0| 2268.4M|
|    56.47%|      131|  -0.011|  -0.518|   0:00:10.0| 2308.1M|
|    56.47%|        2|  -0.011|  -0.518|   0:00:01.0| 2308.1M|
|    56.47%|      115|  -0.011|  -0.414|   0:00:01.0| 2308.1M|
|    56.37%|      144|  -0.011|  -0.386|   0:00:03.0| 2308.1M|
|    56.17%|      675|  -0.009|  -0.356|   0:00:07.0| 2308.1M|
|    56.15%|       44|  -0.009|  -0.356|   0:00:01.0| 2308.1M|
|    56.15%|        3|  -0.009|  -0.356|   0:00:00.0| 2308.1M|
|    56.15%|        0|  -0.009|  -0.356|   0:00:01.0| 2308.1M|
|    56.15%|        0|  -0.009|  -0.356|   0:00:00.0| 2308.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.009  TNS Slack -0.356 Density 56.15
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 77 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:26.1) (real = 0:00:26.0) **
*** Starting refinePlace (1:36:20 mem=2324.1M) ***
Total net bbox length = 4.654e+05 (2.052e+05 2.601e+05) (ext = 1.544e+04)
Move report: Detail placement moves 118 insts, mean move: 1.51 um, max move: 5.60 um
	Max move on inst (U11168): (364.20, 269.20) --> (364.40, 274.60)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2327.1MB
Summary Report:
Instances move: 118 (out of 36770 movable)
Instances flipped: 0
Mean displacement: 1.51 um
Max displacement: 5.60 um (Instance: U11168) (364.2, 269.2) -> (364.4, 274.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 4.656e+05 (2.053e+05 2.602e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2327.1MB
*** Finished refinePlace (1:36:21 mem=2327.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2327.1M)


Density : 0.5615
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2327.1M) ***
(I,S,L,T): WC_VIEW: 106.998, 26.9307, 1.36874, 135.297
*** AreaOpt [finish] : cpu/real = 0:00:28.5/0:00:28.5 (1.0), totSession cpu/real = 1:36:22.3/1:37:36.1 (1.0), mem = 2327.1M
End: Area Reclaim Optimization (cpu=0:00:29, real=0:00:29, mem=2251.04M, totSessionCpu=1:36:22).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2278.14 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2278.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 164  Num Prerouted Wires = 30905
[NR-eGR] Read numTotalNets=38464  numIgnoredNets=164
[NR-eGR] There are 28 clock nets ( 28 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38272 
[NR-eGR] Rule id: 1  Nets: 28 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 77 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.128200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 28 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 5.310000e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 38195 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.04% V. EstWL: 5.497308e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       197( 0.20%)        23( 0.02%)   ( 0.22%) 
[NR-eGR]      M3  (3)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       122( 0.14%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              325( 0.05%)        23( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 133808
[NR-eGR]     M2  (2V) length: 2.333389e+05um, number of vias: 190748
[NR-eGR]     M3  (3H) length: 2.511294e+05um, number of vias: 19090
[NR-eGR]     M4  (4V) length: 8.809657e+04um, number of vias: 4280
[NR-eGR]     M5  (5H) length: 2.804170e+04um, number of vias: 1506
[NR-eGR]     M6  (6V) length: 1.366468e+04um, number of vias: 431
[NR-eGR]     M7  (7H) length: 1.180800e+03um, number of vias: 549
[NR-eGR]     M8  (8V) length: 4.057520e+03um, number of vias: 0
[NR-eGR] Total length: 6.195096e+05um, number of vias: 350412
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.806000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.91 sec, Real: 1.91 sec, Curr Mem: 2231.10 MB )
Extraction called for design 'fullchip' of instances=36917 and nets=38480 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2223.102M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2224.77)
Total number of fetched objects 38468
End delay calculation. (MEM=2283.98 CPU=0:00:05.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2283.98 CPU=0:00:07.4 REAL=0:00:07.0)
Begin: GigaOpt postEco DRV Optimization
Info: 164 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:36:36.9/1:37:50.7 (1.0), mem = 2284.0M
(I,S,L,T): WC_VIEW: 107.002, 27.012, 1.36874, 135.383
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.03|    -1.72|       0|       0|       0|  56.15|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.03|    -1.72|       0|       0|       0|  56.15| 0:00:00.0|  2306.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2306.3M) ***

(I,S,L,T): WC_VIEW: 107.002, 27.012, 1.36874, 135.383
*** DrvOpt [finish] : cpu/real = 0:00:07.2/0:00:07.2 (1.0), totSession cpu/real = 1:36:44.1/1:37:57.8 (1.0), mem = 2287.3M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.009 -> -0.025 (bump = 0.016)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 164 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:36:44.6/1:37:58.3 (1.0), mem = 2287.3M
(I,S,L,T): WC_VIEW: 107.002, 27.012, 1.36874, 135.383
*info: 192 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 164 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.025 TNS Slack -1.720 Density 56.15
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.016| 0.000|
|reg2reg   |-0.025|-1.720|
|HEPG      |-0.025|-1.720|
|All Paths |-0.025|-1.720|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.025ns TNS -1.718ns; HEPG WNS -0.025ns TNS -1.718ns; all paths WNS -0.025ns TNS -1.718ns; Real time 0:29:47
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.025|   -0.025|  -1.720|   -1.720|    56.15%|   0:00:00.0| 2322.3M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product7_reg_reg_11_/D     |
|  -0.016|   -0.016|  -1.437|   -1.437|    56.16%|   0:00:08.0| 2360.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.016|   -0.016|  -1.435|   -1.435|    56.16%|   0:00:00.0| 2360.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.016|   -0.016|  -1.435|   -1.435|    56.16%|   0:00:00.0| 2360.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:08.0 mem=2360.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:08.0 mem=2360.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.016| 0.000|
|reg2reg   |-0.016|-1.435|
|HEPG      |-0.016|-1.435|
|All Paths |-0.016|-1.435|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.016ns TNS -1.433ns; HEPG WNS -0.016ns TNS -1.433ns; all paths WNS -0.016ns TNS -1.433ns; Real time 0:29:56
** GigaOpt Optimizer WNS Slack -0.016 TNS Slack -1.435 Density 56.16
*** Starting refinePlace (1:37:02 mem=2360.5M) ***
Total net bbox length = 4.657e+05 (2.054e+05 2.603e+05) (ext = 1.544e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2360.5MB
Summary Report:
Instances move: 0 (out of 36783 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.657e+05 (2.054e+05 2.603e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2360.5MB
*** Finished refinePlace (1:37:03 mem=2360.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2360.5M)


Density : 0.5616
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2360.5M) ***
** GigaOpt Optimizer WNS Slack -0.016 TNS Slack -1.435 Density 56.16
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.016| 0.000|
|reg2reg   |-0.016|-1.435|
|HEPG      |-0.016|-1.435|
|All Paths |-0.016|-1.435|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:11.6 real=0:00:12.0 mem=2360.5M) ***

(I,S,L,T): WC_VIEW: 107.016, 27.0218, 1.36913, 135.407
*** SetupOpt [finish] : cpu/real = 0:00:20.1/0:00:20.0 (1.0), totSession cpu/real = 1:37:04.6/1:38:18.4 (1.0), mem = 2325.4M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.009 -> -0.016 (bump = 0.007)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.356 -> -1.435
Begin: GigaOpt TNS recovery
Info: 164 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:37:05.4/1:38:19.2 (1.0), mem = 2325.4M
(I,S,L,T): WC_VIEW: 107.016, 27.0218, 1.36913, 135.407
*info: 192 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 164 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.016 TNS Slack -1.435 Density 56.16
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.016| 0.000|
|reg2reg   |-0.016|-1.435|
|HEPG      |-0.016|-1.435|
|All Paths |-0.016|-1.435|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.016ns TNS -1.433ns; HEPG WNS -0.016ns TNS -1.433ns; all paths WNS -0.016ns TNS -1.433ns; Real time 0:30:08
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.016|   -0.016|  -1.435|   -1.435|    56.16%|   0:00:00.0| 2360.5M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.016|   -0.016|  -0.897|   -0.897|    56.17%|   0:00:05.0| 2359.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.017|   -0.017|  -0.726|   -0.726|    56.18%|   0:00:00.0| 2359.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.017|   -0.017|  -0.664|   -0.664|    56.18%|   0:00:01.0| 2359.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.017|   -0.017|  -0.656|   -0.656|    56.18%|   0:00:00.0| 2359.2M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
|  -0.017|   -0.017|  -0.656|   -0.656|    56.18%|   0:00:00.0| 2359.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:06.0 mem=2359.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.4 real=0:00:06.0 mem=2359.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.016| 0.000|
|reg2reg   |-0.017|-0.656|
|HEPG      |-0.017|-0.656|
|All Paths |-0.017|-0.656|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.017ns TNS -0.657ns; HEPG WNS -0.017ns TNS -0.657ns; all paths WNS -0.017ns TNS -0.657ns; Real time 0:30:15
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.656 Density 56.18
*** Starting refinePlace (1:37:21 mem=2359.2M) ***
Total net bbox length = 4.658e+05 (2.054e+05 2.604e+05) (ext = 1.544e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2359.2MB
Summary Report:
Instances move: 0 (out of 36793 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.658e+05 (2.054e+05 2.604e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2359.2MB
*** Finished refinePlace (1:37:22 mem=2359.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2359.2M)


Density : 0.5618
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2359.2M) ***
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.656 Density 56.18
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.016| 0.000|
|reg2reg   |-0.017|-0.656|
|HEPG      |-0.017|-0.656|
|All Paths |-0.017|-0.656|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:09.7 real=0:00:10.0 mem=2359.2M) ***

(I,S,L,T): WC_VIEW: 107.047, 27.0423, 1.37004, 135.459
*** SetupOpt [finish] : cpu/real = 0:00:18.2/0:00:18.2 (1.0), totSession cpu/real = 1:37:23.6/1:38:37.3 (1.0), mem = 2324.1M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.239%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 164 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:37:23.8/1:38:37.5 (1.0), mem = 2324.1M
(I,S,L,T): WC_VIEW: 107.047, 27.0423, 1.37004, 135.459
*info: 192 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
*info: 164 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.656 Density 56.18
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.016| 0.000|
|reg2reg   |-0.017|-0.656|
|HEPG      |-0.017|-0.656|
|All Paths |-0.017|-0.656|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.017ns TNS -0.657ns; HEPG WNS -0.017ns TNS -0.657ns; all paths WNS -0.017ns TNS -0.657ns; Real time 0:30:27
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -0.017|  -0.656|   -0.656|    56.18%|   0:00:00.0| 2359.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
|  -0.017|   -0.017|  -0.656|   -0.656|    56.18%|   0:00:00.0| 2359.2M|   WC_VIEW|  reg2reg| core_instance_mac_array_instance_col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst_mac_8in_instance_product1_reg_reg_13_/D     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2359.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2359.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.016| 0.000|
|reg2reg   |-0.017|-0.656|
|HEPG      |-0.017|-0.656|
|All Paths |-0.017|-0.656|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.017ns TNS -0.657ns; HEPG WNS -0.017ns TNS -0.657ns; all paths WNS -0.017ns TNS -0.657ns; Real time 0:30:27
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.016| 0.000|
|reg2reg   |-0.017|-0.656|
|HEPG      |-0.017|-0.656|
|All Paths |-0.017|-0.656|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 192 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2359.2M) ***

(I,S,L,T): WC_VIEW: 107.047, 27.0423, 1.37004, 135.459
*** SetupOpt [finish] : cpu/real = 0:00:09.5/0:00:09.5 (1.0), totSession cpu/real = 1:37:33.4/1:38:47.1 (1.0), mem = 2324.1M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:26:58, real = 0:26:56, mem = 1840.9M, totSessionCpu=1:37:35 **
**optDesign ... cpu = 0:26:58, real = 0:26:56, mem = 1838.9M, totSessionCpu=1:37:35 **
** Profile ** Start :  cpu=0:00:00.0, mem=2243.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2243.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2253.1M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2253.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  0.016  |
|           TNS (ns):| -0.657  | -0.657  |  0.000  |
|    Violating Paths:|   132   |   132   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.181%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2253.1M
Info: 164 nets with fixed/cover wires excluded.
Info: 192 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1840.51MB/3404.06MB/1922.02MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1840.51MB/3404.06MB/1922.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1840.51MB/3404.06MB/1922.02MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT)
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT): 10%
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT): 20%
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT): 30%
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT): 40%
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT): 50%
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT): 60%
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT): 70%
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT): 80%
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT): 90%

Finished Levelizing
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT)

Starting Activity Propagation
2023-Mar-04 23:07:04 (2023-Mar-05 07:07:04 GMT)
2023-Mar-04 23:07:05 (2023-Mar-05 07:07:05 GMT): 10%
2023-Mar-04 23:07:05 (2023-Mar-05 07:07:05 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:07:06 (2023-Mar-05 07:07:06 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1841.89MB/3404.06MB/1922.02MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 23:07:06 (2023-Mar-05 07:07:06 GMT)
 ... Calculating switching power
2023-Mar-04 23:07:06 (2023-Mar-05 07:07:06 GMT): 10%
2023-Mar-04 23:07:06 (2023-Mar-05 07:07:06 GMT): 20%
2023-Mar-04 23:07:06 (2023-Mar-05 07:07:06 GMT): 30%
2023-Mar-04 23:07:06 (2023-Mar-05 07:07:06 GMT): 40%
2023-Mar-04 23:07:06 (2023-Mar-05 07:07:06 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 23:07:07 (2023-Mar-05 07:07:07 GMT): 60%
2023-Mar-04 23:07:07 (2023-Mar-05 07:07:07 GMT): 70%
2023-Mar-04 23:07:08 (2023-Mar-05 07:07:08 GMT): 80%
2023-Mar-04 23:07:09 (2023-Mar-05 07:07:09 GMT): 90%

Finished Calculating power
2023-Mar-04 23:07:09 (2023-Mar-05 07:07:09 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1841.89MB/3404.06MB/1922.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1841.89MB/3404.06MB/1922.02MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1841.89MB/3404.06MB/1922.02MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1841.89MB/3404.06MB/1922.02MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 23:07:09 (2023-Mar-05 07:07:09 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      112.04050411 	   72.2585%
Total Switching Power:      41.57344649 	   26.8120%
Total Leakage Power:         1.44124685 	    0.9295%
Total Power:               155.05519789
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         83.88        2.86      0.5936       87.33       56.32
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05   1.127e-05
Combinational                      22.86       24.45      0.8123       48.12       31.03
Clock (Combinational)              5.305       14.26      0.0354        19.6       12.64
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                112       41.57       1.441       155.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        112       41.57       1.441       155.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.305       14.26      0.0354        19.6       12.64
-----------------------------------------------------------------------------------------
Total                              5.305       14.26      0.0354        19.6       12.64
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00159 (CKBD16):           0.1727
*              Highest Leakage Power:                     U7368 (FA1D4):        0.0002638
*                Total Cap:      2.35152e-10 F
*                Total instances in design: 36940
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1855.79MB/3411.06MB/1922.02MB)


Phase 1 finished in (cpu = 0:01:13) (real = 0:01:13) **

Phase 2 finished in (cpu = 0:00:11.2) (real = 0:00:11.0) **
Finished Timing Update in (cpu = 0:01:28) (real = 0:01:28) **
OPT: Doing preprocessing before recovery...
skewClock sized 20 and inserted 16 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:41:39 mem=2411.4M) ***
Total net bbox length = 4.680e+05 (2.075e+05 2.605e+05) (ext = 1.544e+04)
Move report: Detail placement moves 609 insts, mean move: 1.56 um, max move: 8.20 um
	Max move on inst (U23960): (420.20, 299.80) --> (421.20, 307.00)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2411.4MB
Summary Report:
Instances move: 609 (out of 36825 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 8.20 um (Instance: U23960) (420.2, 299.8) -> (421.2, 307)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D0
Total net bbox length = 4.687e+05 (2.079e+05 2.607e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2411.4MB
*** Finished refinePlace (1:41:40 mem=2411.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2411.4M)


Density : 0.5419
Max route overflow : 0.0000

Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Begin: GigaOpt TNS recovery
Checking setup slack degradation ...
End: GigaOpt TNS recovery
*** Starting refinePlace (1:43:30 mem=2450.1M) ***
Total net bbox length = 4.688e+05 (2.078e+05 2.609e+05) (ext = 1.544e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2450.1MB
Summary Report:
Instances move: 0 (out of 36878 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.688e+05 (2.078e+05 2.609e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2450.1MB
*** Finished refinePlace (1:43:31 mem=2450.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2450.1M)


Density : 0.5470
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:43:31.9/1:44:45.3 (1.0), mem = 2450.1M
(I,S,L,T): WC_VIEW: 104.751, 25.6389, 1.29243, 131.682
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.030  TNS Slack -4.199 Density 54.70
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.70%|        -|  -0.030|  -4.199|   0:00:00.0| 2450.1M|
|    54.70%|        0|  -0.030|  -4.199|   0:00:01.0| 2450.1M|
|    54.64%|      170|  -0.030|  -4.203|   0:00:17.0| 2450.1M|
|    54.64%|        8|  -0.030|  -4.203|   0:00:02.0| 2450.1M|
|    54.62%|      144|  -0.030|  -4.177|   0:00:08.0| 2450.1M|
|    54.61%|       43|  -0.030|  -4.177|   0:00:09.0| 2450.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.030  TNS Slack -4.169 Density 54.61
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:39.0) (real = 0:00:39.0) **
(I,S,L,T): WC_VIEW: 104.673, 25.5257, 1.28959, 131.488
*** PowerOpt [finish] : cpu/real = 0:00:39.3/0:00:39.2 (1.0), totSession cpu/real = 1:44:11.2/1:45:24.5 (1.0), mem = 2450.1M
*** Starting refinePlace (1:44:12 mem=2450.1M) ***
Total net bbox length = 4.685e+05 (2.078e+05 2.607e+05) (ext = 1.544e+04)
Move report: Detail placement moves 83 insts, mean move: 1.01 um, max move: 4.00 um
	Max move on inst (FE_RC_1235_0): (71.40, 191.80) --> (71.00, 195.40)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2450.1MB
Summary Report:
Instances move: 83 (out of 36657 movable)
Instances flipped: 0
Mean displacement: 1.01 um
Max displacement: 4.00 um (Instance: FE_RC_1235_0) (71.4, 191.8) -> (71, 195.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.686e+05 (2.078e+05 2.607e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2450.1MB
*** Finished refinePlace (1:44:13 mem=2450.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2450.1M)


Density : 0.5461
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=2450.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 164 nets with fixed/cover wires excluded.
Info: 208 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:44:14.9/1:45:28.2 (1.0), mem = 2450.1M
(I,S,L,T): WC_VIEW: 104.673, 25.5257, 1.28959, 131.488
Info: 164 nets with fixed/cover wires excluded.
Info: 208 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.030 TNS Slack -4.169 Density 54.61
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.024| 0.000|
|reg2reg   |-0.030|-4.169|
|HEPG      |-0.030|-4.169|
|All Paths |-0.030|-4.169|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.030ns TNS -4.169ns; HEPG WNS -0.030ns TNS -4.169ns; all paths WNS -0.030ns TNS -4.169ns; Real time 0:37:17
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.030|   -0.030|  -4.169|   -4.169|    54.61%|   0:00:00.0| 2459.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.027|   -0.027|  -3.860|   -3.860|    54.61%|   0:00:01.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.025|   -0.025|  -3.907|   -3.907|    54.62%|   0:00:00.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.025|   -0.025|  -3.876|   -3.876|    54.62%|   0:00:01.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.025|   -0.025|  -3.722|   -3.722|    54.63%|   0:00:00.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.025|   -0.025|  -3.724|   -3.724|    54.63%|   0:00:00.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.025|   -0.025|  -3.723|   -3.723|    54.64%|   0:00:00.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.025|   -0.025|  -3.723|   -3.723|    54.64%|   0:00:00.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=2478.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:02.0 mem=2478.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.024| 0.000|
|reg2reg   |-0.025|-3.723|
|HEPG      |-0.025|-3.723|
|All Paths |-0.025|-3.723|
+----------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -0.025ns TNS -3.723ns; HEPG WNS -0.025ns TNS -3.723ns; all paths WNS -0.025ns TNS -3.723ns; Real time 0:37:19
** GigaOpt Optimizer WNS Slack -0.025 TNS Slack -3.723 Density 54.64
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.024| 0.000|
|reg2reg   |-0.025|-3.723|
|HEPG      |-0.025|-3.723|
|All Paths |-0.025|-3.723|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:02.0 mem=2478.7M) ***

(I,S,L,T): WC_VIEW: 104.724, 25.5526, 1.29078, 131.568
*** SetupOpt [finish] : cpu/real = 0:00:11.0/0:00:10.9 (1.0), totSession cpu/real = 1:44:25.9/1:45:39.2 (1.0), mem = 2469.2M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 164 nets with fixed/cover wires excluded.
Info: 208 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:44:26.4/1:45:39.7 (1.0), mem = 2469.2M
(I,S,L,T): WC_VIEW: 104.724, 25.5526, 1.29078, 131.568
Info: 164 nets with fixed/cover wires excluded.
Info: 208 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -0.025 TNS Slack -3.723 Density 54.64
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.024| 0.000|
|reg2reg   |-0.025|-3.723|
|HEPG      |-0.025|-3.723|
|All Paths |-0.025|-3.723|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.025ns TNS -3.723ns; HEPG WNS -0.025ns TNS -3.723ns; all paths WNS -0.025ns TNS -3.723ns; Real time 0:37:28
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.025|   -0.025|  -3.723|   -3.723|    54.64%|   0:00:01.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.025|   -0.025|  -3.117|   -3.117|    54.70%|   0:00:04.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.025|   -0.025|  -3.050|   -3.050|    54.71%|   0:00:01.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.025|   -0.025|  -3.041|   -3.041|    54.72%|   0:00:00.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.025|   -0.025|  -3.037|   -3.037|    54.72%|   0:00:00.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.025|   -0.025|  -3.037|   -3.037|    54.72%|   0:00:01.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:07.0 mem=2478.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:07.0 mem=2478.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.024| 0.000|
|reg2reg   |-0.025|-3.037|
|HEPG      |-0.025|-3.037|
|All Paths |-0.025|-3.037|
+----------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.025ns TNS -3.037ns; HEPG WNS -0.025ns TNS -3.037ns; all paths WNS -0.025ns TNS -3.037ns; Real time 0:37:35
** GigaOpt Optimizer WNS Slack -0.025 TNS Slack -3.037 Density 54.72
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.024| 0.000|
|reg2reg   |-0.025|-3.037|
|HEPG      |-0.025|-3.037|
|All Paths |-0.025|-3.037|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:07.0 mem=2478.7M) ***

(I,S,L,T): WC_VIEW: 104.835, 25.6282, 1.29444, 131.758
*** SetupOpt [finish] : cpu/real = 0:00:15.3/0:00:15.3 (1.0), totSession cpu/real = 1:44:41.6/1:45:54.9 (1.0), mem = 2469.2M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:44:43 mem=2469.2M) ***
Total net bbox length = 4.685e+05 (2.078e+05 2.607e+05) (ext = 1.544e+04)
Move report: Detail placement moves 239 insts, mean move: 2.08 um, max move: 12.20 um
	Max move on inst (U22951): (329.60, 283.60) --> (331.00, 272.80)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2469.2MB
Summary Report:
Instances move: 239 (out of 36657 movable)
Instances flipped: 0
Mean displacement: 2.08 um
Max displacement: 12.20 um (Instance: U22951) (329.6, 283.6) -> (331, 272.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D0
Total net bbox length = 4.690e+05 (2.080e+05 2.610e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2469.2MB
*** Finished refinePlace (1:44:44 mem=2469.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2469.2M)


Density : 0.5472
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.2 real=0:00:03.0 mem=2469.2M) ***
Checking setup slack degradation ...
Checking setup slack degradation ...
Info: 164 nets with fixed/cover wires excluded.
Info: 208 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:44:45.6/1:45:58.9 (1.0), mem = 2469.2M
(I,S,L,T): WC_VIEW: 104.835, 25.6282, 1.29444, 131.758
Info: 164 nets with fixed/cover wires excluded.
Info: 208 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.025|   -0.025|  -3.048|   -3.048|    54.72%|   0:00:00.0| 2478.7M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=2478.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2478.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 104.835, 25.6282, 1.29444, 131.758
*** SetupOpt [finish] : cpu/real = 0:00:09.3/0:00:09.3 (1.0), totSession cpu/real = 1:44:54.9/1:46:08.1 (1.0), mem = 2469.2M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1929.96MB/3620.24MB/1949.12MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1929.96MB/3620.24MB/1949.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1929.96MB/3620.24MB/1949.12MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 23:14:21 (2023-Mar-05 07:14:21 GMT)
2023-Mar-04 23:14:21 (2023-Mar-05 07:14:21 GMT): 10%
2023-Mar-04 23:14:21 (2023-Mar-05 07:14:21 GMT): 20%
2023-Mar-04 23:14:21 (2023-Mar-05 07:14:21 GMT): 30%
2023-Mar-04 23:14:22 (2023-Mar-05 07:14:22 GMT): 40%
2023-Mar-04 23:14:22 (2023-Mar-05 07:14:22 GMT): 50%
2023-Mar-04 23:14:22 (2023-Mar-05 07:14:22 GMT): 60%
2023-Mar-04 23:14:22 (2023-Mar-05 07:14:22 GMT): 70%
2023-Mar-04 23:14:22 (2023-Mar-05 07:14:22 GMT): 80%
2023-Mar-04 23:14:22 (2023-Mar-05 07:14:22 GMT): 90%

Finished Levelizing
2023-Mar-04 23:14:22 (2023-Mar-05 07:14:22 GMT)

Starting Activity Propagation
2023-Mar-04 23:14:22 (2023-Mar-05 07:14:22 GMT)
2023-Mar-04 23:14:22 (2023-Mar-05 07:14:22 GMT): 10%
2023-Mar-04 23:14:22 (2023-Mar-05 07:14:22 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:14:23 (2023-Mar-05 07:14:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1930.47MB/3620.24MB/1949.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 23:14:23 (2023-Mar-05 07:14:23 GMT)
 ... Calculating switching power
2023-Mar-04 23:14:23 (2023-Mar-05 07:14:23 GMT): 10%
2023-Mar-04 23:14:23 (2023-Mar-05 07:14:23 GMT): 20%
2023-Mar-04 23:14:24 (2023-Mar-05 07:14:24 GMT): 30%
2023-Mar-04 23:14:24 (2023-Mar-05 07:14:24 GMT): 40%
2023-Mar-04 23:14:24 (2023-Mar-05 07:14:24 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 23:14:24 (2023-Mar-05 07:14:24 GMT): 60%
2023-Mar-04 23:14:25 (2023-Mar-05 07:14:25 GMT): 70%
2023-Mar-04 23:14:25 (2023-Mar-05 07:14:25 GMT): 80%
2023-Mar-04 23:14:26 (2023-Mar-05 07:14:26 GMT): 90%

Finished Calculating power
2023-Mar-04 23:14:27 (2023-Mar-05 07:14:27 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1930.47MB/3620.24MB/1949.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1930.47MB/3620.24MB/1949.12MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1930.47MB/3620.24MB/1949.12MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1930.47MB/3620.24MB/1949.12MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 23:14:27 (2023-Mar-05 07:14:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      109.45327567 	   72.6501%
Total Switching Power:      39.84396974 	   26.4466%
Total Leakage Power:         1.36082259 	    0.9033%
Total Power:               150.65806850
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          83.5       2.815      0.5817        86.9       57.68
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05    1.16e-05
Combinational                      20.61       22.81      0.7435       44.16       29.31
Clock (Combinational)              5.348       14.22     0.03566        19.6       13.01
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              109.5       39.84       1.361       150.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      109.5       39.84       1.361       150.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.348       14.22     0.03566        19.6       13.01
-----------------------------------------------------------------------------------------
Total                              5.348       14.22     0.03566        19.6       13.01
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00185 (CKBD16):           0.1697
*              Highest Leakage Power:                     U7368 (FA1D4):        0.0002638
*                Total Cap:      2.26931e-10 F
*                Total instances in design: 36788
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1931.50MB/3620.24MB/1949.12MB)

** Power Reclaim End WNS Slack -0.025  TNS Slack -3.048 
End: Power Optimization (cpu=0:07:18, real=0:07:17, mem=2269.86M, totSessionCpu=1:45:02).
**optDesign ... cpu = 0:34:25, real = 0:34:23, mem = 1866.5M, totSessionCpu=1:45:02 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'fullchip' of instances=36788 and nets=38351 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2248.340M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2278.71 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2278.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 164  Num Prerouted Wires = 30905
[NR-eGR] Read numTotalNets=38335  numIgnoredNets=164
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38127 
[NR-eGR] Rule id: 1  Nets: 44 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 4.212000e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 38090 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.04% V. EstWL: 5.533596e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       193( 0.20%)        22( 0.02%)   ( 0.22%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       115( 0.13%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              312( 0.05%)        22( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.80 sec, Real: 0.79 sec, Curr Mem: 2287.17 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2277.17)
Total number of fetched objects 38339
End delay calculation. (MEM=2326.84 CPU=0:00:06.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2326.84 CPU=0:00:08.5 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:12.0 totSessionCpu=1:45:16 mem=2326.8M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1893.80MB/3477.88MB/1949.12MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1893.80MB/3477.88MB/1949.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1893.80MB/3477.88MB/1949.12MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT)
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT): 10%
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT): 20%
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT): 30%
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT): 40%
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT): 50%
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT): 60%
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT): 70%
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT): 80%
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT): 90%

Finished Levelizing
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT)

Starting Activity Propagation
2023-Mar-04 23:14:43 (2023-Mar-05 07:14:43 GMT)
2023-Mar-04 23:14:44 (2023-Mar-05 07:14:44 GMT): 10%
2023-Mar-04 23:14:44 (2023-Mar-05 07:14:44 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:14:45 (2023-Mar-05 07:14:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1895.49MB/3477.88MB/1949.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 23:14:45 (2023-Mar-05 07:14:45 GMT)
 ... Calculating switching power
2023-Mar-04 23:14:46 (2023-Mar-05 07:14:46 GMT): 10%
2023-Mar-04 23:14:46 (2023-Mar-05 07:14:46 GMT): 20%
2023-Mar-04 23:14:46 (2023-Mar-05 07:14:46 GMT): 30%
2023-Mar-04 23:14:46 (2023-Mar-05 07:14:46 GMT): 40%
2023-Mar-04 23:14:46 (2023-Mar-05 07:14:46 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 23:14:47 (2023-Mar-05 07:14:47 GMT): 60%
2023-Mar-04 23:14:47 (2023-Mar-05 07:14:47 GMT): 70%
2023-Mar-04 23:14:48 (2023-Mar-05 07:14:48 GMT): 80%
2023-Mar-04 23:14:49 (2023-Mar-05 07:14:49 GMT): 90%

Finished Calculating power
2023-Mar-04 23:14:50 (2023-Mar-05 07:14:50 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1895.50MB/3477.88MB/1949.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1895.50MB/3477.88MB/1949.12MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:07, mem(process/total/peak)=1895.50MB/3477.88MB/1949.12MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1895.50MB/3477.88MB/1949.12MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 23:14:50 (2023-Mar-05 07:14:50 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      109.45326814 	   72.6501%
Total Switching Power:      39.84396974 	   26.4466%
Total Leakage Power:         1.36082259 	    0.9033%
Total Power:               150.65806098
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          83.5       2.815      0.5817        86.9       57.68
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05    1.16e-05
Combinational                      20.61       22.81      0.7435       44.16       29.31
Clock (Combinational)              5.348       14.22     0.03566        19.6       13.01
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              109.5       39.84       1.361       150.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      109.5       39.84       1.361       150.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.348       14.22     0.03566        19.6       13.01
-----------------------------------------------------------------------------------------
Total                              5.348       14.22     0.03566        19.6       13.01
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=1897.80MB/3477.88MB/1949.12MB)


Output file is ./timingReports/fullchip_postCTS.power.
**optDesign ... cpu = 0:34:48, real = 0:34:46, mem = 1865.1M, totSessionCpu=1:45:25 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:34:48, real = 0:34:46, mem = 1860.3M, totSessionCpu=1:45:25 **
** Profile ** Start :  cpu=0:00:00.0, mem=2261.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2261.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2271.9M
** Profile ** Total reports :  cpu=0:00:00.4, mem=2263.9M
** Profile ** DRVs :  cpu=0:00:02.4, mem=2261.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.026  | -0.026  |  0.024  |
|           TNS (ns):| -3.234  | -3.234  |  0.000  |
|    Violating Paths:|   304   |   304   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.720%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2261.9M
**optDesign ... cpu = 0:34:51, real = 0:34:51, mem = 1849.6M, totSessionCpu=1:45:29 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      640  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 660 warning(s), 0 error(s)

#% End ccopt_design (date=03/04 23:14:56, total cpu=0:38:25, real=0:38:24, peak res=1949.9M, current mem=1766.3M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1729.1M, totSessionCpu=1:45:30 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-04 23:15:04 (2023-Mar-05 07:15:04 GMT)
2023-Mar-04 23:15:05 (2023-Mar-05 07:15:05 GMT): 10%
2023-Mar-04 23:15:05 (2023-Mar-05 07:15:05 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:15:06 (2023-Mar-05 07:15:06 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1791.3M, totSessionCpu=1:45:45 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2218.0M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:45:47 mem=2223.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=6.41016)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 38339
End delay calculation. (MEM=0 CPU=0:00:05.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:07.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:09.0 totSessionCpu=0:00:20.4 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:00:21.6 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
Done building hold timer [17913 node(s), 20906 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.4 real=0:00:14.0 totSessionCpu=0:00:23.4 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:13.4/0:00:13.4 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2238.41)
Total number of fetched objects 38339
End delay calculation. (MEM=2297.62 CPU=0:00:05.3 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=2297.62 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=1:46:10 mem=2297.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:23.3 real=0:00:24.0 totSessionCpu=1:46:10 mem=2297.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2297.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2297.6M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2297.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2297.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=2297.6M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.026  | -0.026  |  0.024  |
|           TNS (ns):| -3.234  | -3.234  |  0.000  |
|    Violating Paths:|   304   |   304   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  | -0.008  |  0.018  |
|           TNS (ns):| -0.008  | -0.008  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.720%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 1827.1M, totSessionCpu=1:46:14 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:46:13.6/1:47:28.2 (1.0), mem = 2236.6M
(I,S,L,T): WC_VIEW: 104.827, 25.6255, 1.29447, 131.747
*info: Run optDesign holdfix with 1 thread.
Info: 164 nets with fixed/cover wires excluded.
Info: 208 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:30.5 real=0:00:31.0 totSessionCpu=1:46:18 mem=2385.4M density=54.720% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2385.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=2385.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2385.4M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0078
      TNS :      -0.0078
      #VP :            1
  Density :      54.720%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:31.7 real=0:00:32.0 totSessionCpu=1:46:19 mem=2385.4M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0078
      TNS :      -0.0078
      #VP :            1
  Density :      54.720%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:31.8 real=0:00:32.0 totSessionCpu=1:46:19 mem=2385.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0078
      TNS :      -0.0078
      #VP :            1
  Density :      54.720%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:31.8 real=0:00:32.0 totSessionCpu=1:46:19 mem=2385.4M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst FE_PHC2576_core_instance_mac_array_instance_col_idx_8__mac_col_inst_inst_2q_1 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0123
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0078/1 improved (0.0078 per commit, 100.000%)
  Density :      54.721%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 1, total 1)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:31.8 real=0:00:32.0 totSessionCpu=1:46:19 mem=2385.4M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================


*info:    Total 1 cells added for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2385.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=2385.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2385.4M

*** Finished Core Fixing (fixHold) cpu=0:00:32.6 real=0:00:33.0 totSessionCpu=1:46:20 mem=2385.4M density=54.721% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'CKBD0' used

*** Starting refinePlace (1:46:20 mem=2401.4M) ***
Total net bbox length = 4.690e+05 (2.080e+05 2.610e+05) (ext = 1.544e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 2401.4MB
Summary Report:
Instances move: 0 (out of 36658 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.690e+05 (2.080e+05 2.610e+05) (ext = 1.544e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2401.4MB
*** Finished refinePlace (1:46:21 mem=2401.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2401.4M)


Density : 0.5472
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2401.4M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=2401.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=2401.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2401.4M
*** Finish Post CTS Hold Fixing (cpu=0:00:35.4 real=0:00:36.0 totSessionCpu=1:46:23 mem=2401.4M density=54.721%) ***
(I,S,L,T): WC_VIEW: 104.828, 25.6256, 1.29448, 131.748
*** HoldOpt [finish] : cpu/real = 0:00:09.3/0:00:09.2 (1.0), totSession cpu/real = 1:46:22.8/1:47:37.4 (1.0), mem = 2366.3M
**INFO: total 1 insts, 0 nets marked don't touch
**INFO: total 1 insts, 0 nets marked don't touch DB property
**INFO: total 1 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 2.316%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.026 -> -0.026 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.026 -> -0.026 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 2.316%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.026 -> -0.026 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2336.18 MB )
[NR-eGR] Read 31664 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2336.18 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31664
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 164  Num Prerouted Wires = 30905
[NR-eGR] Read numTotalNets=38336  numIgnoredNets=164
[NR-eGR] There are 44 clock nets ( 44 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38128 
[NR-eGR] Rule id: 1  Nets: 44 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 37 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.780000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 44 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.11% V. EstWL: 4.212000e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 38091 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.04% V. EstWL: 5.533632e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       200( 0.20%)        21( 0.02%)   ( 0.22%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       114( 0.13%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              318( 0.05%)        21( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.78 sec, Real: 0.78 sec, Curr Mem: 2344.64 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:56, real = 0:00:57, mem = 1850.3M, totSessionCpu=1:46:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=2283.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2283.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=7.78516)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 38340
End delay calculation. (MEM=0 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:00:32.7 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:08.6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:10.5/0:00:10.4 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2290.79)
Total number of fetched objects 38340
End delay calculation. (MEM=2350 CPU=0:00:05.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2350 CPU=0:00:06.9 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=1:46:45 mem=2350.0M)
** Profile ** Overall slacks :  cpu=0:00:20.2, mem=2350.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2302.0M
** Profile ** DRVs :  cpu=0:00:01.9, mem=2300.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.026  | -0.026  |  0.024  |
|           TNS (ns):| -3.234  | -3.234  |  0.000  |
|    Violating Paths:|   304   |   304   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  0.012  |  0.018  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.721%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2300.0M
**optDesign ... cpu = 0:01:19, real = 0:01:21, mem = 1884.7M, totSessionCpu=1:46:48 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/04 23:16:17, mem=1812.2M)
% Begin Save ccopt configuration ... (date=03/04 23:16:17, mem=1812.2M)
% End Save ccopt configuration ... (date=03/04 23:16:17, total cpu=0:00:00.3, real=0:00:00.0, peak res=1812.9M, current mem=1812.9M)
% Begin Save netlist data ... (date=03/04 23:16:17, mem=1812.9M)
Writing Binary DB to cts.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/04 23:16:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=1812.9M, current mem=1812.9M)
Saving congestion map file cts.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/04 23:16:18, mem=1813.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/04 23:16:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1813.7M, current mem=1813.7M)
Saving scheduling_file.cts.3731 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/04 23:16:19, mem=1813.7M)
% End Save clock tree data ... (date=03/04 23:16:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1813.7M, current mem=1813.7M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/04 23:16:19, mem=1813.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/04 23:16:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1813.8M, current mem=1813.8M)
Saving PG file cts.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2240.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/04 23:16:19, mem=1813.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/04 23:16:20, total cpu=0:00:00.0, real=0:00:01.0, peak res=1813.8M, current mem=1813.8M)
% Begin Save routing data ... (date=03/04 23:16:20, mem=1813.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2240.7M) ***
% End Save routing data ... (date=03/04 23:16:20, total cpu=0:00:00.4, real=0:00:00.0, peak res=1814.0M, current mem=1814.0M)
Saving property file cts.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2243.7M) ***
#Saving pin access data to file cts.enc.dat/fullchip.apa ...
#
Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
% Begin Save power constraints data ... (date=03/04 23:16:21, mem=1814.0M)
% End Save power constraints data ... (date=03/04 23:16:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1814.0M, current mem=1814.0M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=03/04 23:16:23, total cpu=0:00:04.4, real=0:00:06.0, peak res=1814.3M, current mem=1814.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addFiller -cell DCAP DCAP16 DCAP32 DCAP4 DCAP64 FILL1 FILL2 FILL32 FILL4 FILL8 FILL64 FILL16 DCAP8 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 3828 filler insts (cell DCAP64 / prefix FILLER).
*INFO:   Added 2 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 433 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 13 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 1530 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 48 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 4043 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 44 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 7862 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 96 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 5221 filler insts (cell DCAP / prefix FILLER).
*INFO:   Added 5088 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 6430 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 34638 filler insts added - prefix FILLER (CPU: 0:00:01.4).
For 34638 new insts, 34638 new pwr-pin connections were made to global net 'VDD'.
34638 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/04 23:17:38, mem=1816.6M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1816.57 (MB), peak = 1950.11 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2252.0M, init mem=2255.2M)
*info: Placed = 71427          (Fixed = 131)
*info: Unplaced = 0           
Placement Density:100.00%(303268/303268)
Placement Density (including fixed std cells):100.00%(303268/303268)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2252.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (164) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2252.0M) ***
#Start route 208 clock and analog nets...
% Begin globalDetailRoute (date=03/04 23:17:39, mem=1818.3M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar  4 23:17:39 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=38144
#need_extraction net=38144 (total=38352)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar  4 23:17:41 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 38350 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1868.52 (MB), peak = 1950.11 (MB)
#Merging special wires: starts on Sat Mar  4 23:17:48 2023 with memory = 1869.68 (MB), peak = 1950.11 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
#
#Finished routing data preparation on Sat Mar  4 23:17:48 2023
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 17.06 (MB)
#Total memory = 1870.24 (MB)
#Peak memory = 1950.11 (MB)
#
#
#Start global routing on Sat Mar  4 23:17:48 2023
#
#
#Start global routing initialization on Sat Mar  4 23:17:48 2023
#
#Number of eco nets is 129
#
#Start global routing data preparation on Sat Mar  4 23:17:48 2023
#
#Start routing resource analysis on Sat Mar  4 23:17:48 2023
#
#Routing resource analysis is done on Sat Mar  4 23:17:49 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2764          80       36290    93.20%
#  M2             V        2778          84       36290     1.10%
#  M3             H        2844           0       36290     0.10%
#  M4             V        2246         616       36290     2.61%
#  M5             H        2844           0       36290     0.00%
#  M6             V        2862           0       36290     0.00%
#  M7             H         711           0       36290     0.00%
#  M8             V         715           0       36290     0.00%
#  --------------------------------------------------------------
#  Total                  17765       3.40%      290320    12.12%
#
#  208 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar  4 23:17:49 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1876.66 (MB), peak = 1950.11 (MB)
#
#
#Global routing initialization is done on Sat Mar  4 23:17:49 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1878.87 (MB), peak = 1950.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1945.55 (MB), peak = 1950.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1946.54 (MB), peak = 1950.11 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1946.55 (MB), peak = 1950.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 16 (skipped).
#Total number of nets with skipped attribute = 38128 (skipped).
#Total number of routable nets = 208.
#Total number of nets in the design = 38352.
#
#173 routable nets have only global wires.
#35 routable nets have only detail routed wires.
#38128 skipped nets have only detail routed wires.
#173 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#35 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                173               0  
#------------------------------------------------
#        Total                173               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                208           37                37           38091  
#-------------------------------------------------------------------------------
#        Total                208           37                37           38091  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            4(0.01%)   (0.01%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 48342 um.
#Total half perimeter of net bounding box = 19460 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 483 um.
#Total wire length on LAYER M3 = 22013 um.
#Total wire length on LAYER M4 = 21120 um.
#Total wire length on LAYER M5 = 3423 um.
#Total wire length on LAYER M6 = 1303 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29819
#Total number of multi-cut vias = 130 (  0.4%)
#Total number of single cut vias = 29689 ( 99.6%)
#Up-Via Summary (total 29819):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9495 ( 98.6%)       130 (  1.4%)       9625
# M2              9521 (100.0%)         0 (  0.0%)       9521
# M3              9751 (100.0%)         0 (  0.0%)       9751
# M4               720 (100.0%)         0 (  0.0%)        720
# M5               202 (100.0%)         0 (  0.0%)        202
#-----------------------------------------------------------
#                29689 ( 99.6%)       130 (  0.4%)      29819 
#
#Total number of involved priority nets 173
#Maximum src to sink distance for priority net 372.6
#Average of max src_to_sink distance for priority net 77.7
#Average of ave src_to_sink distance for priority net 44.5
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 76.33 (MB)
#Total memory = 1946.58 (MB)
#Peak memory = 1950.11 (MB)
#
#Finished global routing on Sat Mar  4 23:17:51 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.78 (MB), peak = 1950.11 (MB)
#Start Track Assignment.
#Done with 567 horizontal wires in 2 hboxes and 146 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 50061 um.
#Total half perimeter of net bounding box = 19460 um.
#Total wire length on LAYER M1 = 375 um.
#Total wire length on LAYER M2 = 492 um.
#Total wire length on LAYER M3 = 23161 um.
#Total wire length on LAYER M4 = 21302 um.
#Total wire length on LAYER M5 = 3428 um.
#Total wire length on LAYER M6 = 1303 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29819
#Total number of multi-cut vias = 130 (  0.4%)
#Total number of single cut vias = 29689 ( 99.6%)
#Up-Via Summary (total 29819):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9495 ( 98.6%)       130 (  1.4%)       9625
# M2              9521 (100.0%)         0 (  0.0%)       9521
# M3              9751 (100.0%)         0 (  0.0%)       9751
# M4               720 (100.0%)         0 (  0.0%)        720
# M5               202 (100.0%)         0 (  0.0%)        202
#-----------------------------------------------------------
#                29689 ( 99.6%)       130 (  0.4%)      29819 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1918.86 (MB), peak = 1950.11 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 65.88 (MB)
#Total memory = 1919.05 (MB)
#Peak memory = 1950.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 25.2% of the total area was rechecked for DRC, and 40.2% required routing.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            2        2
#	Totals        2        2
#71306 out of 71427 instances (99.8%) need to be verified(marked ipoed), dirty area = 109.8%.
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:01:15, elapsed time = 00:01:15, memory = 1930.55 (MB), peak = 1960.26 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1937.74 (MB), peak = 1960.26 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 49058 um.
#Total half perimeter of net bounding box = 19460 um.
#Total wire length on LAYER M1 = 15 um.
#Total wire length on LAYER M2 = 4225 um.
#Total wire length on LAYER M3 = 22779 um.
#Total wire length on LAYER M4 = 19152 um.
#Total wire length on LAYER M5 = 2039 um.
#Total wire length on LAYER M6 = 849 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 27124
#Total number of multi-cut vias = 180 (  0.7%)
#Total number of single cut vias = 26944 ( 99.3%)
#Up-Via Summary (total 27124):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9608 ( 98.2%)       180 (  1.8%)       9788
# M2              8972 (100.0%)         0 (  0.0%)       8972
# M3              7838 (100.0%)         0 (  0.0%)       7838
# M4               394 (100.0%)         0 (  0.0%)        394
# M5               132 (100.0%)         0 (  0.0%)        132
#-----------------------------------------------------------
#                26944 ( 99.3%)       180 (  0.7%)      27124 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:16
#Elapsed time = 00:01:16
#Increased memory = -20.72 (MB)
#Total memory = 1898.33 (MB)
#Peak memory = 1960.26 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1899.88 (MB), peak = 1960.26 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 49058 um.
#Total half perimeter of net bounding box = 19460 um.
#Total wire length on LAYER M1 = 15 um.
#Total wire length on LAYER M2 = 4225 um.
#Total wire length on LAYER M3 = 22779 um.
#Total wire length on LAYER M4 = 19152 um.
#Total wire length on LAYER M5 = 2039 um.
#Total wire length on LAYER M6 = 849 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 27124
#Total number of multi-cut vias = 180 (  0.7%)
#Total number of single cut vias = 26944 ( 99.3%)
#Up-Via Summary (total 27124):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9608 ( 98.2%)       180 (  1.8%)       9788
# M2              8972 (100.0%)         0 (  0.0%)       8972
# M3              7838 (100.0%)         0 (  0.0%)       7838
# M4               394 (100.0%)         0 (  0.0%)        394
# M5               132 (100.0%)         0 (  0.0%)        132
#-----------------------------------------------------------
#                26944 ( 99.3%)       180 (  0.7%)      27124 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 49058 um.
#Total half perimeter of net bounding box = 19460 um.
#Total wire length on LAYER M1 = 15 um.
#Total wire length on LAYER M2 = 4225 um.
#Total wire length on LAYER M3 = 22779 um.
#Total wire length on LAYER M4 = 19152 um.
#Total wire length on LAYER M5 = 2039 um.
#Total wire length on LAYER M6 = 849 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 27124
#Total number of multi-cut vias = 180 (  0.7%)
#Total number of single cut vias = 26944 ( 99.3%)
#Up-Via Summary (total 27124):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9608 ( 98.2%)       180 (  1.8%)       9788
# M2              8972 (100.0%)         0 (  0.0%)       8972
# M3              7838 (100.0%)         0 (  0.0%)       7838
# M4               394 (100.0%)         0 (  0.0%)        394
# M5               132 (100.0%)         0 (  0.0%)        132
#-----------------------------------------------------------
#                26944 ( 99.3%)       180 (  0.7%)      27124 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:17
#Elapsed time = 00:01:17
#Increased memory = -18.71 (MB)
#Total memory = 1900.34 (MB)
#Peak memory = 1960.26 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:31
#Elapsed time = 00:01:31
#Increased memory = 21.02 (MB)
#Total memory = 1839.36 (MB)
#Peak memory = 1960.26 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  4 23:19:10 2023
#
% End globalDetailRoute (date=03/04 23:19:10, total cpu=0:01:31, real=0:01:31, peak res=1960.3M, current mem=1810.9M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/04 23:19:10, mem=1810.9M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar  4 23:19:10 2023
#
#Generating timing data, please wait...
#38337 total nets, 208 already routed, 208 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 38340
End delay calculation. (MEM=2354.26 CPU=0:00:05.4 REAL=0:00:05.0)
#Generating timing data took: cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1851.16 (MB), peak = 1960.26 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=38352)
#Start reading timing information from file .timing_file_3731.tif.gz ...
#Read in timing information for 258 ports, 36789 instances from timing file .timing_file_3731.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Sat Mar  4 23:19:28 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 38350 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1852.88 (MB), peak = 1960.26 (MB)
#Merging special wires: starts on Sat Mar  4 23:19:30 2023 with memory = 1854.02 (MB), peak = 1960.26 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
#
#Finished routing data preparation on Sat Mar  4 23:19:30 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 14.14 (MB)
#Total memory = 1854.59 (MB)
#Peak memory = 1960.26 (MB)
#
#
#Start global routing on Sat Mar  4 23:19:30 2023
#
#
#Start global routing initialization on Sat Mar  4 23:19:30 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Mar  4 23:19:30 2023
#
#Start routing resource analysis on Sat Mar  4 23:19:30 2023
#
#Routing resource analysis is done on Sat Mar  4 23:19:31 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2764          80       36290    93.20%
#  M2             V        2778          84       36290     1.10%
#  M3             H        2844           0       36290     0.10%
#  M4             V        2246         616       36290     2.61%
#  M5             H        2844           0       36290     0.00%
#  M6             V        2862           0       36290     0.00%
#  M7             H         711           0       36290     0.00%
#  M8             V         715           0       36290     0.00%
#  --------------------------------------------------------------
#  Total                  17765       3.40%      290320    12.12%
#
#  208 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar  4 23:19:31 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1860.95 (MB), peak = 1960.26 (MB)
#
#
#Global routing initialization is done on Sat Mar  4 23:19:31 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1860.95 (MB), peak = 1960.26 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1986.50 (MB), peak = 1986.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1987.89 (MB), peak = 1987.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 16 (skipped).
#Total number of routable nets = 38336.
#Total number of nets in the design = 38352.
#
#38128 routable nets have only global wires.
#208 routable nets have only detail routed wires.
#37 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#208 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           37                37           38091  
#------------------------------------------------------------
#        Total           37                37           38091  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                208           37                37           38091  
#-------------------------------------------------------------------------------
#        Total                208           37                37           38091  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          444(1.24%)    108(0.30%)     20(0.06%)      5(0.01%)   (1.61%)
#  M3            2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    446(0.17%)    108(0.04%)     20(0.01%)      5(0.00%)   (0.23%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.00% H + 0.23% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.89 |          8.44 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.89 | (M2)     8.44 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 583662 um.
#Total half perimeter of net bounding box = 514417 um.
#Total wire length on LAYER M1 = 726 um.
#Total wire length on LAYER M2 = 189178 um.
#Total wire length on LAYER M3 = 250764 um.
#Total wire length on LAYER M4 = 120102 um.
#Total wire length on LAYER M5 = 17984 um.
#Total wire length on LAYER M6 = 1173 um.
#Total wire length on LAYER M7 = 864 um.
#Total wire length on LAYER M8 = 2871 um.
#Total number of vias = 228570
#Total number of multi-cut vias = 180 (  0.1%)
#Total number of single cut vias = 228390 ( 99.9%)
#Up-Via Summary (total 228570):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            127471 ( 99.9%)       180 (  0.1%)     127651
# M2             81298 (100.0%)         0 (  0.0%)      81298
# M3             17398 (100.0%)         0 (  0.0%)      17398
# M4              1366 (100.0%)         0 (  0.0%)       1366
# M5               397 (100.0%)         0 (  0.0%)        397
# M6               252 (100.0%)         0 (  0.0%)        252
# M7               208 (100.0%)         0 (  0.0%)        208
#-----------------------------------------------------------
#               228390 ( 99.9%)       180 (  0.1%)     228570 
#
#Max overcon = 8 tracks.
#Total overcon = 0.23%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 133.96 (MB)
#Total memory = 1988.56 (MB)
#Peak memory = 1988.56 (MB)
#
#Finished global routing on Sat Mar  4 23:20:00 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1904.93 (MB), peak = 1988.56 (MB)
#Start Track Assignment.
#Done with 50334 horizontal wires in 2 hboxes and 51375 vertical wires in 2 hboxes.
#Done with 10730 horizontal wires in 2 hboxes and 10268 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           690.75 	  0.00%  	  0.00% 	  0.00%
# M2        184560.78 	  0.04%  	  0.00% 	  0.00%
# M3        224664.84 	  0.06%  	  0.00% 	  0.01%
# M4        100537.36 	  0.02%  	  0.00% 	  0.01%
# M5         15981.30 	  0.00%  	  0.00% 	  0.00%
# M6           323.90 	  0.00%  	  0.00% 	  0.00%
# M7           898.60 	  0.00%  	  0.00% 	  0.00%
# M8          2922.40 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      530579.93  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 614365 um.
#Total half perimeter of net bounding box = 514417 um.
#Total wire length on LAYER M1 = 23910 um.
#Total wire length on LAYER M2 = 187659 um.
#Total wire length on LAYER M3 = 259381 um.
#Total wire length on LAYER M4 = 120336 um.
#Total wire length on LAYER M5 = 18132 um.
#Total wire length on LAYER M6 = 1177 um.
#Total wire length on LAYER M7 = 876 um.
#Total wire length on LAYER M8 = 2893 um.
#Total number of vias = 228570
#Total number of multi-cut vias = 180 (  0.1%)
#Total number of single cut vias = 228390 ( 99.9%)
#Up-Via Summary (total 228570):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            127471 ( 99.9%)       180 (  0.1%)     127651
# M2             81298 (100.0%)         0 (  0.0%)      81298
# M3             17398 (100.0%)         0 (  0.0%)      17398
# M4              1366 (100.0%)         0 (  0.0%)       1366
# M5               397 (100.0%)         0 (  0.0%)        397
# M6               252 (100.0%)         0 (  0.0%)        252
# M7               208 (100.0%)         0 (  0.0%)        208
#-----------------------------------------------------------
#               228390 ( 99.9%)       180 (  0.1%)     228570 
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1958.27 (MB), peak = 1988.56 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	91        99        190       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:45
#Elapsed time = 00:00:45
#Increased memory = 118.76 (MB)
#Total memory = 1959.21 (MB)
#Peak memory = 1988.56 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 169
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0       20        0       20
#	M2           12        4      132        0        1      149
#	Totals       12        4      132       20        1      169
#cpu time = 00:04:17, elapsed time = 00:04:17, memory = 1990.80 (MB), peak = 1999.41 (MB)
#start 1st optimization iteration ...
#   number of violations = 147
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        2        0        0        0        2
#	M2           30        9       92        8        6      145
#	Totals       30       11       92        8        6      147
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2004.99 (MB), peak = 2005.80 (MB)
#start 2nd optimization iteration ...
#   number of violations = 140
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           31        5       89        8        7      140
#	Totals       31        5       89        8        7      140
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2003.52 (MB), peak = 2005.80 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2003.91 (MB), peak = 2005.80 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 631984 um.
#Total half perimeter of net bounding box = 514417 um.
#Total wire length on LAYER M1 = 1704 um.
#Total wire length on LAYER M2 = 203351 um.
#Total wire length on LAYER M3 = 248852 um.
#Total wire length on LAYER M4 = 151669 um.
#Total wire length on LAYER M5 = 21867 um.
#Total wire length on LAYER M6 = 1383 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2590 um.
#Total number of vias = 262096
#Total number of multi-cut vias = 744 (  0.3%)
#Total number of single cut vias = 261352 ( 99.7%)
#Up-Via Summary (total 262096):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            131351 ( 99.5%)       649 (  0.5%)     132000
# M2            101188 (100.0%)         0 (  0.0%)     101188
# M3             26481 (100.0%)         0 (  0.0%)      26481
# M4              1984 (100.0%)         0 (  0.0%)       1984
# M5               160 ( 62.7%)        95 ( 37.3%)        255
# M6               100 (100.0%)         0 (  0.0%)        100
# M7                88 (100.0%)         0 (  0.0%)         88
#-----------------------------------------------------------
#               261352 ( 99.7%)       744 (  0.3%)     262096 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:42
#Elapsed time = 00:04:41
#Increased memory = -42.05 (MB)
#Total memory = 1917.27 (MB)
#Peak memory = 2005.80 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1919.07 (MB), peak = 2005.80 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 631984 um.
#Total half perimeter of net bounding box = 514417 um.
#Total wire length on LAYER M1 = 1704 um.
#Total wire length on LAYER M2 = 203351 um.
#Total wire length on LAYER M3 = 248852 um.
#Total wire length on LAYER M4 = 151669 um.
#Total wire length on LAYER M5 = 21867 um.
#Total wire length on LAYER M6 = 1383 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2590 um.
#Total number of vias = 262096
#Total number of multi-cut vias = 744 (  0.3%)
#Total number of single cut vias = 261352 ( 99.7%)
#Up-Via Summary (total 262096):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            131351 ( 99.5%)       649 (  0.5%)     132000
# M2            101188 (100.0%)         0 (  0.0%)     101188
# M3             26481 (100.0%)         0 (  0.0%)      26481
# M4              1984 (100.0%)         0 (  0.0%)       1984
# M5               160 ( 62.7%)        95 ( 37.3%)        255
# M6               100 (100.0%)         0 (  0.0%)        100
# M7                88 (100.0%)         0 (  0.0%)         88
#-----------------------------------------------------------
#               261352 ( 99.7%)       744 (  0.3%)     262096 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 631984 um.
#Total half perimeter of net bounding box = 514417 um.
#Total wire length on LAYER M1 = 1704 um.
#Total wire length on LAYER M2 = 203351 um.
#Total wire length on LAYER M3 = 248852 um.
#Total wire length on LAYER M4 = 151669 um.
#Total wire length on LAYER M5 = 21867 um.
#Total wire length on LAYER M6 = 1383 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2590 um.
#Total number of vias = 262096
#Total number of multi-cut vias = 744 (  0.3%)
#Total number of single cut vias = 261352 ( 99.7%)
#Up-Via Summary (total 262096):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            131351 ( 99.5%)       649 (  0.5%)     132000
# M2            101188 (100.0%)         0 (  0.0%)     101188
# M3             26481 (100.0%)         0 (  0.0%)      26481
# M4              1984 (100.0%)         0 (  0.0%)       1984
# M5               160 ( 62.7%)        95 ( 37.3%)        255
# M6               100 (100.0%)         0 (  0.0%)        100
# M7                88 (100.0%)         0 (  0.0%)         88
#-----------------------------------------------------------
#               261352 ( 99.7%)       744 (  0.3%)     262096 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#72.36% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1919.73 (MB), peak = 2005.80 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 631984 um.
#Total half perimeter of net bounding box = 514417 um.
#Total wire length on LAYER M1 = 1704 um.
#Total wire length on LAYER M2 = 203351 um.
#Total wire length on LAYER M3 = 248852 um.
#Total wire length on LAYER M4 = 151669 um.
#Total wire length on LAYER M5 = 21867 um.
#Total wire length on LAYER M6 = 1383 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2590 um.
#Total number of vias = 262096
#Total number of multi-cut vias = 165711 ( 63.2%)
#Total number of single cut vias = 96385 ( 36.8%)
#Up-Via Summary (total 262096):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95641 ( 72.5%)     36359 ( 27.5%)     132000
# M2               734 (  0.7%)    100454 ( 99.3%)     101188
# M3                10 (  0.0%)     26471 (100.0%)      26481
# M4                 0 (  0.0%)      1984 (100.0%)       1984
# M5                 0 (  0.0%)       255 (100.0%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                96385 ( 36.8%)    165711 ( 63.2%)     262096 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1952.22 (MB), peak = 2005.80 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  4 23:26:03 2023
#
#
#Start Post Route Wire Spread.
#Done with 6650 horizontal wires in 3 hboxes and 6434 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637020 um.
#Total half perimeter of net bounding box = 514417 um.
#Total wire length on LAYER M1 = 1704 um.
#Total wire length on LAYER M2 = 204431 um.
#Total wire length on LAYER M3 = 251270 um.
#Total wire length on LAYER M4 = 153158 um.
#Total wire length on LAYER M5 = 21914 um.
#Total wire length on LAYER M6 = 1383 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262096
#Total number of multi-cut vias = 165711 ( 63.2%)
#Total number of single cut vias = 96385 ( 36.8%)
#Up-Via Summary (total 262096):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95641 ( 72.5%)     36359 ( 27.5%)     132000
# M2               734 (  0.7%)    100454 ( 99.3%)     101188
# M3                10 (  0.0%)     26471 (100.0%)      26481
# M4                 0 (  0.0%)      1984 (100.0%)       1984
# M5                 0 (  0.0%)       255 (100.0%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                96385 ( 36.8%)    165711 ( 63.2%)     262096 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 2004.77 (MB), peak = 2019.04 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1927.81 (MB), peak = 2019.04 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637020 um.
#Total half perimeter of net bounding box = 514417 um.
#Total wire length on LAYER M1 = 1704 um.
#Total wire length on LAYER M2 = 204431 um.
#Total wire length on LAYER M3 = 251270 um.
#Total wire length on LAYER M4 = 153158 um.
#Total wire length on LAYER M5 = 21914 um.
#Total wire length on LAYER M6 = 1383 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262096
#Total number of multi-cut vias = 165711 ( 63.2%)
#Total number of single cut vias = 96385 ( 36.8%)
#Up-Via Summary (total 262096):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95641 ( 72.5%)     36359 ( 27.5%)     132000
# M2               734 (  0.7%)    100454 ( 99.3%)     101188
# M3                10 (  0.0%)     26471 (100.0%)      26481
# M4                 0 (  0.0%)      1984 (100.0%)       1984
# M5                 0 (  0.0%)       255 (100.0%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                96385 ( 36.8%)    165711 ( 63.2%)     262096 
#
#detailRoute Statistics:
#Cpu time = 00:06:25
#Elapsed time = 00:06:25
#Increased memory = -33.24 (MB)
#Total memory = 1926.08 (MB)
#Peak memory = 2019.04 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:07:29
#Elapsed time = 00:07:28
#Increased memory = 46.55 (MB)
#Total memory = 1857.40 (MB)
#Peak memory = 2019.04 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  4 23:26:38 2023
#
% End globalDetailRoute (date=03/04 23:26:39, total cpu=0:07:29, real=0:07:29, peak res=2019.0M, current mem=1855.6M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:09:01, elapsed time = 00:09:01, memory = 1823.95 (MB), peak = 2019.04 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/04 23:26:39, total cpu=0:09:01, real=0:09:01, peak res=2019.0M, current mem=1823.9M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=71427 and nets=38352 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/fullchip_3731_XXU60U.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2304.5M)
Extracted 10.0004% (CPU Time= 0:00:01.3  MEM= 2381.1M)
Extracted 20.0004% (CPU Time= 0:00:01.6  MEM= 2381.1M)
Extracted 30.0005% (CPU Time= 0:00:01.9  MEM= 2381.1M)
Extracted 40.0003% (CPU Time= 0:00:02.2  MEM= 2381.1M)
Extracted 50.0004% (CPU Time= 0:00:02.6  MEM= 2381.1M)
Extracted 60.0005% (CPU Time= 0:00:03.1  MEM= 2385.1M)
Extracted 70.0003% (CPU Time= 0:00:03.8  MEM= 2385.1M)
Extracted 80.0004% (CPU Time= 0:00:05.1  MEM= 2385.1M)
Extracted 90.0005% (CPU Time= 0:00:05.4  MEM= 2385.1M)
Extracted 100% (CPU Time= 0:00:06.5  MEM= 2385.1M)
Number of Extracted Resistors     : 662921
Number of Extracted Ground Cap.   : 655762
Number of Extracted Coupling Cap. : 1029880
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2345.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.3  Real Time: 0:00:09.0  MEM: 2345.035M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1801.1M, totSessionCpu=1:56:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=2353.48 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2353.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2353.5M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT)
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT): 10%
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT): 20%
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT): 30%
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT): 40%
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT): 50%
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT): 60%
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT): 70%
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT): 80%
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT): 90%

Finished Levelizing
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT)

Starting Activity Propagation
2023-Mar-04 23:26:58 (2023-Mar-05 07:26:58 GMT)
2023-Mar-04 23:26:59 (2023-Mar-05 07:26:59 GMT): 10%
2023-Mar-04 23:26:59 (2023-Mar-05 07:26:59 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:26:59 (2023-Mar-05 07:26:59 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 1872.8M, totSessionCpu=1:56:37 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2368.7M, init mem=2368.7M)
*info: Placed = 71427          (Fixed = 131)
*info: Unplaced = 0           
Placement Density:100.00%(303268/303268)
Placement Density (including fixed std cells):100.00%(303268/303268)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=2365.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 36789

Instance distribution across the VT partitions:

 LVT : inst = 13512 (36.7%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 13512 (36.7%)

 HVT : inst = 23277 (63.3%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 23277 (63.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=71427 and nets=38352 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/fullchip_3731_XXU60U.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2358.7M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 2435.2M)
Extracted 20.0004% (CPU Time= 0:00:01.7  MEM= 2435.2M)
Extracted 30.0005% (CPU Time= 0:00:02.0  MEM= 2435.2M)
Extracted 40.0003% (CPU Time= 0:00:02.3  MEM= 2435.2M)
Extracted 50.0004% (CPU Time= 0:00:02.6  MEM= 2435.2M)
Extracted 60.0005% (CPU Time= 0:00:03.1  MEM= 2439.2M)
Extracted 70.0003% (CPU Time= 0:00:03.8  MEM= 2439.2M)
Extracted 80.0004% (CPU Time= 0:00:05.1  MEM= 2439.2M)
Extracted 90.0005% (CPU Time= 0:00:05.4  MEM= 2439.2M)
Extracted 100% (CPU Time= 0:00:06.6  MEM= 2439.2M)
Number of Extracted Resistors     : 662921
Number of Extracted Ground Cap.   : 655762
Number of Extracted Coupling Cap. : 1029880
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2399.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.4  Real Time: 0:00:09.0  MEM: 2399.188M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=5.89062)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 38340. 
Total number of fetched objects 38340
End delay calculation. (MEM=0 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:07.3 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:09.0 totSessionCpu=0:00:44.4 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:00:44.4 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:12.7/0:00:12.7 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2418.27)
Total number of fetched objects 38340
AAE_INFO-618: Total number of nets in the design is 38352,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2485.56 CPU=0:00:10.4 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2458.48 CPU=0:00:11.7 REAL=0:00:12.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2458.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2458.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2409.6)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 38340. 
Total number of fetched objects 38340
AAE_INFO-618: Total number of nets in the design is 38352,  8.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2415.75 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2415.75 CPU=0:00:02.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:20.6 real=0:00:21.0 totSessionCpu=1:57:23 mem=2415.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=2415.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2415.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2415.8M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2431.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.035  | -0.035  |  0.052  |
|           TNS (ns):| -4.449  | -4.449  |  0.000  |
|    Violating Paths:|   475   |   475   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.721%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 1993.7M, totSessionCpu=1:57:25 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       208 (unrouted=0, trialRouted=0, noStatus=0, routed=208, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 38144 (unrouted=16, trialRouted=0, noStatus=0, routed=38128, fixed=0, [crossesIlmBoundary=0, tooFewTerms=16, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 207 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 303267.600um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       9392
      Delay constrained sinks:     9392
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 9392 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO initial state:
    cell counts      : b=207, i=0, icg=0, nicg=0, l=0, total=207
    cell areas       : b=1642.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1642.680um^2
    cell capacitance : b=0.905pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.905pF
    sink capacitance : count=9392, total=8.620pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.831pF, leaf=6.622pF, total=7.453pF
    wire lengths     : top=0.000um, trunk=6372.400um, leaf=42739.600um, total=49112.000um
    hp wire lengths  : top=0.000um, trunk=4945.000um, leaf=13929.700um, total=18874.700um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=69 avg=0.042ns sd=0.023ns min=0.015ns max=0.091ns {48 <= 0.063ns, 19 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=139 avg=0.073ns sd=0.027ns min=0.017ns max=0.103ns {37 <= 0.063ns, 17 <= 0.084ns, 69 <= 0.094ns, 15 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 12 CKBD16: 124 CKBD12: 11 BUFFD8: 1 CKBD8: 8 BUFFD6: 1 CKBD6: 3 BUFFD4: 2 CKBD4: 18 CKBD3: 3 CKBD2: 6 BUFFD1: 7 CKBD1: 10 CKBD0: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.235, max=0.557, avg=0.369, sd=0.089], skew [0.322 vs 0.057*], 45.6% {0.272, 0.329} (wid=0.037 ws=0.033) (gid=0.534 gs=0.327)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 208, tested: 208, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=207, i=0, icg=0, nicg=0, l=0, total=207
    cell areas       : b=1642.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1642.680um^2
    cell capacitance : b=0.905pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.905pF
    sink capacitance : count=9392, total=8.620pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.831pF, leaf=6.622pF, total=7.453pF
    wire lengths     : top=0.000um, trunk=6372.400um, leaf=42739.600um, total=49112.000um
    hp wire lengths  : top=0.000um, trunk=4945.000um, leaf=13929.700um, total=18874.700um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=69 avg=0.042ns sd=0.023ns min=0.015ns max=0.091ns {48 <= 0.063ns, 19 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=139 avg=0.073ns sd=0.027ns min=0.017ns max=0.103ns {37 <= 0.063ns, 17 <= 0.084ns, 69 <= 0.094ns, 15 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 12 CKBD16: 124 CKBD12: 11 BUFFD8: 1 CKBD8: 8 BUFFD6: 1 CKBD6: 3 BUFFD4: 2 CKBD4: 18 CKBD3: 3 CKBD2: 6 BUFFD1: 7 CKBD1: 10 CKBD0: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.235, max=0.557, avg=0.369, sd=0.089], skew [0.322 vs 0.057*], 45.6% {0.272, 0.329} (wid=0.037 ws=0.033) (gid=0.534 gs=0.327)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats PRO final:
    cell counts      : b=207, i=0, icg=0, nicg=0, l=0, total=207
    cell areas       : b=1642.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1642.680um^2
    cell capacitance : b=0.905pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.905pF
    sink capacitance : count=9392, total=8.620pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.831pF, leaf=6.622pF, total=7.453pF
    wire lengths     : top=0.000um, trunk=6372.400um, leaf=42739.600um, total=49112.000um
    hp wire lengths  : top=0.000um, trunk=4945.000um, leaf=13929.700um, total=18874.700um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=69 avg=0.042ns sd=0.023ns min=0.015ns max=0.091ns {48 <= 0.063ns, 19 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=139 avg=0.073ns sd=0.027ns min=0.017ns max=0.103ns {37 <= 0.063ns, 17 <= 0.084ns, 69 <= 0.094ns, 15 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 12 CKBD16: 124 CKBD12: 11 BUFFD8: 1 CKBD8: 8 BUFFD6: 1 CKBD6: 3 BUFFD4: 2 CKBD4: 18 CKBD3: 3 CKBD2: 6 BUFFD1: 7 CKBD1: 10 CKBD0: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.235, max=0.557, avg=0.369, sd=0.089], skew [0.322 vs 0.057*], 45.6% {0.272, 0.329} (wid=0.037 ws=0.033) (gid=0.534 gs=0.327)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       208 (unrouted=0, trialRouted=0, noStatus=0, routed=208, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 38144 (unrouted=16, trialRouted=0, noStatus=0, routed=38128, fixed=0, [crossesIlmBoundary=0, tooFewTerms=16, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.1 real=0:00:05.1)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 2403.74M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 208 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:57:34.0/1:59:49.5 (1.0), mem = 2403.7M
(I,S,L,T): WC_VIEW: 104.751, 24.6947, 2.10295, 131.548
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.03|    -4.45|       0|       0|       0| 100.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.03|    -4.45|       0|       0|       0| 100.00| 0:00:00.0|  2571.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=2571.6M) ***

(I,S,L,T): WC_VIEW: 104.751, 24.6947, 2.10295, 131.548
*** DrvOpt [finish] : cpu/real = 0:00:08.9/0:00:08.9 (1.0), totSession cpu/real = 1:57:42.9/1:59:58.4 (1.0), mem = 2552.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:24, real = 0:01:23, mem = 2151.1M, totSessionCpu=1:57:43 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 2494.56M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2494.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2494.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2504.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2504.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.15min real=0.15min mem=2494.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.035  | -0.035  |  0.052  |
|           TNS (ns):| -4.453  | -4.453  |  0.000  |
|    Violating Paths:|   473   |   473   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.721%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2504.6M
**optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 2139.9M, totSessionCpu=1:57:45 **
*** Timing NOT met, worst failing slack is -0.035
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 208 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:57:45.7/2:00:01.2 (1.0), mem = 2485.0M
(I,S,L,T): WC_VIEW: 104.751, 24.6947, 2.10295, 131.548
*info: 208 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.035 TNS Slack -4.453 Density 100.00
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.052| 0.000|
|reg2reg   |-0.035|-4.453|
|HEPG      |-0.035|-4.453|
|All Paths |-0.035|-4.453|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.035|   -0.035|  -4.453|   -4.453|   100.00%|   0:00:00.0| 2542.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.031|   -0.031|  -4.099|   -4.099|   100.00%|   0:00:01.0| 2590.6M|        NA|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.024|   -0.024|  -3.298|   -3.298|   100.00%|   0:00:05.0| 2695.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.024|   -0.024|  -3.265|   -3.265|   100.00%|   0:00:00.0| 2695.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.023|   -0.023|  -3.226|   -3.226|   100.00%|   0:00:00.0| 2695.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.023|   -0.023|  -3.205|   -3.205|   100.00%|   0:00:00.0| 2695.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -0.022|   -0.022|  -3.025|   -3.025|   100.00%|   0:00:00.0| 2695.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.022|   -0.022|  -2.995|   -2.995|   100.00%|   0:00:00.0| 2695.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -2.995|   -2.995|   100.00%|   0:00:03.0| 2695.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.9 real=0:00:09.0 mem=2695.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.9 real=0:00:09.0 mem=2695.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.052| 0.000|
|reg2reg   |-0.022|-2.995|
|HEPG      |-0.022|-2.995|
|All Paths |-0.022|-2.995|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -2.995 Density 100.00
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 7 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.052| 0.000|
|reg2reg   |-0.022|-2.995|
|HEPG      |-0.022|-2.995|
|All Paths |-0.022|-2.995|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:09.8 real=0:00:10.0 mem=2695.0M) ***
(I,S,L,T): WC_VIEW: 104.753, 24.6982, 2.10316, 131.554
*** SetupOpt [finish] : cpu/real = 0:00:21.8/0:00:21.8 (1.0), totSession cpu/real = 1:58:07.5/2:00:23.0 (1.0), mem = 2675.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:58:08 mem=2675.9M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2675.9MB
*** Finished refinePlace (1:58:08 mem=2675.9M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 208 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:08.4/2:00:23.8 (1.0), mem = 2561.9M
(I,S,L,T): WC_VIEW: 104.753, 24.6982, 2.10316, 131.554
*info: 208 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -2.995 Density 100.00
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.052| 0.000|
|reg2reg   |-0.022|-2.995|
|HEPG      |-0.022|-2.995|
|All Paths |-0.022|-2.995|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -2.995|   -2.995|   100.00%|   0:00:00.0| 2583.0M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -2.756|   -2.756|   100.00%|   0:00:06.0| 2701.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=2701.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:06.0 mem=2701.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.052| 0.000|
|reg2reg   |-0.022|-2.756|
|HEPG      |-0.022|-2.756|
|All Paths |-0.022|-2.756|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -2.756 Density 100.00
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 5 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.052| 0.000|
|reg2reg   |-0.022|-2.756|
|HEPG      |-0.022|-2.756|
|All Paths |-0.022|-2.756|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:07.1 real=0:00:07.0 mem=2701.4M) ***
(I,S,L,T): WC_VIEW: 104.761, 24.705, 2.10356, 131.57
*** SetupOpt [finish] : cpu/real = 0:00:18.5/0:00:18.4 (1.0), totSession cpu/real = 1:58:26.8/2:00:42.2 (1.0), mem = 2682.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:58:27 mem=2682.3M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2682.3MB
*** Finished refinePlace (1:58:27 mem=2682.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:02:09, real = 0:02:08, mem = 2184.6M, totSessionCpu=1:58:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=2573.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2573.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2583.3M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2583.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  0.052  |
|           TNS (ns):| -2.755  | -2.755  |  0.000  |
|    Violating Paths:|   334   |   334   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.717%
       (99.996% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2583.3M
Info: 208 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2186.57MB/3758.83MB/2288.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2186.57MB/3758.83MB/2288.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2186.57MB/3758.83MB/2288.86MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 23:28:58 (2023-Mar-05 07:28:58 GMT)
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT): 10%
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT): 20%
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT): 30%
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT): 40%
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT): 50%
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT): 60%
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT): 70%
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT): 80%
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT): 90%

Finished Levelizing
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT)

Starting Activity Propagation
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT)
2023-Mar-04 23:28:59 (2023-Mar-05 07:28:59 GMT): 10%
2023-Mar-04 23:29:00 (2023-Mar-05 07:29:00 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:29:00 (2023-Mar-05 07:29:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2187.95MB/3758.83MB/2288.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 23:29:00 (2023-Mar-05 07:29:00 GMT)
 ... Calculating switching power
2023-Mar-04 23:29:00 (2023-Mar-05 07:29:00 GMT): 10%
2023-Mar-04 23:29:00 (2023-Mar-05 07:29:00 GMT): 20%
2023-Mar-04 23:29:01 (2023-Mar-05 07:29:01 GMT): 30%
2023-Mar-04 23:29:01 (2023-Mar-05 07:29:01 GMT): 40%
2023-Mar-04 23:29:01 (2023-Mar-05 07:29:01 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 23:29:01 (2023-Mar-05 07:29:01 GMT): 60%
2023-Mar-04 23:29:01 (2023-Mar-05 07:29:01 GMT): 70%
2023-Mar-04 23:29:02 (2023-Mar-05 07:29:02 GMT): 80%
2023-Mar-04 23:29:03 (2023-Mar-05 07:29:03 GMT): 90%

Finished Calculating power
2023-Mar-04 23:29:03 (2023-Mar-05 07:29:03 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2188.15MB/3758.83MB/2288.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2188.15MB/3758.83MB/2288.86MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2188.15MB/3758.83MB/2288.86MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2188.15MB/3758.83MB/2288.86MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 23:29:03 (2023-Mar-05 07:29:03 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      109.38096755 	   72.9375%
Total Switching Power:      38.41463832 	   25.6157%
Total Leakage Power:         2.16981003 	    1.4469%
Total Power:               149.96541650
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         83.46       2.721      0.5817       86.76       57.85
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05   1.166e-05
Physical-Only                          0           0      0.8085      0.8085      0.5391
Combinational                       20.6       21.98      0.7441       43.33       28.89
Clock (Combinational)              5.323       13.71     0.03551       19.07       12.71
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              109.4       38.41        2.17         150         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      109.4       38.41        2.17         150         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.323       13.71     0.03551       19.07       12.71
-----------------------------------------------------------------------------------------
Total                              5.323       13.71     0.03551       19.07       12.71
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:        FE_USKC2278_CTS_57 (BUFFD16):           0.1692
*              Highest Leakage Power:                     U7368 (FA1D4):        0.0002638
*                Total Cap:      2.16366e-10 F
*                Total instances in design: 59705
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 22917
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2215.20MB/3779.83MB/2288.86MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:36.4/2:00:51.9 (1.0), mem = 2623.4M
(I,S,L,T): WC_VIEW: 104.761, 24.705, 2.10356, 131.57
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.022  TNS Slack -2.756 Density 100.00
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|   100.00%|        -|  -0.022|  -2.756|   0:00:00.0| 2623.4M|
|    99.92%|     1604|  -0.022|  -2.513|   0:00:21.0| 2704.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.022  TNS Slack -2.508 Density 99.92
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:25.3) (real = 0:00:26.0) **
(I,S,L,T): WC_VIEW: 104.527, 24.5387, 2.09118, 131.157
*** PowerOpt [finish] : cpu/real = 0:00:25.7/0:00:25.6 (1.0), totSession cpu/real = 1:59:02.1/2:01:17.5 (1.0), mem = 2704.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (1:59:02 mem=2704.4M) ***
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2704.4MB
*** Finished refinePlace (1:59:02 mem=2704.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:02:44, real = 0:02:43, mem = 2225.2M, totSessionCpu=1:59:03 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=2689.43M, totSessionCpu=1:59:04).
**optDesign ... cpu = 0:02:45, real = 0:02:44, mem = 2225.5M, totSessionCpu=1:59:04 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2225.67MB/3864.93MB/2288.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2225.67MB/3864.93MB/2288.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2225.67MB/3864.93MB/2288.86MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT)
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT): 10%
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT): 20%
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT): 30%
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT): 40%
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT): 50%
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT): 60%
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT): 70%
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT): 80%
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT): 90%

Finished Levelizing
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT)

Starting Activity Propagation
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT)
2023-Mar-04 23:29:33 (2023-Mar-05 07:29:33 GMT): 10%
2023-Mar-04 23:29:34 (2023-Mar-05 07:29:34 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:29:34 (2023-Mar-05 07:29:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2227.19MB/3864.93MB/2288.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 23:29:34 (2023-Mar-05 07:29:34 GMT)
 ... Calculating switching power
2023-Mar-04 23:29:34 (2023-Mar-05 07:29:34 GMT): 10%
2023-Mar-04 23:29:35 (2023-Mar-05 07:29:35 GMT): 20%
2023-Mar-04 23:29:35 (2023-Mar-05 07:29:35 GMT): 30%
2023-Mar-04 23:29:35 (2023-Mar-05 07:29:35 GMT): 40%
2023-Mar-04 23:29:35 (2023-Mar-05 07:29:35 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 23:29:35 (2023-Mar-05 07:29:35 GMT): 60%
2023-Mar-04 23:29:35 (2023-Mar-05 07:29:35 GMT): 70%
2023-Mar-04 23:29:36 (2023-Mar-05 07:29:36 GMT): 80%
2023-Mar-04 23:29:37 (2023-Mar-05 07:29:37 GMT): 90%

Finished Calculating power
2023-Mar-04 23:29:37 (2023-Mar-05 07:29:37 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2227.20MB/3864.93MB/2288.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2227.20MB/3864.93MB/2288.86MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2227.20MB/3864.93MB/2288.86MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2227.20MB/3864.93MB/2288.86MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 23:29:37 (2023-Mar-05 07:29:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      109.14451727 	   72.9827%
Total Switching Power:      38.24735453 	   25.5752%
Total Leakage Power:         2.15661132 	    1.4421%
Total Power:               149.54848372
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         83.45       2.703      0.5807       86.74          58
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05   1.169e-05
Physical-Only                          0           0      0.8085      0.8085      0.5406
Combinational                      20.37       21.84      0.7319       42.94       28.71
Clock (Combinational)              5.323       13.71     0.03551       19.07       12.75
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              109.1       38.25       2.157       149.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      109.1       38.25       2.157       149.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.323       13.71     0.03551       19.07       12.75
-----------------------------------------------------------------------------------------
Total                              5.323       13.71     0.03551       19.07       12.75
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:        FE_USKC2278_CTS_57 (BUFFD16):           0.1692
*              Highest Leakage Power:                     U7368 (FA1D4):        0.0002638
*                Total Cap:      2.1527e-10 F
*                Total instances in design: 59705
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 22917
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2255.59MB/3889.43MB/2288.86MB)

** Power Reclaim End WNS Slack -0.022  TNS Slack -2.508 
End: Power Optimization (cpu=0:00:34, real=0:00:34, mem=2591.85M, totSessionCpu=1:59:10).
**optDesign ... cpu = 0:02:51, real = 0:02:50, mem = 2197.0M, totSessionCpu=1:59:10 **
**ERROR: (IMPOPT-310):	Design density (99.92%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 456
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 456
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:59:13 mem=2591.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:09.5 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:10.6 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:17.6 real=0:00:17.0 totSessionCpu=0:01:04 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:19.5 real=0:00:19.0 totSessionCpu=0:01:04 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/coe_eosdata_kVceHN/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:22.4 real=0:00:22.0 totSessionCpu=0:01:07 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:22.4/0:00:22.3 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:22.3 real=0:00:22.0 totSessionCpu=1:59:35 mem=2591.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2591.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2601.9M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/coe_eosdata_kVceHN/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2601.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2601.9M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2601.9M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  0.052  |
|           TNS (ns):| -2.507  | -2.507  |  0.000  |
|    Violating Paths:|   331   |   331   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  0.012  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.638%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:18, real = 0:03:17, mem = 2192.5M, totSessionCpu=1:59:37 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:37.2/2:01:52.9 (1.0), mem = 2583.9M
(I,S,L,T): WC_VIEW: 104.527, 24.5387, 2.09118, 131.157
*info: Run optDesign holdfix with 1 thread.
Info: 208 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

(I,S,L,T): WC_VIEW: 104.527, 24.5387, 2.09118, 131.157
*** HoldOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 1:59:39.4/2:01:55.2 (1.0), mem = 2591.9M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:03:20, real = 0:03:20, mem = 2192.5M, totSessionCpu=1:59:39 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2591.90M, totSessionCpu=1:59:42).
**optDesign ... cpu = 0:03:22, real = 0:03:22, mem = 2198.7M, totSessionCpu=1:59:42 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.022 ns

Start Layer Assignment ...
WNS(-0.022ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 38351.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: -0.0224
        slack threshold: 1.4276
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 936 (2.5%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.022 ns

Start Layer Assignment ...
WNS(-0.022ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 38351.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: -0.0224
        slack threshold: 1.4276
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1087 (2.8%)
** Profile ** Start :  cpu=0:00:00.0, mem=2662.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2662.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2662.2M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2662.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  0.052  |
|           TNS (ns):| -2.507  | -2.507  |  0.000  |
|    Violating Paths:|   331   |   331   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.638%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2662.2M
**optDesign ... cpu = 0:03:26, real = 0:03:26, mem = 2137.0M, totSessionCpu=1:59:46 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 11
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 11

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sat Mar  4 23:30:14 2023
#
#num needed restored net=0
#need_extraction net=0 (total=38351)
#Processed 1485 dirty instances, 82 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(1484 insts marked dirty, reset pre-exisiting dirty flag on 1643 insts, 3836 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar  4 23:30:17 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 38349 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2025.62 (MB), peak = 2298.73 (MB)
#Merging special wires: starts on Sat Mar  4 23:30:19 2023 with memory = 2026.77 (MB), peak = 2298.73 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 379.87500 234.11000 ) on M1 for NET CTS_89. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 266.27500 264.69000 ) on M1 for NET CTS_49. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 255.27500 264.69000 ) on M1 for NET CTS_49. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 184.07500 324.11000 ) on M1 for NET CTS_137. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 192.87500 306.11000 ) on M1 for NET CTS_137. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 345.07500 212.51000 ) on M1 for NET CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.27500 201.71000 ) on M1 for NET CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 67.47500 216.11000 ) on M1 for NET CTS_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 63.47500 216.11000 ) on M1 for NET CTS_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 64.87500 214.29000 ) on M1 for NET CTS_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 548.27500 325.89000 ) on M1 for NET CTS_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 181.27500 198.11000 ) on M1 for NET CTS_148. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 374.47500 277.31000 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 365.07500 271.89000 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 35.42000 262.88500 ) on M1 for NET FE_OFN27276_n4822. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 199.35000 93.70000 ) on M1 for NET FE_OFN102_n26477. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 267.67500 311.49000 ) on M1 for NET CTS_132. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 546.87500 248.51000 ) on M1 for NET CTS_51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 547.07500 246.69000 ) on M1 for NET CTS_51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 520.87500 226.91000 ) on M1 for NET CTS_51. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#3834 routed nets are extracted.
#    1161 (3.03%) extracted nets are partially routed.
#34501 routed net(s) are imported.
#16 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 38351.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Mar  4 23:30:20 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 12.11 (MB)
#Total memory = 2028.08 (MB)
#Peak memory = 2298.73 (MB)
#
#
#Start global routing on Sat Mar  4 23:30:20 2023
#
#
#Start global routing initialization on Sat Mar  4 23:30:20 2023
#
#Number of eco nets is 1171
#
#Start global routing data preparation on Sat Mar  4 23:30:20 2023
#
#Start routing resource analysis on Sat Mar  4 23:30:20 2023
#
#Routing resource analysis is done on Sat Mar  4 23:30:22 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2764          80       36290    93.19%
#  M2             V        2778          84       36290     1.10%
#  M3             H        2844           0       36290     0.10%
#  M4             V        2246         616       36290     2.61%
#  M5             H        2844           0       36290     0.00%
#  M6             V        2862           0       36290     0.00%
#  M7             H         711           0       36290     0.00%
#  M8             V         715           0       36290     0.00%
#  --------------------------------------------------------------
#  Total                  17765       3.40%      290320    12.12%
#
#  208 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar  4 23:30:22 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2034.58 (MB), peak = 2298.73 (MB)
#
#
#Global routing initialization is done on Sat Mar  4 23:30:22 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2034.58 (MB), peak = 2298.73 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2045.11 (MB), peak = 2298.73 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2045.11 (MB), peak = 2298.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 16 (skipped).
#Total number of routable nets = 38335.
#Total number of nets in the design = 38351.
#
#1171 routable nets have only global wires.
#37164 routable nets have only detail routed wires.
#27 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#218 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 23            4                 4            1144  
#-------------------------------------------------------------------------------
#        Total                 23            4                 4            1144  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                208           37                37           38090  
#-------------------------------------------------------------------------------
#        Total                208           37                37           38090  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            6(0.02%)   (0.02%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      6(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 636901 um.
#Total half perimeter of net bounding box = 514362 um.
#Total wire length on LAYER M1 = 1695 um.
#Total wire length on LAYER M2 = 204297 um.
#Total wire length on LAYER M3 = 251282 um.
#Total wire length on LAYER M4 = 153156 um.
#Total wire length on LAYER M5 = 21914 um.
#Total wire length on LAYER M6 = 1383 um.
#Total wire length on LAYER M7 = 571 um.
#Total wire length on LAYER M8 = 2603 um.
#Total number of vias = 261863
#Total number of multi-cut vias = 165507 ( 63.2%)
#Total number of single cut vias = 96356 ( 36.8%)
#Up-Via Summary (total 261863):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95543 ( 72.5%)     36259 ( 27.5%)     131802
# M2               798 (  0.8%)    100352 ( 99.2%)     101150
# M3                11 (  0.0%)     26469 (100.0%)      26480
# M4                 1 (  0.1%)      1984 ( 99.9%)       1985
# M5                 1 (  0.4%)       255 ( 99.6%)        256
# M6                 1 (  1.0%)       100 ( 99.0%)        101
# M7                 1 (  1.1%)        88 ( 98.9%)         89
#-----------------------------------------------------------
#                96356 ( 36.8%)    165507 ( 63.2%)     261863 
#
#Total number of involved priority nets 23
#Maximum src to sink distance for priority net 283.9
#Average of max src_to_sink distance for priority net 115.8
#Average of ave src_to_sink distance for priority net 61.1
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 19.98 (MB)
#Total memory = 2048.19 (MB)
#Peak memory = 2298.73 (MB)
#
#Finished global routing on Sat Mar  4 23:30:24 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2043.57 (MB), peak = 2298.73 (MB)
#Start Track Assignment.
#Done with 36 horizontal wires in 2 hboxes and 25 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637102 um.
#Total half perimeter of net bounding box = 514362 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204392 um.
#Total wire length on LAYER M3 = 251353 um.
#Total wire length on LAYER M4 = 153156 um.
#Total wire length on LAYER M5 = 21914 um.
#Total wire length on LAYER M6 = 1383 um.
#Total wire length on LAYER M7 = 570 um.
#Total wire length on LAYER M8 = 2603 um.
#Total number of vias = 261863
#Total number of multi-cut vias = 165507 ( 63.2%)
#Total number of single cut vias = 96356 ( 36.8%)
#Up-Via Summary (total 261863):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95543 ( 72.5%)     36259 ( 27.5%)     131802
# M2               798 (  0.8%)    100352 ( 99.2%)     101150
# M3                11 (  0.0%)     26469 (100.0%)      26480
# M4                 1 (  0.1%)      1984 ( 99.9%)       1985
# M5                 1 (  0.4%)       255 ( 99.6%)        256
# M6                 1 (  1.0%)       100 ( 99.0%)        101
# M7                 1 (  1.1%)        88 ( 98.9%)         89
#-----------------------------------------------------------
#                96356 ( 36.8%)    165507 ( 63.2%)     261863 
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2143.93 (MB), peak = 2298.73 (MB)
#
#number of short segments in preferred routing layers
#	M3        M7        Total 
#	1         1         2         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 127.96 (MB)
#Total memory = 2143.93 (MB)
#Peak memory = 2298.73 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 14.4% of the total area was rechecked for DRC, and 25.3% required routing.
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            6        2        6        2        0       16
#	M2            3        2       15        0        1       21
#	Totals        9        4       21        2        1       37
#1484 out of 71426 instances (2.1%) need to be verified(marked ipoed), dirty area = 1.2%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            6        2        6        2        0       16
#	M2            3        2       15        0        1       21
#	Totals        9        4       21        2        1       37
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 2137.28 (MB), peak = 2298.73 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2164.26 (MB), peak = 2298.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637203 um.
#Total half perimeter of net bounding box = 514362 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204149 um.
#Total wire length on LAYER M3 = 251576 um.
#Total wire length on LAYER M4 = 153285 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262885
#Total number of multi-cut vias = 163611 ( 62.2%)
#Total number of single cut vias = 99274 ( 37.8%)
#Up-Via Summary (total 262885):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96571 ( 73.2%)     35442 ( 26.8%)     132013
# M2              2441 (  2.4%)     99403 ( 97.6%)     101844
# M3               254 (  1.0%)     26344 ( 99.0%)      26598
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99274 ( 37.8%)    163611 ( 62.2%)     262885 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -89.71 (MB)
#Total memory = 2054.22 (MB)
#Peak memory = 2298.73 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2056.02 (MB), peak = 2298.73 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637203 um.
#Total half perimeter of net bounding box = 514362 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204149 um.
#Total wire length on LAYER M3 = 251576 um.
#Total wire length on LAYER M4 = 153285 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262885
#Total number of multi-cut vias = 163611 ( 62.2%)
#Total number of single cut vias = 99274 ( 37.8%)
#Up-Via Summary (total 262885):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96571 ( 73.2%)     35442 ( 26.8%)     132013
# M2              2441 (  2.4%)     99403 ( 97.6%)     101844
# M3               254 (  1.0%)     26344 ( 99.0%)      26598
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99274 ( 37.8%)    163611 ( 62.2%)     262885 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637203 um.
#Total half perimeter of net bounding box = 514362 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204149 um.
#Total wire length on LAYER M3 = 251576 um.
#Total wire length on LAYER M4 = 153285 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262885
#Total number of multi-cut vias = 163611 ( 62.2%)
#Total number of single cut vias = 99274 ( 37.8%)
#Up-Via Summary (total 262885):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96571 ( 73.2%)     35442 ( 26.8%)     132013
# M2              2441 (  2.4%)     99403 ( 97.6%)     101844
# M3               254 (  1.0%)     26344 ( 99.0%)      26598
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99274 ( 37.8%)    163611 ( 62.2%)     262885 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar  4 23:31:30 2023
#
#
#Start Post Route Wire Spread.
#Done with 480 horizontal wires in 3 hboxes and 474 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637364 um.
#Total half perimeter of net bounding box = 514362 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204192 um.
#Total wire length on LAYER M3 = 251649 um.
#Total wire length on LAYER M4 = 153330 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262885
#Total number of multi-cut vias = 163611 ( 62.2%)
#Total number of single cut vias = 99274 ( 37.8%)
#Up-Via Summary (total 262885):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96571 ( 73.2%)     35442 ( 26.8%)     132013
# M2              2441 (  2.4%)     99403 ( 97.6%)     101844
# M3               254 (  1.0%)     26344 ( 99.0%)      26598
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99274 ( 37.8%)    163611 ( 62.2%)     262885 
#
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2129.14 (MB), peak = 2298.73 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637364 um.
#Total half perimeter of net bounding box = 514362 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204192 um.
#Total wire length on LAYER M3 = 251649 um.
#Total wire length on LAYER M4 = 153330 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262885
#Total number of multi-cut vias = 163611 ( 62.2%)
#Total number of single cut vias = 99274 ( 37.8%)
#Up-Via Summary (total 262885):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96571 ( 73.2%)     35442 ( 26.8%)     132013
# M2              2441 (  2.4%)     99403 ( 97.6%)     101844
# M3               254 (  1.0%)     26344 ( 99.0%)      26598
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99274 ( 37.8%)    163611 ( 62.2%)     262885 
#
#detailRoute Statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:01:08
#Increased memory = -89.11 (MB)
#Total memory = 2054.81 (MB)
#Peak memory = 2298.73 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:26
#Elapsed time = 00:01:26
#Increased memory = -131.09 (MB)
#Total memory = 2005.87 (MB)
#Peak memory = 2298.73 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  4 23:31:40 2023
#
**optDesign ... cpu = 0:04:52, real = 0:04:52, mem = 1961.7M, totSessionCpu=2:01:12 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=71426 and nets=38351 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/fullchip_3731_XXU60U.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2483.1M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 2551.7M)
Extracted 20.0003% (CPU Time= 0:00:01.8  MEM= 2551.7M)
Extracted 30.0005% (CPU Time= 0:00:02.1  MEM= 2551.7M)
Extracted 40.0004% (CPU Time= 0:00:02.3  MEM= 2551.7M)
Extracted 50.0006% (CPU Time= 0:00:02.7  MEM= 2551.7M)
Extracted 60.0004% (CPU Time= 0:00:03.3  MEM= 2555.7M)
Extracted 70.0003% (CPU Time= 0:00:04.0  MEM= 2555.7M)
Extracted 80.0005% (CPU Time= 0:00:05.3  MEM= 2555.7M)
Extracted 90.0004% (CPU Time= 0:00:05.6  MEM= 2555.7M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 2555.7M)
Number of Extracted Resistors     : 666931
Number of Extracted Ground Cap.   : 659365
Number of Extracted Coupling Cap. : 1036436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2524.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.7  Real Time: 0:00:09.0  MEM: 2524.375M)
**optDesign ... cpu = 0:05:02, real = 0:05:01, mem = 1959.7M, totSessionCpu=2:01:21 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2489.53)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2548.82 CPU=0:00:10.2 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2548.82 CPU=0:00:12.0 REAL=0:00:12.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2548.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2548.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2508.94)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  8.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2515.09 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2515.09 CPU=0:00:02.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:22.8 real=0:00:22.0 totSessionCpu=2:01:44 mem=2515.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2515.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2515.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2515.1M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2530.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  0.053  |
|           TNS (ns):| -2.878  | -2.878  |  0.000  |
|    Violating Paths:|   333   |   333   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.638%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2530.4M
**optDesign ... cpu = 0:05:27, real = 0:05:25, mem = 2045.7M, totSessionCpu=2:01:46 **
**optDesign ... cpu = 0:05:27, real = 0:05:25, mem = 2045.7M, totSessionCpu=2:01:46 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.025
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 208 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:01:46.5/2:04:01.1 (1.0), mem = 2492.4M
(I,S,L,T): WC_VIEW: 104.527, 24.528, 2.09118, 131.146
*info: 208 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.025 TNS Slack -2.879 Density 99.92
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.025|-2.879|
|HEPG      |-0.025|-2.879|
|All Paths |-0.025|-2.879|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.025|   -0.025|  -2.879|   -2.879|    99.92%|   0:00:00.0| 2647.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.025|   -0.025|  -2.879|   -2.879|    99.92%|   0:00:01.0| 2647.8M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2647.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=2647.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.025|-2.879|
|HEPG      |-0.025|-2.879|
|All Paths |-0.025|-2.879|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.025|-2.879|
|HEPG      |-0.025|-2.879|
|All Paths |-0.025|-2.879|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=2647.8M) ***
(I,S,L,T): WC_VIEW: 104.527, 24.528, 2.09118, 131.146
*** SetupOpt [finish] : cpu/real = 0:00:13.2/0:00:13.2 (1.0), totSession cpu/real = 2:01:59.7/2:04:14.3 (1.0), mem = 2628.7M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:41, real = 0:05:39, mem = 2202.0M, totSessionCpu=2:02:00 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2556.68M, totSessionCpu=2:02:01).
**optDesign ... cpu = 0:05:42, real = 0:05:40, mem = 2202.0M, totSessionCpu=2:02:01 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2202.62MB/3732.33MB/2288.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2202.62MB/3732.33MB/2288.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2202.62MB/3732.33MB/2288.86MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT)
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT): 10%
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT): 20%
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT): 30%
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT): 40%
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT): 50%
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT): 60%
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT): 70%
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT): 80%
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT): 90%

Finished Levelizing
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT)

Starting Activity Propagation
2023-Mar-04 23:32:31 (2023-Mar-05 07:32:31 GMT)
2023-Mar-04 23:32:32 (2023-Mar-05 07:32:32 GMT): 10%
2023-Mar-04 23:32:32 (2023-Mar-05 07:32:32 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:32:33 (2023-Mar-05 07:32:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2204.19MB/3732.33MB/2288.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 23:32:33 (2023-Mar-05 07:32:33 GMT)
 ... Calculating switching power
2023-Mar-04 23:32:33 (2023-Mar-05 07:32:33 GMT): 10%
2023-Mar-04 23:32:33 (2023-Mar-05 07:32:33 GMT): 20%
2023-Mar-04 23:32:33 (2023-Mar-05 07:32:33 GMT): 30%
2023-Mar-04 23:32:33 (2023-Mar-05 07:32:33 GMT): 40%
2023-Mar-04 23:32:33 (2023-Mar-05 07:32:33 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 23:32:34 (2023-Mar-05 07:32:34 GMT): 60%
2023-Mar-04 23:32:34 (2023-Mar-05 07:32:34 GMT): 70%
2023-Mar-04 23:32:35 (2023-Mar-05 07:32:35 GMT): 80%
2023-Mar-04 23:32:35 (2023-Mar-05 07:32:35 GMT): 90%

Finished Calculating power
2023-Mar-04 23:32:36 (2023-Mar-05 07:32:36 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2204.40MB/3732.33MB/2288.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2204.40MB/3732.33MB/2288.86MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=2204.40MB/3732.33MB/2288.86MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2204.40MB/3732.33MB/2288.86MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-04 23:32:36 (2023-Mar-05 07:32:36 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      109.14426034 	   72.9896%
Total Switching Power:      38.23317923 	   25.5682%
Total Leakage Power:         2.15661132 	    1.4422%
Total Power:               149.53405147
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         83.45       2.702      0.5807       86.74          58
Macro                                  0           0           0           0           0
IO                                     0           0   1.748e-05   1.748e-05   1.169e-05
Physical-Only                          0           0      0.8085      0.8085      0.5407
Combinational                      20.37       21.83      0.7319       42.92       28.71
Clock (Combinational)              5.323       13.71     0.03551       19.06       12.75
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              109.1       38.23       2.157       149.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      109.1       38.23       2.157       149.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.323       13.71     0.03551       19.06       12.75
-----------------------------------------------------------------------------------------
Total                              5.323       13.71     0.03551       19.06       12.75
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=2230.48MB/3758.58MB/2288.86MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:05:50, real = 0:05:49, mem = 2201.9M, totSessionCpu=2:02:10 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:50, real = 0:05:49, mem = 2195.3M, totSessionCpu=2:02:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=2558.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2558.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:09.6 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:10.7 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=0:01:26 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:18.2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:20.3/0:00:20.2 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:20.9, mem=2568.9M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2560.9M
** Profile ** DRVs :  cpu=0:00:01.6, mem=2558.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  0.053  |
|           TNS (ns):| -2.878  | -2.878  |  0.000  |
|    Violating Paths:|   333   |   333   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.012  |  0.012  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.638%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2558.9M
**optDesign ... cpu = 0:06:14, real = 0:06:13, mem = 2182.1M, totSessionCpu=2:02:33 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2107.9M, totSessionCpu=2:02:33 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-04 23:33:08 (2023-Mar-05 07:33:08 GMT)
2023-Mar-04 23:33:08 (2023-Mar-05 07:33:08 GMT): 10%
2023-Mar-04 23:33:08 (2023-Mar-05 07:33:08 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:33:09 (2023-Mar-05 07:33:09 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2168.2M, totSessionCpu=2:02:46 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2550.6M, init mem=2550.6M)
*info: Placed = 71426          (Fixed = 131)
*info: Unplaced = 0           
Placement Density:99.92%(303018/303274)
Placement Density (including fixed std cells):99.92%(303018/303274)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=2547.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 36788

Instance distribution across the VT partitions:

 LVT : inst = 13004 (35.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 13004 (35.3%)

 HVT : inst = 23784 (64.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 23784 (64.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=71426 and nets=38351 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/fullchip_3731_XXU60U.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2540.6M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 2609.1M)
Extracted 20.0003% (CPU Time= 0:00:01.7  MEM= 2609.1M)
Extracted 30.0005% (CPU Time= 0:00:02.0  MEM= 2609.1M)
Extracted 40.0004% (CPU Time= 0:00:02.2  MEM= 2609.1M)
Extracted 50.0006% (CPU Time= 0:00:02.6  MEM= 2609.1M)
Extracted 60.0004% (CPU Time= 0:00:03.1  MEM= 2613.1M)
Extracted 70.0003% (CPU Time= 0:00:03.8  MEM= 2613.1M)
Extracted 80.0005% (CPU Time= 0:00:05.0  MEM= 2613.1M)
Extracted 90.0004% (CPU Time= 0:00:05.3  MEM= 2613.1M)
Extracted 100% (CPU Time= 0:00:06.4  MEM= 2613.1M)
Number of Extracted Resistors     : 666931
Number of Extracted Ground Cap.   : 659365
Number of Extracted Coupling Cap. : 1036436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2581.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.3  Real Time: 0:00:08.0  MEM: 2581.852M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2567.75)
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2627.04 CPU=0:00:10.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2627.04 CPU=0:00:11.1 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2627.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 2627.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2540.16)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  8.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2546.31 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2546.31 CPU=0:00:02.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:20.8 real=0:00:21.0 totSessionCpu=2:03:18 mem=2546.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=2546.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2546.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2546.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2561.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  0.053  |
|           TNS (ns):| -2.878  | -2.878  |  0.000  |
|    Violating Paths:|   333   |   333   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.638%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2561.6M
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 2090.5M, totSessionCpu=2:03:20 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       208 (unrouted=0, trialRouted=0, noStatus=0, routed=208, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 38143 (unrouted=16, trialRouted=0, noStatus=0, routed=38127, fixed=0, [crossesIlmBoundary=0, tooFewTerms=16, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 207 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 303267.600um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       9392
      Delay constrained sinks:     9392
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 9392 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO initial state:
    cell counts      : b=207, i=0, icg=0, nicg=0, l=0, total=207
    cell areas       : b=1635.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1635.840um^2
    cell capacitance : b=0.901pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.901pF
    sink capacitance : count=9392, total=8.619pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.830pF, leaf=6.618pF, total=7.449pF
    wire lengths     : top=0.000um, trunk=6373.400um, leaf=42739.000um, total=49112.400um
    hp wire lengths  : top=0.000um, trunk=4945.000um, leaf=13929.500um, total=18874.500um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=69 avg=0.042ns sd=0.023ns min=0.015ns max=0.091ns {47 <= 0.063ns, 20 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=139 avg=0.074ns sd=0.026ns min=0.017ns max=0.103ns {36 <= 0.063ns, 18 <= 0.084ns, 69 <= 0.094ns, 15 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 12 CKBD16: 124 CKBD12: 10 BUFFD8: 1 CKBD8: 7 BUFFD6: 2 CKBD6: 3 BUFFD4: 2 CKBD4: 18 CKBD3: 4 CKBD2: 6 BUFFD1: 7 CKBD1: 10 CKBD0: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.234, max=0.557, avg=0.369, sd=0.088], skew [0.323 vs 0.057*], 45.7% {0.272, 0.329} (wid=0.037 ws=0.033) (gid=0.534 gs=0.327)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 208, tested: 208, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=207, i=0, icg=0, nicg=0, l=0, total=207
    cell areas       : b=1635.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1635.840um^2
    cell capacitance : b=0.901pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.901pF
    sink capacitance : count=9392, total=8.619pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.830pF, leaf=6.618pF, total=7.449pF
    wire lengths     : top=0.000um, trunk=6373.400um, leaf=42739.000um, total=49112.400um
    hp wire lengths  : top=0.000um, trunk=4945.000um, leaf=13929.500um, total=18874.500um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=69 avg=0.042ns sd=0.023ns min=0.015ns max=0.091ns {47 <= 0.063ns, 20 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=139 avg=0.074ns sd=0.026ns min=0.017ns max=0.103ns {36 <= 0.063ns, 18 <= 0.084ns, 69 <= 0.094ns, 15 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 12 CKBD16: 124 CKBD12: 10 BUFFD8: 1 CKBD8: 7 BUFFD6: 2 CKBD6: 3 BUFFD4: 2 CKBD4: 18 CKBD3: 4 CKBD2: 6 BUFFD1: 7 CKBD1: 10 CKBD0: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.234, max=0.557, avg=0.369, sd=0.088], skew [0.323 vs 0.057*], 45.7% {0.272, 0.329} (wid=0.037 ws=0.033) (gid=0.534 gs=0.327)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO final:
    cell counts      : b=207, i=0, icg=0, nicg=0, l=0, total=207
    cell areas       : b=1635.840um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1635.840um^2
    cell capacitance : b=0.901pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.901pF
    sink capacitance : count=9392, total=8.619pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.830pF, leaf=6.618pF, total=7.449pF
    wire lengths     : top=0.000um, trunk=6373.400um, leaf=42739.000um, total=49112.400um
    hp wire lengths  : top=0.000um, trunk=4945.000um, leaf=13929.500um, total=18874.500um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=69 avg=0.042ns sd=0.023ns min=0.015ns max=0.091ns {47 <= 0.063ns, 20 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=139 avg=0.074ns sd=0.026ns min=0.017ns max=0.103ns {36 <= 0.063ns, 18 <= 0.084ns, 69 <= 0.094ns, 15 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 12 CKBD16: 124 CKBD12: 10 BUFFD8: 1 CKBD8: 7 BUFFD6: 2 CKBD6: 3 BUFFD4: 2 CKBD4: 18 CKBD3: 4 CKBD2: 6 BUFFD1: 7 CKBD1: 10 CKBD0: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.234, max=0.557, avg=0.369, sd=0.088], skew [0.323 vs 0.057*], 45.7% {0.272, 0.329} (wid=0.037 ws=0.033) (gid=0.534 gs=0.327)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       208 (unrouted=0, trialRouted=0, noStatus=0, routed=208, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 38143 (unrouted=16, trialRouted=0, noStatus=0, routed=38127, fixed=0, [crossesIlmBoundary=0, tooFewTerms=16, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:04.9 real=0:00:04.9)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
**INFO: Start fixing DRV (Mem = 2534.30M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 208 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:03:29.5/2:05:44.5 (1.0), mem = 2534.3M
(I,S,L,T): WC_VIEW: 104.527, 24.528, 2.09118, 131.146
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.02|    -2.88|       0|       0|       0|  99.92|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.02|    -2.88|       0|       0|       0|  99.92| 0:00:00.0|  2691.3M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=2691.3M) ***

(I,S,L,T): WC_VIEW: 104.527, 24.528, 2.09118, 131.146
*** DrvOpt [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 2:03:38.1/2:05:53.1 (1.0), mem = 2672.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 2234.0M, totSessionCpu=2:03:38 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 2610.18M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2610.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2610.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2620.2M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2620.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.15min real=0.15min mem=2610.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  0.053  |
|           TNS (ns):| -2.879  | -2.879  |  0.000  |
|    Violating Paths:|   338   |   338   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.638%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2620.2M
**optDesign ... cpu = 0:01:07, real = 0:01:06, mem = 2222.6M, totSessionCpu=2:03:40 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 2200.4M, totSessionCpu=2:03:41 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2600.65M, totSessionCpu=2:03:42).
**optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 2200.7M, totSessionCpu=2:03:42 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=2600.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2600.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2602.7M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2602.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  0.053  |
|           TNS (ns):| -2.879  | -2.879  |  0.000  |
|    Violating Paths:|   338   |   338   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.638%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2602.7M
**optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 2201.2M, totSessionCpu=2:03:44 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:03:44 mem=2600.7M) ***
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2600.7MB
*** Finished refinePlace (2:03:45 mem=2600.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sat Mar  4 23:34:12 2023
#
#num needed restored net=0
#need_extraction net=0 (total=38351)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar  4 23:34:15 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 38349 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2154.57 (MB), peak = 2298.73 (MB)
#Merging special wires: starts on Sat Mar  4 23:34:18 2023 with memory = 2155.15 (MB), peak = 2298.73 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.2 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Mar  4 23:34:18 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.87 (MB)
#Total memory = 2155.71 (MB)
#Peak memory = 2298.73 (MB)
#
#
#Start global routing on Sat Mar  4 23:34:18 2023
#
#
#Start global routing initialization on Sat Mar  4 23:34:18 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 5.87 (MB)
#Total memory = 2155.71 (MB)
#Peak memory = 2298.73 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2160.10 (MB), peak = 2298.73 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637364 um.
#Total half perimeter of net bounding box = 514362 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204192 um.
#Total wire length on LAYER M3 = 251649 um.
#Total wire length on LAYER M4 = 153330 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262885
#Total number of multi-cut vias = 163611 ( 62.2%)
#Total number of single cut vias = 99274 ( 37.8%)
#Up-Via Summary (total 262885):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96571 ( 73.2%)     35442 ( 26.8%)     132013
# M2              2441 (  2.4%)     99403 ( 97.6%)     101844
# M3               254 (  1.0%)     26344 ( 99.0%)      26598
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99274 ( 37.8%)    163611 ( 62.2%)     262885 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.76 (MB)
#Total memory = 2158.48 (MB)
#Peak memory = 2298.73 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2162.58 (MB), peak = 2298.73 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637364 um.
#Total half perimeter of net bounding box = 514362 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204192 um.
#Total wire length on LAYER M3 = 251649 um.
#Total wire length on LAYER M4 = 153330 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262885
#Total number of multi-cut vias = 163611 ( 62.2%)
#Total number of single cut vias = 99274 ( 37.8%)
#Up-Via Summary (total 262885):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96571 ( 73.2%)     35442 ( 26.8%)     132013
# M2              2441 (  2.4%)     99403 ( 97.6%)     101844
# M3               254 (  1.0%)     26344 ( 99.0%)      26598
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99274 ( 37.8%)    163611 ( 62.2%)     262885 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 208
#Total wire length = 637364 um.
#Total half perimeter of net bounding box = 514362 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204192 um.
#Total wire length on LAYER M3 = 251649 um.
#Total wire length on LAYER M4 = 153330 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262885
#Total number of multi-cut vias = 163611 ( 62.2%)
#Total number of single cut vias = 99274 ( 37.8%)
#Up-Via Summary (total 262885):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96571 ( 73.2%)     35442 ( 26.8%)     132013
# M2              2441 (  2.4%)     99403 ( 97.6%)     101844
# M3               254 (  1.0%)     26344 ( 99.0%)      26598
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99274 ( 37.8%)    163611 ( 62.2%)     262885 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 6.98 (MB)
#Total memory = 2162.70 (MB)
#Peak memory = 2298.73 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = -60.03 (MB)
#Total memory = 2142.89 (MB)
#Peak memory = 2298.73 (MB)
#Number of warnings = 1
#Total number of warnings = 31
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  4 23:34:28 2023
#
**optDesign ... cpu = 0:01:28, real = 0:01:27, mem = 2141.4M, totSessionCpu=2:04:01 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=71426 and nets=38351 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/fullchip_3731_XXU60U.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2605.9M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 2674.4M)
Extracted 20.0005% (CPU Time= 0:00:01.7  MEM= 2674.4M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 2674.4M)
Extracted 40.0004% (CPU Time= 0:00:02.2  MEM= 2674.4M)
Extracted 50.0006% (CPU Time= 0:00:02.6  MEM= 2674.4M)
Extracted 60.0004% (CPU Time= 0:00:03.1  MEM= 2678.4M)
Extracted 70.0005% (CPU Time= 0:00:03.7  MEM= 2678.4M)
Extracted 80.0003% (CPU Time= 0:00:05.0  MEM= 2678.4M)
Extracted 90.0004% (CPU Time= 0:00:05.4  MEM= 2678.4M)
Extracted 100% (CPU Time= 0:00:06.5  MEM= 2678.4M)
Number of Extracted Resistors     : 665913
Number of Extracted Ground Cap.   : 658347
Number of Extracted Coupling Cap. : 1033436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2647.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.4  Real Time: 0:00:09.0  MEM: 2647.164M)
**optDesign ... cpu = 0:01:38, real = 0:01:36, mem = 2091.0M, totSessionCpu=2:04:11 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2588.59)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2647.89 CPU=0:00:09.8 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2647.89 CPU=0:00:11.5 REAL=0:00:12.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2647.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2647.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2607)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  8.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2613.16 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2613.16 CPU=0:00:02.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:21.7 real=0:00:22.0 totSessionCpu=2:04:32 mem=2613.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=2613.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2613.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2613.2M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2628.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  0.053  |
|           TNS (ns):| -2.883  | -2.883  |  0.000  |
|    Violating Paths:|   333   |   333   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.638%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2628.4M
**optDesign ... cpu = 0:02:01, real = 0:02:00, mem = 2183.1M, totSessionCpu=2:04:34 **
**optDesign ... cpu = 0:02:01, real = 0:02:00, mem = 2183.1M, totSessionCpu=2:04:34 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:03, real = 0:02:02, mem = 2165.8M, totSessionCpu=2:04:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=2590.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2590.4M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2600.4M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2592.4M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2590.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  0.053  |
|           TNS (ns):| -2.883  | -2.883  |  0.000  |
|    Violating Paths:|   333   |   333   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.638%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2590.4M
**optDesign ... cpu = 0:02:06, real = 0:02:06, mem = 2163.6M, totSessionCpu=2:04:39 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2084.2M, totSessionCpu=2:04:40 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-04 23:35:13 (2023-Mar-05 07:35:13 GMT)
2023-Mar-04 23:35:13 (2023-Mar-05 07:35:13 GMT): 10%
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT): 20%
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT): 30%
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT): 40%
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT): 50%
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT): 60%
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT): 70%
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT): 80%
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT): 90%

Finished Levelizing
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT)

Starting Activity Propagation
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT)
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT): 10%
2023-Mar-04 23:35:14 (2023-Mar-05 07:35:14 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:35:15 (2023-Mar-05 07:35:15 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 2162.0M, totSessionCpu=2:04:53 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2594.1M, init mem=2594.1M)
*info: Placed = 71426          (Fixed = 131)
*info: Unplaced = 0           
Placement Density:99.92%(303018/303274)
Placement Density (including fixed std cells):99.92%(303018/303274)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=2590.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 36788

Instance distribution across the VT partitions:

 LVT : inst = 13004 (35.3%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 13004 (35.3%)

 HVT : inst = 23784 (64.7%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 23784 (64.7%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=71426 and nets=38351 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/fullchip_3731_XXU60U.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2584.1M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 2652.6M)
Extracted 20.0005% (CPU Time= 0:00:01.8  MEM= 2652.6M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 2652.6M)
Extracted 40.0004% (CPU Time= 0:00:02.4  MEM= 2652.6M)
Extracted 50.0006% (CPU Time= 0:00:02.7  MEM= 2652.6M)
Extracted 60.0004% (CPU Time= 0:00:03.3  MEM= 2656.6M)
Extracted 70.0005% (CPU Time= 0:00:04.0  MEM= 2656.6M)
Extracted 80.0003% (CPU Time= 0:00:05.3  MEM= 2656.6M)
Extracted 90.0004% (CPU Time= 0:00:05.6  MEM= 2656.6M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 2656.6M)
Number of Extracted Resistors     : 665913
Number of Extracted Ground Cap.   : 658347
Number of Extracted Coupling Cap. : 1033436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2625.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.7  Real Time: 0:00:09.0  MEM: 2625.352M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=4.25)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
End delay calculation. (MEM=0 CPU=0:00:05.9 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:07.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:09.0 totSessionCpu=0:01:38 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:01:38 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:12.3/0:00:12.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2611.25)
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2670.54 CPU=0:00:10.2 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2670.54 CPU=0:00:11.3 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2670.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2670.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2588.66)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  8.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2594.81 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2594.81 CPU=0:00:02.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:20.4 real=0:00:20.0 totSessionCpu=2:05:39 mem=2594.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=2594.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2594.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2594.8M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2610.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.025  | -0.025  |  0.053  |
|           TNS (ns):| -2.883  | -2.883  |  0.000  |
|    Violating Paths:|   333   |   333   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.638%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 2159.3M, totSessionCpu=2:05:41 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -0.025
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in WNS mode
Info: 208 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:43.8/2:07:58.3 (1.0), mem = 2572.1M
(I,S,L,T): WC_VIEW: 104.527, 24.53, 2.09118, 131.148
*info: 208 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.025 TNS Slack -2.883 Density 99.92
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.025|-2.883|
|HEPG      |-0.025|-2.883|
|All Paths |-0.025|-2.883|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.025|   -0.025|  -2.883|   -2.883|    99.92%|   0:00:00.0| 2727.5M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -2.691|   -2.691|    99.92%|   0:00:05.0| 2845.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:05.0 mem=2845.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.5 real=0:00:05.0 mem=2845.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.022|-2.691|
|HEPG      |-0.022|-2.691|
|All Paths |-0.022|-2.691|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -2.691 Density 99.92
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.022|-2.691|
|HEPG      |-0.022|-2.691|
|All Paths |-0.022|-2.691|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.5 real=0:00:05.0 mem=2845.4M) ***
(I,S,L,T): WC_VIEW: 104.527, 24.53, 2.09118, 131.148
*** SetupOpt [finish] : cpu/real = 0:00:18.7/0:00:18.6 (1.0), totSession cpu/real = 2:06:02.5/2:08:16.9 (1.0), mem = 2826.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:06:03 mem=2826.3M) ***
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2826.3MB
*** Finished refinePlace (2:06:03 mem=2826.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Optimization in TNS mode
Info: 208 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:06:03.3/2:08:17.8 (1.0), mem = 2706.3M
(I,S,L,T): WC_VIEW: 104.527, 24.53, 2.09118, 131.148
*info: 208 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -2.691 Density 99.92
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.022|-2.691|
|HEPG      |-0.022|-2.691|
|All Paths |-0.022|-2.691|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -2.691|   -2.691|    99.92%|   0:00:01.0| 2727.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -2.683|   -2.683|    99.92%|   0:00:05.0| 2850.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.5 real=0:00:06.0 mem=2850.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.5 real=0:00:06.0 mem=2850.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.022|-2.683|
|HEPG      |-0.022|-2.683|
|All Paths |-0.022|-2.683|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -2.683 Density 99.92
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 1 Nets
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.022|-2.683|
|HEPG      |-0.022|-2.683|
|All Paths |-0.022|-2.683|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=2850.9M) ***
(I,S,L,T): WC_VIEW: 104.53, 24.5313, 2.0913, 131.152
*** SetupOpt [finish] : cpu/real = 0:00:17.3/0:00:17.3 (1.0), totSession cpu/real = 2:06:20.6/2:08:35.0 (1.0), mem = 2831.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:06:21 mem=2831.8M) ***
**ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2831.8MB
*** Finished refinePlace (2:06:21 mem=2831.8M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.022 ns

Start Layer Assignment ...
WNS(-0.022ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 38351.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: -0.0225
        slack threshold: 1.4275
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 940 (2.5%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.022 ns

Start Layer Assignment ...
WNS(-0.022ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 38351.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: -0.0225
        slack threshold: 1.4275
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1093 (2.9%)
** Profile ** Start :  cpu=0:00:00.0, mem=2790.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2790.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2790.1M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2790.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  0.053  |
|           TNS (ns):| -2.682  | -2.682  |  0.000  |
|    Violating Paths:|   333   |   333   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.639%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2790.1M
**optDesign ... cpu = 0:01:46, real = 0:01:45, mem = 2264.3M, totSessionCpu=2:06:25 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sat Mar  4 23:36:52 2023
#
#num needed restored net=0
#need_extraction net=0 (total=38351)
#Processed 14 dirty instances, 12 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(13 insts marked dirty, reset pre-exisiting dirty flag on 13 insts, 45 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Mar  4 23:36:55 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 38349 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2154.62 (MB), peak = 2443.35 (MB)
#Merging special wires: starts on Sat Mar  4 23:36:58 2023 with memory = 2155.81 (MB), peak = 2443.35 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 515.79500 284.60000 ) on M1 for NET CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 514.50000 284.50000 ) on M1 for NET core_instance_mac_array_instance_col_idx_8__mac_col_inst_N35. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 514.69500 284.68500 ) on M1 for NET core_instance_mac_array_instance_q_temp[500]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 519.50000 284.51000 ) on M1 for NET core_instance_mac_array_instance_q_temp[564]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 359.28000 223.30000 ) on M1 for NET n5646. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 339.74500 224.89500 ) on M1 for NET FE_RN_2925_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 339.60000 225.00000 ) on M1 for NET n6820. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#43 routed nets are extracted.
#    7 (0.02%) extracted nets are partially routed.
#38292 routed net(s) are imported.
#16 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 38351.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Mar  4 23:36:58 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 11.25 (MB)
#Total memory = 2156.38 (MB)
#Peak memory = 2443.35 (MB)
#
#
#Start global routing on Sat Mar  4 23:36:58 2023
#
#
#Start global routing initialization on Sat Mar  4 23:36:58 2023
#
#Number of eco nets is 9
#
#Start global routing data preparation on Sat Mar  4 23:36:58 2023
#
#Start routing resource analysis on Sat Mar  4 23:36:58 2023
#
#Routing resource analysis is done on Sat Mar  4 23:37:00 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2764          80       36290    93.19%
#  M2             V        2778          84       36290     1.10%
#  M3             H        2844           0       36290     0.10%
#  M4             V        2246         616       36290     2.61%
#  M5             H        2844           0       36290     0.00%
#  M6             V        2862           0       36290     0.00%
#  M7             H         711           0       36290     0.00%
#  M8             V         715           0       36290     0.00%
#  --------------------------------------------------------------
#  Total                  17765       3.40%      290320    12.12%
#
#  209 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Mar  4 23:37:00 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2162.66 (MB), peak = 2443.35 (MB)
#
#
#Global routing initialization is done on Sat Mar  4 23:37:00 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2162.66 (MB), peak = 2443.35 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2165.16 (MB), peak = 2443.35 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2165.18 (MB), peak = 2443.35 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 16 (skipped).
#Total number of routable nets = 38335.
#Total number of nets in the design = 38351.
#
#9 routable nets have only global wires.
#38326 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#245 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               8  
#------------------------------------------------
#        Total                  1               8  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                209           37                37           38089  
#-------------------------------------------------------------------------------
#        Total                209           37                37           38089  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 637365 um.
#Total half perimeter of net bounding box = 514361 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204193 um.
#Total wire length on LAYER M3 = 251649 um.
#Total wire length on LAYER M4 = 153330 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262884
#Total number of multi-cut vias = 163610 ( 62.2%)
#Total number of single cut vias = 99274 ( 37.8%)
#Up-Via Summary (total 262884):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96571 ( 73.2%)     35441 ( 26.8%)     132012
# M2              2441 (  2.4%)     99403 ( 97.6%)     101844
# M3               254 (  1.0%)     26344 ( 99.0%)      26598
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99274 ( 37.8%)    163610 ( 62.2%)     262884 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 137.8
#Average of max src_to_sink distance for priority net 137.8
#Average of ave src_to_sink distance for priority net 68.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.91 (MB)
#Total memory = 2168.29 (MB)
#Peak memory = 2443.35 (MB)
#
#Finished global routing on Sat Mar  4 23:37:02 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2164.18 (MB), peak = 2443.35 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 637368 um.
#Total half perimeter of net bounding box = 514361 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204196 um.
#Total wire length on LAYER M3 = 251649 um.
#Total wire length on LAYER M4 = 153330 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262884
#Total number of multi-cut vias = 163610 ( 62.2%)
#Total number of single cut vias = 99274 ( 37.8%)
#Up-Via Summary (total 262884):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96571 ( 73.2%)     35441 ( 26.8%)     132012
# M2              2441 (  2.4%)     99403 ( 97.6%)     101844
# M3               254 (  1.0%)     26344 ( 99.0%)      26598
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99274 ( 37.8%)    163610 ( 62.2%)     262884 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2253.93 (MB), peak = 2443.35 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 108.80 (MB)
#Total memory = 2253.93 (MB)
#Peak memory = 2443.35 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.2% of the total area was rechecked for DRC, and 0.4% required routing.
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            1        1        1        3
#	M2            0        0        1        1
#	Totals        1        1        2        4
#13 out of 71426 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            1        1        1        3
#	M2            0        0        1        1
#	Totals        1        1        2        4
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2268.81 (MB), peak = 2443.35 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2268.90 (MB), peak = 2443.35 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 637365 um.
#Total half perimeter of net bounding box = 514361 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204183 um.
#Total wire length on LAYER M3 = 251650 um.
#Total wire length on LAYER M4 = 153339 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262895
#Total number of multi-cut vias = 163584 ( 62.2%)
#Total number of single cut vias = 99311 ( 37.8%)
#Up-Via Summary (total 262895):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96583 ( 73.2%)     35430 ( 26.8%)     132013
# M2              2460 (  2.4%)     99388 ( 97.6%)     101848
# M3               260 (  1.0%)     26344 ( 99.0%)      26604
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99311 ( 37.8%)    163584 ( 62.2%)     262895 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -81.89 (MB)
#Total memory = 2172.03 (MB)
#Peak memory = 2443.35 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2173.68 (MB), peak = 2443.35 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 637365 um.
#Total half perimeter of net bounding box = 514361 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204183 um.
#Total wire length on LAYER M3 = 251650 um.
#Total wire length on LAYER M4 = 153339 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262895
#Total number of multi-cut vias = 163584 ( 62.2%)
#Total number of single cut vias = 99311 ( 37.8%)
#Up-Via Summary (total 262895):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96583 ( 73.2%)     35430 ( 26.8%)     132013
# M2              2460 (  2.4%)     99388 ( 97.6%)     101848
# M3               260 (  1.0%)     26344 ( 99.0%)      26604
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99311 ( 37.8%)    163584 ( 62.2%)     262895 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 209
#Total wire length = 637365 um.
#Total half perimeter of net bounding box = 514361 um.
#Total wire length on LAYER M1 = 1730 um.
#Total wire length on LAYER M2 = 204183 um.
#Total wire length on LAYER M3 = 251650 um.
#Total wire length on LAYER M4 = 153339 um.
#Total wire length on LAYER M5 = 21919 um.
#Total wire length on LAYER M6 = 1384 um.
#Total wire length on LAYER M7 = 568 um.
#Total wire length on LAYER M8 = 2591 um.
#Total number of vias = 262895
#Total number of multi-cut vias = 163584 ( 62.2%)
#Total number of single cut vias = 99311 ( 37.8%)
#Up-Via Summary (total 262895):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96583 ( 73.2%)     35430 ( 26.8%)     132013
# M2              2460 (  2.4%)     99388 ( 97.6%)     101848
# M3               260 (  1.0%)     26344 ( 99.0%)      26604
# M4                 7 (  0.4%)      1980 ( 99.6%)       1987
# M5                 1 (  0.4%)       254 ( 99.6%)        255
# M6                 0 (  0.0%)       100 (100.0%)        100
# M7                 0 (  0.0%)        88 (100.0%)         88
#-----------------------------------------------------------
#                99311 ( 37.8%)    163584 ( 62.2%)     262895 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -79.80 (MB)
#Total memory = 2174.13 (MB)
#Peak memory = 2443.35 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = -135.61 (MB)
#Total memory = 2128.69 (MB)
#Peak memory = 2443.35 (MB)
#Number of warnings = 7
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar  4 23:37:18 2023
#
**optDesign ... cpu = 0:02:12, real = 0:02:11, mem = 2092.8M, totSessionCpu=2:06:51 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=71426 and nets=38351 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/fullchip_3731_XXU60U.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2609.8M)
Extracted 10.0005% (CPU Time= 0:00:01.4  MEM= 2678.3M)
Extracted 20.0004% (CPU Time= 0:00:01.7  MEM= 2678.3M)
Extracted 30.0004% (CPU Time= 0:00:02.0  MEM= 2678.3M)
Extracted 40.0003% (CPU Time= 0:00:02.3  MEM= 2678.3M)
Extracted 50.0006% (CPU Time= 0:00:02.6  MEM= 2678.3M)
Extracted 60.0005% (CPU Time= 0:00:03.2  MEM= 2682.3M)
Extracted 70.0004% (CPU Time= 0:00:03.8  MEM= 2682.3M)
Extracted 80.0004% (CPU Time= 0:00:05.1  MEM= 2682.3M)
Extracted 90.0003% (CPU Time= 0:00:05.4  MEM= 2682.3M)
Extracted 100% (CPU Time= 0:00:06.5  MEM= 2682.3M)
Number of Extracted Resistors     : 665924
Number of Extracted Ground Cap.   : 658352
Number of Extracted Coupling Cap. : 1033444
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2651.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.3  Real Time: 0:00:09.0  MEM: 2651.016M)
**optDesign ... cpu = 0:02:21, real = 0:02:20, mem = 2092.6M, totSessionCpu=2:07:01 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2622.17)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2681.46 CPU=0:00:10.0 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2681.46 CPU=0:00:11.7 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2681.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2681.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2641.58)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  8.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2647.73 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2647.73 CPU=0:00:02.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:22.0 real=0:00:22.0 totSessionCpu=2:07:23 mem=2647.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=2647.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2647.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2647.7M
** Profile ** DRVs :  cpu=0:00:00.8, mem=2663.0M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  0.053  |
|           TNS (ns):| -2.671  | -2.671  |  0.000  |
|    Violating Paths:|   334   |   334   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.639%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2663.0M
**optDesign ... cpu = 0:02:45, real = 0:02:43, mem = 2186.8M, totSessionCpu=2:07:24 **
**optDesign ... cpu = 0:02:45, real = 0:02:43, mem = 2186.8M, totSessionCpu=2:07:24 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.023
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 208 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:24.8/2:09:38.3 (1.0), mem = 2625.0M
(I,S,L,T): WC_VIEW: 104.53, 24.5313, 2.0913, 131.152
*info: 208 clock nets excluded
*info: 2 special nets excluded.
*info: 15 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -2.671 Density 99.92
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.022|-2.671|
|HEPG      |-0.022|-2.671|
|All Paths |-0.022|-2.671|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.022|   -0.022|  -2.671|   -2.671|    99.92%|   0:00:00.0| 2780.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.022|   -0.022|  -2.671|   -2.671|    99.92%|   0:00:01.0| 2780.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
|        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2780.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=2780.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.022|-2.671|
|HEPG      |-0.022|-2.671|
|All Paths |-0.022|-2.671|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.053| 0.000|
|reg2reg   |-0.022|-2.671|
|HEPG      |-0.022|-2.671|
|All Paths |-0.022|-2.671|
+----------+------+------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 208 constrained nets 
Layer 7 has 37 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2780.4M) ***
(I,S,L,T): WC_VIEW: 104.53, 24.5313, 2.0913, 131.152
*** SetupOpt [finish] : cpu/real = 0:00:12.7/0:00:12.7 (1.0), totSession cpu/real = 2:07:37.4/2:09:50.9 (1.0), mem = 2761.3M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:58, real = 0:02:56, mem = 2339.1M, totSessionCpu=2:07:38 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:02, mem=2692.32M, totSessionCpu=2:07:39).
**optDesign ... cpu = 0:02:59, real = 0:02:58, mem = 2339.3M, totSessionCpu=2:07:39 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:01, real = 0:03:00, mem = 2327.1M, totSessionCpu=2:07:41 **
** Profile ** Start :  cpu=0:00:00.0, mem=2692.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2692.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2702.3M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2694.3M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2692.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  |  0.053  |
|           TNS (ns):| -2.671  | -2.671  |  0.000  |
|    Violating Paths:|   334   |   334   |    0    |
|          All Paths:|  17880  |  10910  |  11096  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.639%
       (99.918% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2692.3M
**optDesign ... cpu = 0:03:04, real = 0:03:04, mem = 2314.3M, totSessionCpu=2:07:44 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/04 23:38:11, mem=2238.7M)
% Begin Save ccopt configuration ... (date=03/04 23:38:11, mem=2238.7M)
% End Save ccopt configuration ... (date=03/04 23:38:12, total cpu=0:00:00.4, real=0:00:01.0, peak res=2239.1M, current mem=2239.1M)
% Begin Save netlist data ... (date=03/04 23:38:12, mem=2239.1M)
Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/04 23:38:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2239.1M, current mem=2239.1M)
Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/04 23:38:12, mem=2239.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/04 23:38:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2239.9M, current mem=2239.9M)
Saving scheduling_file.cts.3731 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/04 23:38:13, mem=2244.3M)
% End Save clock tree data ... (date=03/04 23:38:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2244.3M, current mem=2244.3M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/04 23:38:13, mem=2244.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/04 23:38:13, total cpu=0:00:00.2, real=0:00:00.0, peak res=2244.4M, current mem=2244.4M)
Saving PG file route.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2635.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/04 23:38:14, mem=2244.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/04 23:38:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=2244.4M, current mem=2244.4M)
% Begin Save routing data ... (date=03/04 23:38:14, mem=2244.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=2635.1M) ***
% End Save routing data ... (date=03/04 23:38:14, total cpu=0:00:00.5, real=0:00:00.0, peak res=2244.4M, current mem=2234.9M)
Saving property file route.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2638.1M) ***
#Saving pin access data to file route.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/04 23:38:16, mem=2234.9M)
% End Save power constraints data ... (date=03/04 23:38:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2234.9M, current mem=2234.9M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/04 23:38:17, total cpu=0:00:04.9, real=0:00:06.0, peak res=2244.4M, current mem=2235.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2633.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 34.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 3
  Overlap     : 0
End Summary

  Verification Complete : 3 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:34.1  MEM: 467.1M)

<CMD> zoomBox -17117.79550 -4228.47650 9926.52100 21022.84650
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar  4 23:42:28 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (572.4000, 569.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 23:42:29 **** Processed 5000 nets.
**** 23:42:29 **** Processed 10000 nets.
**** 23:42:29 **** Processed 15000 nets.
**** 23:42:29 **** Processed 20000 nets.
**** 23:42:29 **** Processed 25000 nets.
**** 23:42:30 **** Processed 30000 nets.
**** 23:42:30 **** Processed 35000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Mar  4 23:42:31 2023
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.1  MEM: -0.180M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3100.2) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 33.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 3
  Overlap     : 0
End Summary

  Verification Complete : 3 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:33.1  MEM: 0.9M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar  4 23:45:13 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (572.4000, 569.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 23:45:13 **** Processed 5000 nets.
**** 23:45:13 **** Processed 10000 nets.
**** 23:45:14 **** Processed 15000 nets.
**** 23:45:14 **** Processed 20000 nets.
**** 23:45:14 **** Processed 25000 nets.
**** 23:45:14 **** Processed 30000 nets.
**** 23:45:14 **** Processed 35000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Mar  4 23:45:16 2023
Time Elapsed: 0:00:03.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.0  MEM: -0.094M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2779.47MB/4276.69MB/2779.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2779.47MB/4276.69MB/2779.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2779.47MB/4276.69MB/2779.71MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-04 23:45:18 (2023-Mar-05 07:45:18 GMT)
2023-Mar-04 23:45:18 (2023-Mar-05 07:45:18 GMT): 10%
2023-Mar-04 23:45:18 (2023-Mar-05 07:45:18 GMT): 20%
2023-Mar-04 23:45:18 (2023-Mar-05 07:45:18 GMT): 30%
2023-Mar-04 23:45:19 (2023-Mar-05 07:45:19 GMT): 40%
2023-Mar-04 23:45:19 (2023-Mar-05 07:45:19 GMT): 50%
2023-Mar-04 23:45:19 (2023-Mar-05 07:45:19 GMT): 60%
2023-Mar-04 23:45:19 (2023-Mar-05 07:45:19 GMT): 70%
2023-Mar-04 23:45:19 (2023-Mar-05 07:45:19 GMT): 80%
2023-Mar-04 23:45:19 (2023-Mar-05 07:45:19 GMT): 90%

Finished Levelizing
2023-Mar-04 23:45:19 (2023-Mar-05 07:45:19 GMT)

Starting Activity Propagation
2023-Mar-04 23:45:19 (2023-Mar-05 07:45:19 GMT)
2023-Mar-04 23:45:19 (2023-Mar-05 07:45:19 GMT): 10%
2023-Mar-04 23:45:19 (2023-Mar-05 07:45:19 GMT): 20%

Finished Activity Propagation
2023-Mar-04 23:45:20 (2023-Mar-05 07:45:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2779.27MB/4276.69MB/2779.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-04 23:45:20 (2023-Mar-05 07:45:20 GMT)
 ... Calculating switching power
2023-Mar-04 23:45:20 (2023-Mar-05 07:45:20 GMT): 10%
2023-Mar-04 23:45:20 (2023-Mar-05 07:45:20 GMT): 20%
2023-Mar-04 23:45:20 (2023-Mar-05 07:45:20 GMT): 30%
2023-Mar-04 23:45:20 (2023-Mar-05 07:45:20 GMT): 40%
2023-Mar-04 23:45:20 (2023-Mar-05 07:45:20 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-04 23:45:21 (2023-Mar-05 07:45:21 GMT): 60%
2023-Mar-04 23:45:21 (2023-Mar-05 07:45:21 GMT): 70%
2023-Mar-04 23:45:22 (2023-Mar-05 07:45:22 GMT): 80%
2023-Mar-04 23:45:22 (2023-Mar-05 07:45:22 GMT): 90%

Finished Calculating power
2023-Mar-04 23:45:23 (2023-Mar-05 07:45:23 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2779.47MB/4276.69MB/2779.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2779.47MB/4276.69MB/2779.71MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total/peak)=2779.47MB/4276.69MB/2779.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2779.47MB/4276.69MB/2779.71MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      109.14727754 	   72.9877%
Total Switching Power:      38.23800462 	   25.5701%
Total Leakage Power:         2.15674214 	    1.4422%
Total Power:               149.54202490
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2779.25MB/4276.69MB/2779.71MB)


Output file is .//fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> zoomBox -435.58150 125.00400 -56.92200 264.22100
<CMD> streamOut fullchip.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          71426

Ports/Pins                           258
    metal layer M2                   175
    metal layer M3                    83

Nets                              402392
    metal layer M1                  3288
    metal layer M2                234905
    metal layer M3                127081
    metal layer M4                 35044
    metal layer M5                  1698
    metal layer M6                   195
    metal layer M7                   129
    metal layer M8                    52

    Via Instances                 262895

Special Nets                         966
    metal layer M1                   922
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  19220

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               38595
    metal layer M1                   986
    metal layer M2                 28286
    metal layer M3                  8553
    metal layer M4                   743
    metal layer M5                    17
    metal layer M6                     3
    metal layer M7                     7


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Sat Mar  4 23:45:52 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Sat Mar  4 23:45:53 2023 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/.mmmckASjkm/modes/CON/CON.sdc' ...
Current (total cpu=2:10:27, real=2:17:45, peak res=2782.7M, current mem=2041.6M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2052.1M, current mem=2052.1M)
Current (total cpu=2:10:27, real=2:17:45, peak res=2782.7M, current mem=2052.1M)
Reading latency file '/tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/.mmmckASjkm/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=2671.44 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2693.61)
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2776.59 CPU=0:00:09.9 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2749.51 CPU=0:00:11.1 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2749.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2749.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2704.51)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  9.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2710.66 CPU=0:00:02.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2710.66 CPU=0:00:02.7 REAL=0:00:03.0)
TAMODEL Cpu User Time =   26.2 sec
TAMODEL Memory Usage  =   21.1 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2723.53)
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2763.74 CPU=0:00:09.4 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=2763.74 CPU=0:00:10.4 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2763.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 2763.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2714.74)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  9.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2720.89 CPU=0:00:02.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2720.89 CPU=0:00:02.7 REAL=0:00:02.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/.mmmcr3BNIf/modes/CON/CON.sdc' ...
Current (total cpu=2:11:33, real=2:18:51, peak res=2782.7M, current mem=2042.2M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2052.5M, current mem=2052.5M)
Current (total cpu=2:11:33, real=2:18:51, peak res=2782.7M, current mem=2052.5M)
Reading latency file '/tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/.mmmcr3BNIf/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=2657.02 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=71426 and nets=38351 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3731_ieng6-ece-06.ucsd.edu_anijhawan_s0AIuA/fullchip_3731_XXU60U.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2653.0M)
Extracted 10.0005% (CPU Time= 0:00:01.6  MEM= 2729.6M)
Extracted 20.0004% (CPU Time= 0:00:02.1  MEM= 2729.6M)
Extracted 30.0004% (CPU Time= 0:00:02.3  MEM= 2729.6M)
Extracted 40.0003% (CPU Time= 0:00:02.6  MEM= 2729.6M)
Extracted 50.0006% (CPU Time= 0:00:03.0  MEM= 2729.6M)
Extracted 60.0005% (CPU Time= 0:00:03.6  MEM= 2733.6M)
Extracted 70.0004% (CPU Time= 0:00:04.3  MEM= 2733.6M)
Extracted 80.0004% (CPU Time= 0:00:06.1  MEM= 2733.6M)
Extracted 90.0003% (CPU Time= 0:00:06.4  MEM= 2733.6M)
Extracted 100% (CPU Time= 0:00:07.9  MEM= 2733.6M)
Number of Extracted Resistors     : 665924
Number of Extracted Ground Cap.   : 658352
Number of Extracted Coupling Cap. : 1033420
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2717.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.2  Real Time: 0:00:10.0  MEM: 2717.559M)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2723.18)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2806.16 CPU=0:00:10.9 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=2779.08 CPU=0:00:12.9 REAL=0:00:13.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2779.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2779.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2718.08)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2724.23 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2724.23 CPU=0:00:00.9 REAL=0:00:01.0)
TAMODEL Cpu User Time =   26.2 sec
TAMODEL Memory Usage  =   21.1 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2737.1)
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2777.31 CPU=0:00:08.7 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=2777.31 CPU=0:00:09.8 REAL=0:00:10.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2777.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2777.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2726.31)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 38339. 
Total number of fetched objects 38339
AAE_INFO-618: Total number of nets in the design is 38351,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2732.46 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2732.46 CPU=0:00:00.8 REAL=0:00:01.0)
<CMD> zoomBox -1271.22150 -283.85500 652.13950 423.28350
<CMD> zoomBox -5522.53000 -2358.63850 4246.96150 1233.19050
<CMD> zoomBox -2711.87200 -1102.30900 2387.86400 772.64850
<CMD> zoomBox -1244.69200 -446.49700 1417.40300 532.24300
<CMD> fit
<CMD> zoomBox -39.05950 246.82300 603.00000 482.88100
<CMD> zoomBox 48.02250 291.65600 511.91200 462.20850
<CMD> zoomBox 156.39750 348.00150 398.55200 437.03150
<CMD> zoomBox 189.24050 365.49500 364.19800 429.81950
<CMD> zoomBox 212.97000 378.13450 339.37700 424.60900
<CMD> zoomBox 156.39550 347.32900 398.55300 436.36000
<CMD> zoomBox -39.06850 240.89750 603.00600 476.96100
<CMD> zoomBox -353.53800 87.65800 876.47700 539.88250
<CMD> zoomBox -607.05300 -32.59050 1095.39050 593.32600
<CMD> zoomBox -97.01050 25.44950 791.67600 352.18200
<CMD> zoomBox 56.42800 45.47850 698.50500 281.54300
<CMD> zoomBox 167.28650 60.20800 631.18800 230.76500
<CMD> zoomBox 305.25150 78.53900 547.41150 167.57100
<CMD> zoomBox 347.01350 84.19150 521.97400 148.51700
<CMD> zoomBox 376.93950 88.45150 503.34900 134.92700
<CMD> zoomBox 413.86500 94.05250 479.85250 118.31350
<CMD> zoomBox 347.79600 83.54100 522.76450 147.86950
<CMD> zoomBox 172.62050 55.67200 636.54500 226.23750
<CMD> zoomBox -84.91500 14.70000 803.82050 341.45050
<CMD> zoomBox -578.27300 -63.78850 1124.26600 562.16300
<CMD> zoomBox -102.62050 13.08150 786.11600 339.83250
<CMD> zoomBox 234.56500 71.28600 569.75450 194.52100
<CMD> zoomBox 365.66850 94.79250 492.08650 141.27100
<CMD> zoomBox 400.24100 102.76750 466.23300 127.03000
<CMD> zoomBox 410.71850 105.18450 458.39800 122.71400
<CMD> setLayerPreference PO -isVisible 0
<CMD> setLayerPreference PO -isVisible 1
<CMD> setLayerPreference M1 -isVisible 0
<CMD> setLayerPreference M2 -isVisible 0
<CMD> setLayerPreference M3 -isVisible 0
<CMD> setLayerPreference M4 -isVisible 0
<CMD> setLayerPreference M5 -isVisible 0
<CMD> zoomBox 240.02300 68.24100 482.21100 157.28350
<CMD> zoomBox 158.80600 50.56750 494.01550 173.81000
<CMD> zoomBox -109.18800 -7.74950 532.96800 228.34400
<CMD> setLayerPreference M6 -isVisible 0
<CMD> setLayerPreference M7 -isVisible 0
<CMD> setLayerPreference M8 -isVisible 0
<CMD> setLayerPreference M8 -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> zoomBox -597.84900 -135.67150 632.32100 316.61000
<CMD> zoomBox -1417.02800 -415.72350 939.59200 450.70600
<CMD> zoomBox -534.82000 -62.02350 695.35150 390.25850
<CMD> zoomBox -887.73000 -190.85300 814.93000 435.14300
<CMD> zoomBox -1401.79550 -402.36000 954.82850 464.07100
<CMD> zoomBox -2111.33550 -689.19500 1150.42800 510.01750
<CMD> fit
<CMD> selectInst core_instance_mac_array_instance_col_idx_5__mac_col_inst_mac_8in_instance_product6_reg_reg_0_

*** Memory Usage v#1 (Current mem = 2671.254M, initial mem = 283.785M) ***
*** Message Summary: 2799 warning(s), 13 error(s)

--- Ending "Innovus" (totcpu=2:15:47, real=2:52:32, mem=2671.3M) ---
