GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\IO_BUFF.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\clkdivider.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\config.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_biu.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_biu.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_biu.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_biu.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clk_ctrl.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clk_ctrl.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clk_ctrl.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clk_ctrl.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clkgate.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clkgate.v":26)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clkgate.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clkgate.v":26)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_core.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_core.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_core.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_core.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu_top.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu_top.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu_top.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu_top.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_defines.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ctrl.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ctrl.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ctrl.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ctrl.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ram.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ram.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ram.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ram.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_extend_csr.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_extend_csr.v":29)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_extend_csr.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_extend_csr.v":29)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu.v":30)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu.v":30)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_bjp.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_bjp.v":30)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_bjp.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_bjp.v":30)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_csrctrl.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_csrctrl.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_csrctrl.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_csrctrl.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_dpath.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_dpath.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_dpath.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_dpath.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_lsuagu.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_lsuagu.v":30)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_lsuagu.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_lsuagu.v":30)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_muldiv.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_muldiv.v":29)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_muldiv.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_muldiv.v":29)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_rglr.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_rglr.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_rglr.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_rglr.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_branchslv.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_branchslv.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_branchslv.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_branchslv.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_commit.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_commit.v":29)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_commit.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_commit.v":29)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_csr.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_csr.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_csr.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_csr.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_decode.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_decode.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_decode.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_decode.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_disp.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_disp.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_disp.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_disp.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_excp.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_excp.v":26)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_excp.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_excp.v":26)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_longpwbck.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_longpwbck.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_longpwbck.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_longpwbck.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_nice.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_nice.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_nice.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_nice.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_oitf.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_oitf.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_oitf.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_oitf.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_regfile.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_regfile.v":26)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_regfile.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_regfile.v":26)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_wbck.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_wbck.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_wbck.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_wbck.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ifetch.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ifetch.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ifetch.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ifetch.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ift2icb.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ift2icb.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ift2icb.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ift2icb.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_litebpu.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_litebpu.v":26)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_litebpu.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_litebpu.v":26)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_minidec.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_minidec.v":26)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_minidec.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_minidec.v":26)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_irq_sync.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_irq_sync.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_irq_sync.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_irq_sync.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ctrl.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ctrl.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ctrl.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ctrl.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ram.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ram.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ram.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ram.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu.v":26)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu.v":26)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu_ctrl.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu_ctrl.v":26)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu_ctrl.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu_ctrl.v":26)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_reset_ctrl.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_reset_ctrl.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_reset_ctrl.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_reset_ctrl.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_srams.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_srams.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_srams.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_srams.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_csr.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_csr.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_csr.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_csr.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_module.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_module.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_module.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_module.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_ram.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_rom.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_jtag_dtm.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\fab\sirv_icb1to16_bus.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\fab\sirv_icb1to2_bus.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\fab\sirv_icb1to8_bus.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_1cyc_sram_ctrl.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_ram.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_xchecker.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sim_ram.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sram_icb_ctrl.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\mems\sirv_mrom.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\mems\sirv_mrom_top.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\adv_timer_apb_if.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\apb_adv_timer.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\comparator.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\input_stage.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\prescaler.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\timer_cntrl.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\timer_module.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\up_down_counter.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_gpio\apb_gpio.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\apb_i2c.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\apb_i2c.v":13)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\apb_i2c.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\apb_i2c.v":13)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_bit_ctrl.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_bit_ctrl.v":137)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_bit_ctrl.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_bit_ctrl.v":137)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":69)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":69)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_defines.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\apb_spi_master.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_apb_if.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_clkgen.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_controller.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_fifo.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_rx.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_tx.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v'
WARN  (EX3801) : Parameter 'RBR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":35)
WARN  (EX3801) : Parameter 'THR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":35)
WARN  (EX3801) : Parameter 'DLL' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":35)
WARN  (EX3801) : Parameter 'IER' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":35)
WARN  (EX3801) : Parameter 'DLM' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":35)
WARN  (EX3801) : Parameter 'IIR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":35)
WARN  (EX3801) : Parameter 'FCR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":36)
WARN  (EX3801) : Parameter 'LCR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":36)
WARN  (EX3801) : Parameter 'MCR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":36)
WARN  (EX3801) : Parameter 'LSR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":36)
WARN  (EX3801) : Parameter 'MSR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":36)
WARN  (EX3801) : Parameter 'SCR' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":36)
WARN  (EX3801) : Parameter 'TX_FIFO_DEPTH' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":38)
WARN  (EX3801) : Parameter 'RX_FIFO_DEPTH' becomes localparam in 'apb_uart_sv' with formal parameter declaration list("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":39)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_interrupt.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_rx.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_tx.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetReg.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_1.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_36.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_DeglitchShiftRegister.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_LevelGateway.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_ResetCatchAndSync.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_ResetCatchAndSync_2.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_lclkgen_regs.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_porrst.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_top.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_wrapper.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_clint.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_clint_top.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_expl_axi_slv.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_flash_qspi.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_flash_qspi_top.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_hclkgen_regs.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_jtaggpioport.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_plic_man.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_plic_top.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_pmu.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_pmu_core.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_arbiter.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_fifo.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_media.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_physical.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_queue.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_queue_1.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_repeater_6.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_rtc.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_spi_flashmap.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_tl_repeater_5.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_tlfragmenter_qspi_1.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_tlwidthwidget_qspi.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_wdog.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\soc\e203_soc_top.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_clint.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_clint.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_clint.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_clint.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_gfcm.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_gfcm.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_gfcm.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_gfcm.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen_rstsync.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen_rstsync.v":27)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen_rstsync.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen_rstsync.v":27)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_main.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_main.v":29)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_main.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_main.v":29)
WARN  (EX3628) : Redeclaration of ANSI port 'inspect_pc' is not allowed("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_main.v":244)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_mems.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_mems.v":29)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_mems.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_mems.v":29)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_nice_core.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_nice_core.v":25)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_nice_core.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_nice_core.v":25)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_plic.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_plic.v":29)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_plic.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_plic.v":29)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pll.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pll.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pll.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pll.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pllclkdiv.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pllclkdiv.v":28)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pllclkdiv.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pllclkdiv.v":28)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_top.v'
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_top.v":29)
Analyzing included file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\config.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\..\core\e203_defines.v":27)
Back to file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_top.v'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_top.v":29)
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\system.v'
Analyzing Verilog file 'D:\document\GitHub\E203_tangMega138K\E203_138k\src\gowin_pll\gowin_pll.v'
Compiling module 'system'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\system.v":3)
Compiling module 'Gowin_PLL'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\gowin_pll\gowin_pll.v":10)
Compiling module 'clkdivider'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\clkdivider.v":2)
Compiling module 'IOBUF'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\IO_BUFF.v":1)
Compiling module 'e203_soc_top'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\soc\e203_soc_top.v":19)
Compiling module 'e203_subsys_top'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_top.v":31)
Compiling module 'e203_subsys_main'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_main.v":32)
Compiling module 'sirv_ResetCatchAndSync_2'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_ResetCatchAndSync_2.v":19)
Compiling module 'sirv_AsyncResetRegVec_129'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":19)
Compiling module 'sirv_AsyncResetReg'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetReg.v":19)
Compiling module 'e203_subsys_hclkgen'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen.v":31)
Compiling module 'e203_subsys_pll'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pll.v":31)
Compiling module 'e203_subsys_hclkgen_rstsync'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen_rstsync.v":29)
Compiling module 'e203_subsys_pllclkdiv'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_pllclkdiv.v":31)
Compiling module 'sirv_gnrl_dfflr(DW=6)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":106)
Compiling module 'sirv_gnrl_dfflr(DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
Compiling module 'e203_clkgate'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clkgate.v":28)
WARN  (EX2420) : Latch inferred for net 'enb'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clkgate.v":46)
Compiling module 'e203_subsys_gfcm'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_gfcm.v":31)
Compiling module 'e203_cpu_top'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu_top.v":30)
Compiling module 'e203_cpu'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_cpu.v":30)
Compiling module 'e203_reset_ctrl'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_reset_ctrl.v":29)
Compiling module 'e203_clk_ctrl'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_clk_ctrl.v":30)
Compiling module 'sirv_gnrl_dffr(DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":209)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":227)
Compiling module 'e203_irq_sync'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_irq_sync.v":29)
Compiling module 'sirv_gnrl_sync(DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":99)
Compiling module 'e203_subsys_nice_core'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_nice_core.v":28)
Compiling module 'sirv_gnrl_dfflr(DW=2)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":106)
Compiling module 'sirv_gnrl_dfflr'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
Compiling module 'e203_core'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_core.v":30)
Compiling module 'e203_ifu'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu.v":29)
Compiling module 'e203_ifu_ifetch'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ifetch.v":29)
Compiling module 'sirv_gnrl_dffrs(DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":177)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":195)
Compiling module 'sirv_gnrl_dfflr(DW=16)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":106)
Compiling module 'sirv_gnrl_dfflr(DW=5)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
Compiling module 'e203_ifu_minidec'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_minidec.v":28)
Compiling module 'e203_exu_decode'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_decode.v":29)
Compiling module 'e203_ifu_litebpu'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_litebpu.v":28)
Compiling module 'e203_ifu_ift2icb'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_ifu_ift2icb.v":30)
Compiling module 'sirv_gnrl_bypbuf(DP=1,DW=33)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":306)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=33)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_dfflrs(DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":40)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":59)
Compiling module 'sirv_gnrl_dffl(DW=33)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":149)
Compiling module 'sirv_gnrl_dffl(DW=2)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'sirv_gnrl_dffl(DW=16)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'e203_exu'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu.v":29)
Compiling module 'e203_exu_regfile'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_regfile.v":28)
Compiling module 'sirv_gnrl_dffl'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'e203_exu_disp'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_disp.v":29)
Compiling module 'e203_exu_oitf'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_oitf.v":29)
Compiling module 'sirv_gnrl_dffl(DW=5)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'sirv_gnrl_dffl(DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'e203_exu_alu'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu.v":32)
Compiling module 'e203_exu_nice'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_nice.v":30)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=4,DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_dfflr(DW=3)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":106)
Compiling module 'sirv_gnrl_dfflr(DW=4)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
Compiling module 'e203_exu_alu_csrctrl'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_csrctrl.v":29)
Compiling module 'e203_exu_alu_bjp'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_bjp.v":32)
Compiling module 'e203_exu_alu_lsuagu'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_lsuagu.v":32)
Compiling module 'e203_exu_alu_rglr'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_rglr.v":30)
Compiling module 'e203_exu_alu_muldiv'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_muldiv.v":32)
Compiling module 'e203_exu_alu_dpath'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu_dpath.v":29)
Compiling module 'e203_exu_longpwbck'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_longpwbck.v":30)
Compiling module 'e203_exu_wbck'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_wbck.v":30)
Compiling module 'e203_exu_commit'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_commit.v":31)
Compiling module 'e203_exu_branchslv'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_branchslv.v":30)
Compiling module 'e203_exu_excp'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_excp.v":29)
Compiling module 'e203_exu_csr'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_csr.v":29)
Compiling module 'e203_lsu'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu.v":28)
Compiling module 'e203_lsu_ctrl'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_lsu_ctrl.v":28)
Compiling module 'sirv_gnrl_icb_arbt(DW=32,USR_W=39,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":37)
Compiling module 'sirv_gnrl_pipe_stage(DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":28)
Compiling module 'sirv_gnrl_pipe_stage(DW=44)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":28)
Compiling module 'sirv_gnrl_dffl(DW=44)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":149)
Compiling module 'e203_biu'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_biu.v":29)
Compiling module 'sirv_gnrl_icb_arbt(DW=32,FIFO_CUT_READY=1,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":37)
Compiling module 'sirv_gnrl_pipe_stage(CUT_READY=1,DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":28)
Compiling module 'sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=1,RSP_DP=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":351)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=78)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_dffl(DW=78)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=35)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_dffl(DW=35)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=6,SPLT_PTR_W=6,ALLOW_DIFF=0)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":648)
Compiling module 'sirv_gnrl_pipe_stage(CUT_READY=1,DW=6)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":28)
Compiling module 'sirv_gnrl_dffl(DW=6)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'e203_itcm_ctrl'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ctrl.v":31)
Compiling module 'sirv_gnrl_icb_n2w(AW=16,FIFO_OUTS_NUM=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":503)
Compiling module 'sirv_gnrl_icb_arbt(AW=16,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":37)
Compiling module 'sirv_sram_icb_ctrl(DW=64,MW=8,AW=16,USR_W=2)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sram_icb_ctrl.v":29)
Compiling module 'sirv_gnrl_bypbuf(DP=1,DW=91)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":306)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=91)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_dffl(DW=91)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'sirv_1cyc_sram_ctrl(DW=64,MW=8,AW=16,USR_W=2)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_1cyc_sram_ctrl.v":29)
Compiling module 'sirv_gnrl_pipe_stage(DW=2)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":28)
Compiling module 'e203_dtcm_ctrl'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ctrl.v":31)
Compiling module 'sirv_gnrl_icb_arbt(AW=16,DW=32,ARBT_NUM=2,ALLOW_0CYCL_RSP=0,ARBT_PTR_W=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":37)
Compiling module 'sirv_sram_icb_ctrl(AW=16,AW_LSB=2,USR_W=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sram_icb_ctrl.v":29)
Compiling module 'sirv_gnrl_bypbuf(DP=1,DW=54)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":306)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=1,DW=54)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_dffl(DW=54)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'sirv_1cyc_sram_ctrl(AW=16,AW_LSB=2,USR_W=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_1cyc_sram_ctrl.v":29)
Compiling module 'e203_srams'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_srams.v":30)
Compiling module 'e203_itcm_ram'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ram.v":30)
Compiling module 'sirv_gnrl_ram(DP=8192,DW=64,FORCE_X2ZERO=0,MW=8,AW=13)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_ram.v":28)
Compiling module 'sirv_sim_ram(DP=8192,DW=64,MW=8,AW=13)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sim_ram.v":27)
Extracting RAM for identifier 'mem_r'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sim_ram.v":44)
Compiling module 'e203_dtcm_ram'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_dtcm_ram.v":32)
Compiling module 'sirv_gnrl_ram(DP=16384,AW=14)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_ram.v":28)
Compiling module 'sirv_sim_ram(DP=16384,FORCE_X2ZERO=1,AW=14)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sim_ram.v":27)
Extracting RAM for identifier 'mem_r'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sim_ram.v":44)
WARN  (EX3045) : Case equality operator always evaluates to false due to comparison with 'x' or 'z'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_sim_ram.v":89)
Compiling module 'e203_subsys_plic'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_plic.v":32)
Compiling module 'sirv_plic_top'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_plic_top.v":28)
Compiling module 'sirv_plic_man(PLIC_IRQ_NUM=17,PLIC_IRQ_NUM_LOG2=6,PLIC_ICB_RSP_FLOP=1,PLIC_IRQ_I_FLOP=1,PLIC_IRQ_O_FLOP=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_plic_man.v":28)
Compiling module 'sirv_gnrl_dffr(DW=17)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":209)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":227)
Compiling module 'sirv_gnrl_dffr(DW=6)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":209)
Compiling module 'sirv_gnrl_dffr(DW=3)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":209)
Compiling module 'sirv_LevelGateway'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_LevelGateway.v":19)
Compiling module 'sirv_gnrl_pipe_stage(CUT_READY=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":28)
Compiling module 'e203_subsys_clint'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_clint.v":31)
Compiling module 'sirv_clint_top'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_clint_top.v":28)
Compiling module 'sirv_clint'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_clint.v":20)
Compiling module 'e203_subsys_perips'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":31)
Compiling module 'sirv_icb1to16_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'h1000_0000,O0_BASE_REGION_LSB=15,O1_BASE_ADDR=32'h1000_8000,O2_BASE_ADDR=32'h1001_2000,O3_BASE_ADDR=32'h1001_3000,O4_BASE_ADDR=32'h1001_4000,O5_BASE_ADDR=32'h1001_5000,O6_BASE_ADDR=32'h1002_3000,O7_BASE_ADDR=32'h1002_4000,O8_BASE_ADDR=32'h1002_5000,O9_BASE_ADDR=32'h1003_3000,O10_BASE_ADDR=32'h1003_4000,O11_BASE_ADDR=32'h1003_5000,O12_BASE_ADDR=32'h1100_0000,O12_BASE_REGION_LSB=24,O13_BASE_ADDR=32'h1004_0000,O14_BASE_ADDR=32'h1004_1000,O15_BASE_ADDR=32'h1004_2000,O15_BASE_REGION_LSB=3)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\fab\sirv_icb1to16_bus.v":28)
Compiling module 'sirv_gnrl_icb_buffer(CMD_CUT_READY=1,RSP_CUT_READY=1,CMD_DP=2,RSP_DP=2)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":351)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=78)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=35)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=17,SPLT_PTR_W=17,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":648)
Compiling module 'sirv_gnrl_pipe_stage(CUT_READY=1,DW=17)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":28)
Compiling module 'sirv_gnrl_dffl(DW=17)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":149)
Compiling module 'sirv_flash_qspi_top'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_flash_qspi_top.v":28)
Compiling module 'sirv_tlwidthwidget_qspi'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_tlwidthwidget_qspi.v":20)
Compiling module 'sirv_tl_repeater_5'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_tl_repeater_5.v":20)
Compiling module 'sirv_tlfragmenter_qspi_1'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_tlfragmenter_qspi_1.v":20)
Compiling module 'sirv_repeater_6'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_repeater_6.v":20)
Compiling module 'sirv_flash_qspi'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_flash_qspi.v":20)
Compiling module 'sirv_qspi_fifo'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_fifo.v":20)
Compiling module 'sirv_queue_1'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_queue_1.v":19)
Extracting RAM for identifier 'ram'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_queue_1.v":30)
Compiling module 'sirv_qspi_media'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_media.v":20)
Compiling module 'sirv_qspi_physical'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_physical.v":20)
Compiling module 'sirv_qspi_flashmap'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_spi_flashmap.v":20)
Compiling module 'sirv_qspi_arbiter'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_qspi_arbiter.v":20)
Compiling module 'sirv_gnrl_cdc_tx(DW=65)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":223)
Compiling module 'sirv_gnrl_dfflr(DW=65)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":106)
Compiling module 'sirv_gnrl_cdc_rx(DW=33)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":142)
Compiling module 'sirv_gnrl_dfflr(DW=33)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
Compiling module 'sirv_gnrl_icb2apb(DW=32)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":1385)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'apb_gpio(APB_ADDR_WIDTH=32)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_gpio\apb_gpio.v":31)
Compiling module 'apb_uart_sv(APB_ADDR_WIDTH=32)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":13)
Compiling module 'uart_rx'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_rx.v":13)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_rx.v":115)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_rx.v":196)
Compiling module 'uart_tx'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_tx.v":13)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_tx.v":105)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_tx.v":176)
Compiling module 'io_generic_fifo(DATA_WIDTH=9,BUFFER_DEPTH=16)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v":13)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v":53)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v":56)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v":88)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v":101)
Compiling module 'io_generic_fifo(DATA_WIDTH=8,BUFFER_DEPTH=16)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v":13)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v":53)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v":56)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v":88)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\io_generic_fifo.v":101)
Compiling module 'uart_interrupt(TX_FIFO_DEPTH=16,RX_FIFO_DEPTH=16)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\uart_interrupt.v":13)
WARN  (EX2420) : Latch inferred for net 'fifo_tx_data[7]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_uart\apb_uart.v":212)
Compiling module 'apb_spi_master(APB_ADDR_WIDTH=32)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\apb_spi_master.v":20)
Compiling module 'spi_master_apb_if(APB_ADDR_WIDTH=32)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_apb_if.v":26)
Compiling module 'spi_master_fifo(BUFFER_DEPTH=10)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_fifo.v":14)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_fifo.v":56)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_fifo.v":59)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_fifo.v":91)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_fifo.v":103)
Compiling module 'spi_master_controller'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_controller.v":16)
Compiling module 'spi_master_clkgen'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_clkgen.v":13)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_clkgen.v":51)
Compiling module 'spi_master_tx'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_tx.v":13)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_tx.v":85)
Compiling module 'spi_master_rx'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_rx.v":13)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_spi_master\spi_master_rx.v":79)
Compiling module 'apb_i2c(APB_ADDR_WIDTH=32)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\apb_i2c.v":22)
Compiling module 'i2c_master_byte_ctrl'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":71)
Compiling module 'i2c_master_bit_ctrl'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_bit_ctrl.v":139)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_bit_ctrl.v":249)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_bit_ctrl.v":374)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":169)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":171)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":173)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":178)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":180)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":182)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":194)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":195)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":196)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":197)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":198)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":199)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":200)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":204)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":205)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":206)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":207)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":208)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":209)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":210)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":215)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":216)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":217)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":218)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":226)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":227)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":231)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":232)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":236)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":237)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":241)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":242)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":245)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":253)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":254)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":258)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":259)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":262)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":269)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":270)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":274)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":275)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":276)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":284)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":285)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":289)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":290)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":293)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":294)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":302)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":303)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":307)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":308)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":311)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":315)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":317)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":320)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":325)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":326)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":329)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_i2c\i2c_master_byte_ctrl.v":220)
Compiling module 'apb_adv_timer(APB_ADDR_WIDTH=32)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\apb_adv_timer.v":13)
Compiling module 'adv_timer_apb_if(APB_ADDR_WIDTH=32)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\adv_timer_apb_if.v":103)
Compiling module 'timer_module(N_EXTSIG=48)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\timer_module.v":14)
Compiling module 'timer_cntrl'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\timer_cntrl.v":13)
Compiling module 'input_stage(EXTSIG_NUM=48)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\input_stage.v":12)
Compiling module 'prescaler'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\prescaler.v":13)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\prescaler.v":51)
Compiling module 'up_down_counter'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\up_down_counter.v":13)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\up_down_counter.v":117)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\up_down_counter.v":121)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\up_down_counter.v":124)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\up_down_counter.v":126)
Compiling module 'comparator'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\apb_adv_timer\comparator.v":21)
Compiling module 'sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,DW=32)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":1007)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=1,DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_axi_buffer(CHNL_FIFO_CUT_READY=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":1577)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=50)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_dffl(DW=50)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":149)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=37)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_dffl(DW=37)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=2,DW=2)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_expl_axi_slv'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_expl_axi_slv.v":27)
Compiling module 'sirv_hclkgen_regs'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_hclkgen_regs.v":28)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":930)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":930)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":997)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":997)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1061)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1061)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1135)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1135)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1210)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1210)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1298)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1298)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1426)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1426)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1537)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1537)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1604)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1604)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1677)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1677)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1900)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1900)
Compiling module 'e203_subsys_mems'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_mems.v":32)
Compiling module 'sirv_icb1to8_bus(ICB_FIFO_DP=2,O0_BASE_ADDR=32'h0000_0000,O2_BASE_ADDR=32'h0002_0000,O2_BASE_REGION_LSB=17,O3_BASE_ADDR=32'h2000_0000,O3_BASE_REGION_LSB=29,O4_BASE_ADDR=32'h8000_0000,O4_BASE_REGION_LSB=31,O5_BASE_ADDR=32'h4000_0000,O5_BASE_REGION_LSB=28,O6_BASE_ADDR=32'h0000_0000,O6_BASE_REGION_LSB=0,O7_BASE_ADDR=32'h0000_0000,O7_BASE_REGION_LSB=0)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\fab\sirv_icb1to8_bus.v":29)
Compiling module 'sirv_gnrl_icb_splt(DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=9,SPLT_PTR_W=9,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":648)
Compiling module 'sirv_gnrl_pipe_stage(CUT_READY=1,DW=9)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":28)
Compiling module 'sirv_gnrl_dffl(DW=9)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":133)
Compiling module 'sirv_mrom_top'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\mems\sirv_mrom_top.v":28)
Compiling module 'sirv_mrom'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\mems\sirv_mrom.v":28)
Compiling module 'sirv_gnrl_icb2axi(AXI_FIFO_DP=2,FIFO_OUTS_NUM=4,FIFO_CUT_READY=1,DW=32)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":1007)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,MSKO=1,DP=4,DW=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
WARN  (EX2565) : Input 'i_icb_cmd_size[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_mems.v":470)
WARN  (EX2565) : Input 'i_icb_cmd_size[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_mems.v":470)
Compiling module 'sirv_debug_module'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_module.v":30)
Compiling module 'sirv_ResetCatchAndSync'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_ResetCatchAndSync.v":19)
Compiling module 'sirv_AsyncResetRegVec_36'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_36.v":19)
Compiling module 'sirv_jtaggpioport'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_jtaggpioport.v":20)
Compiling module 'sirv_debug_csr'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_csr.v":29)
Compiling module 'sirv_jtag_dtm'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_jtag_dtm.v":21)
Compiling module 'sirv_gnrl_cdc_tx(DW=41)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":223)
Compiling module 'sirv_gnrl_dfflr(DW=41)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":106)
Compiling module 'sirv_gnrl_cdc_rx(DW=36)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":142)
Compiling module 'sirv_gnrl_dfflr(DW=36)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_dffs.v":87)
Compiling module 'sirv_gnrl_cdc_tx(DW=36)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":223)
Compiling module 'sirv_gnrl_cdc_rx(DW=41)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":142)
Compiling module 'sirv_debug_rom'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_rom.v":28)
Compiling module 'sirv_debug_ram'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_ram.v":28)
Compiling module 'sirv_aon_top'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_top.v":27)
Compiling module 'sirv_gnrl_cdc_tx'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":223)
Compiling module 'sirv_gnrl_cdc_rx(DW=65)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":142)
Compiling module 'sirv_icb1to2_bus(AW=15,O0_BASE_ADDR=15'h200,O0_BASE_REGION_LSB=8)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\fab\sirv_icb1to2_bus.v":29)
Compiling module 'sirv_gnrl_icb_buffer(AW=15,CMD_CUT_READY=1,RSP_CUT_READY=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":351)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=61)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_fifo(CUT_READY=1,DP=0,DW=35)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":381)
Compiling module 'sirv_gnrl_icb_splt(AW=15,DW=32,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_W=2,ALLOW_DIFF=0,VLD_MSK_PAYLOAD=1)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":648)
Compiling module 'sirv_gnrl_pipe_stage(CUT_READY=1,DW=2)'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":28)
Compiling module 'sirv_aon_lclkgen_regs'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_lclkgen_regs.v":28)
Compiling module 'sirv_aon_wrapper'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_wrapper.v":20)
Compiling module 'sirv_aon'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon.v":20)
Compiling module 'sirv_rtc'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_rtc.v":20)
Compiling module 'sirv_AsyncResetRegVec'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec.v":19)
Compiling module 'sirv_pmu'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_pmu.v":20)
Compiling module 'sirv_pmu_core'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_pmu_core.v":20)
Compiling module 'sirv_AsyncResetRegVec_1'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_1.v":19)
Compiling module 'sirv_wdog'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_wdog.v":20)
Compiling module 'sirv_queue'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_queue.v":20)
Compiling module 'sirv_DeglitchShiftRegister'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_DeglitchShiftRegister.v":19)
Compiling module 'sirv_aon_porrst'("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_porrst.v":28)
WARN  (EX2565) : Input 'io_pads_qspi0_dq_0_i_ival' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\system.v":191)
WARN  (EX2565) : Input 'io_pads_qspi0_dq_1_i_ival' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\system.v":191)
WARN  (EX2565) : Input 'io_pads_qspi0_dq_2_i_ival' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\system.v":191)
WARN  (EX2565) : Input 'io_pads_qspi0_dq_3_i_ival' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\system.v":191)
WARN  (EX2565) : Input 'io_pads_aon_pmu_dwakeup_n_i_ival' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\system.v":191)
NOTE  (EX0101) : Current top module is "system"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "e203_exu_alu_bjp" instantiated to "u_e203_exu_alu_bjp" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu.v":421)
WARN  (NL0002) : The module "e203_exu_alu_rglr" instantiated to "u_e203_exu_alu_rglr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_alu.v":604)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "oitf_entries[0].rdfpu_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_oitf.v":154)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "oitf_entries[1].rdfpu_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_exu_oitf.v":154)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt_0.dat_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":76)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt_0.dat_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":76)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt_0.dat_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":76)
WARN  (NL0002) : The module "sirv_gnrl_icb_n2w" instantiated to "u_itcm_icb_ext2itcm_n2w" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\core\e203_itcm_ctrl.v":256)
WARN  (NL0002) : The module "sirv_gnrl_pipe_stage" instantiated to "fifo_dp_1.u_sirv_gnrl_n2w_fifo" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":585)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt_0.dat_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":76)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt_0.vld_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":72)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "e203_subsys_pll" instantiated to "u_e203_subsys_pll" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_hclkgen.v":65)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.rptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":454)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.wptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":455)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[0].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[1].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.rptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":454)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.wptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":455)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[0].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[1].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.rptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":454)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.wptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":455)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[0].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[1].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.rptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":454)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.wptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":455)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[0].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[1].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.rptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":454)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.wptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":455)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[0].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[1].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_expl_axi_slv" instantiated to "u_perips_expl_axi_slv" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_mems.v":514)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "outs_cnt_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":490)
WARN  (NL0002) : The module "sirv_mrom_top" instantiated to "u_sirv_mrom_top" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_mems.v":371)
WARN  (NL0002) : The module "sirv_mrom" instantiated to "u_sirv_mrom" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\mems\sirv_mrom_top.v":64)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.rptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":454)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.wptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":455)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[0].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[1].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.rptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":454)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.wptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":455)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[0].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[1].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.rptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":454)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.wptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":455)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[0].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[1].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.rptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":454)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.wptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":455)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[0].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[1].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.rptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":454)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "dp_gt0.dp_gt1.wptr_vec_31_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":455)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[0].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dffl" instantiated to "dp_gt0.fifo_rf[1].fifo_rf_dffl" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":493)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_expl_axi_slv" instantiated to "u_perips_expl_axi_slv" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\subsys\e203_subsys_perips.v":1944)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "outs_cnt_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":490)
WARN  (NL0002) : The module "sirv_tl_repeater_5" instantiated to "Repeater_5_1" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_tlwidthwidget_qspi.v":282)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.rptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":451)
WARN  (NL0002) : The module "sirv_gnrl_dfflrs" instantiated to "dp_gt0.wptr_vec_0_dfflrs" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_bufs.v":452)
WARN  (NL0002) : The module "sirv_gnrl_dffr" instantiated to "flop_o_irq.plic_irq_prio_dffr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_plic_man.v":173)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_0" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":171)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_10" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":241)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_12" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":255)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_14" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":269)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_16" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":283)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_18" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":297)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_2" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":185)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_4" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":199)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_6" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":213)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_8" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":227)
WARN  (NL0002) : The module "sirv_gnrl_icb_buffer" instantiated to "u_sirv_gnrl_icb_buffer" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\fab\sirv_icb1to2_bus.v":173)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "outs_cnt_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":490)
WARN  (NL0002) : The module "sirv_gnrl_fifo" instantiated to "u_sirv_gnrl_cmd_fifo" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":449)
WARN  (NL0002) : The module "sirv_gnrl_fifo" instantiated to "u_sirv_gnrl_rsp_fifo" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\general\sirv_gnrl_icbs.v":481)
WARN  (NL0002) : The module "sirv_DeglitchShiftRegister" instantiated to "bootrom_deglitch" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_wrapper.v":264)
WARN  (NL0002) : The module "sirv_DeglitchShiftRegister" instantiated to "dwakeup_deglitch" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_wrapper.v":272)
WARN  (NL0002) : The module "sirv_DeglitchShiftRegister" instantiated to "jtagpwd_deglitch" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_wrapper.v":257)
WARN  (NL0002) : The module "sirv_aon_porrst" instantiated to "u_aon_porrst" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_aon_wrapper.v":335)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_0" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_1.v":66)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_1" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":178)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_11" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":248)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_13" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":262)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_15" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":276)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_17" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":290)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_19" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":304)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_3" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":192)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_5" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":206)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_7" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":220)
WARN  (NL0002) : The module "sirv_AsyncResetReg" instantiated to "reg_9" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\perips\sirv_AsyncResetRegVec_129.v":234)
WARN  (NL0002) : The module "sirv_jtaggpioport" instantiated to "u_jtag_pins" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_module.v":201)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "fullreset_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_csr.v":97)
WARN  (NL0002) : The module "sirv_gnrl_dfflr" instantiated to "ndreset_dfflr" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_csr.v":89)
WARN  (NL0002) : The module "sirv_debug_rom" instantiated to "u_sirv_debug_rom" is swept in optimizing("D:\document\GitHub\E203_tangMega138K\E203_138k\src\e203\debug\sirv_debug_module.v":482)
[95%] Generate netlist file "D:\document\GitHub\E203_tangMega138K\E203_138k\impl\gwsynthesis\E203_138k.vg" completed
[100%] Generate report file "D:\document\GitHub\E203_tangMega138K\E203_138k\impl\gwsynthesis\E203_138k_syn.rpt.html" completed
GowinSynthesis finish
