# MiniEDA

A lightweight EDA (Electronic Design Automation) toolchain for static timing analysis and chip placement optimization of digital circuits.

## Project Overview

MiniEDA is an educational and experimental EDA toolchain project aimed at implementing key functionalities in the digital integrated circuit design flow. This project is developed in C++17, providing a clear code structure and industrial-grade programming standards, suitable for learning EDA tool development and digital circuit design.

## Main Features

### âœ… Implemented

- **Cell Module**: Digital circuit logic unit data model
  - Supports basic logic gates (AND, OR, NOT, NAND, NOR, XOR, XNOR, BUF)
  - Supports sequential elements (DFF flip-flop)
  - Supports combinational logic (MUX multiplexer)
  - I/O port management
  - Pin direction and timing parameters

- **Net Module**: Circuit connection (wire) data model
  - Driver-load connection management
  - Fanout calculation
  - Timing parameters (wire capacitance, wire delay)
  - Clock signal identification

- **NetlistDB Module**: Netlist database management system
  - Cell/Net/Pin container management
  - O(1) fast lookup (using hash tables)
  - Topology queries (fanin/fanout)
  - Netlist validation and statistics
  - 42 public interface methods

- **VerilogParser Module**: Gate-level Verilog netlist parser
  - Lexical analysis (supports comment removal)
  - Syntax analysis (module/port/wire/instance)
  - Supports 15+ gate types (AND, OR, NAND, NOR, XOR, DFF, etc.)
  - Complete error reporting system
  - Successfully parsed ISCAS s27 standard test circuit

### âœ… Implemented

- **MiniSTA**: Static Timing Analysis tool (core algorithm implementation + command-line tool)
  - âœ… Timing graph data structures (timing_graph.h/cpp) - 990 lines
  - âœ… STA core engine (sta_engine.h/cpp) - AT/RAT/Slack calculation + Min/Max dual-rail
  - âœ… Delay model (delay_model.h/cpp) - Linear delay model
  - âœ… Timing path analysis (timing_path.h/cpp) - Min/Max data model (Setup/Hold)
  - âœ… Timing checks module (timing_checks.h/cpp) - Setup/Hold check formulas
  - âœ… Timing constraints management (timing_constraints.h/cpp) - SDC-style constraints
  - âœ… Timing report generation (timing_report.h/cpp) - WNS/TNS reporting
  - âœ… Main program (main_sta.cpp) - Command-line interface
  - âœ… **Complete Setup + Hold Analysis** - Dual-rail Min/Max analysis ready

- **MiniPlacement**: Chip placement optimization tool (directory established, to be implemented)
  - Placement engine framework (placer_engine.h/.cpp)
  - Main program (main_placer.cpp)

## Project Structure

```
MiniEDA/
â”œâ”€â”€ lib/                            # Core library (1600+ lines)
â”‚   â”œâ”€â”€ include/                   # Header files (industrial-grade standards)
â”‚   â”‚   â”œâ”€â”€ cell.h                 # 223 lines - Logic cell model
â”‚   â”‚   â”œâ”€â”€ net.h                  # 180 lines - Net model
â”‚   â”‚   â”œâ”€â”€ netlist_db.h           # 325 lines - Netlist database
â”‚   â”‚   â””â”€â”€ verilog_parser.h       # 304 lines - Verilog parser (enhanced)
â”‚   â””â”€â”€ src/                       # Implementation files
â”‚       â”œâ”€â”€ cell.cpp               # 191 lines
â”‚       â”œâ”€â”€ net.cpp                # 180 lines
â”‚       â”œâ”€â”€ netlist_db.cpp         # 506 lines
â”‚       â””â”€â”€ verilog_parser.cpp     # 858 lines (industrial-grade standards)
â”œâ”€â”€ apps/                          # Applications
â”‚   â”œâ”€â”€ mini_sta/                  # Static timing analysis tool (in development)
â”‚   â”‚   â”œâ”€â”€ sta_engine.h/cpp       # STA core engine
â”‚   â”‚   â”œâ”€â”€ timing_graph.h/cpp     # Timing graph
â”‚   â”‚   â”œâ”€â”€ timing_constraints.h/cpp # Timing constraints
â”‚   â”‚   â”œâ”€â”€ timing_checks.h/cpp    # Timing checks
â”‚   â”‚   â”œâ”€â”€ delay_model.h/cpp      # Delay model
â”‚   â”‚   â”œâ”€â”€ timing_report.h/cpp    # Timing report
â”‚   â”‚   â”œâ”€â”€ timing_path.h          # Timing path
â”‚   â”‚   â””â”€â”€ main_sta.cpp           # Main program
â”‚   â””â”€â”€ mini_placement/            # Placement optimization tool (to be implemented)
â”‚       â”œâ”€â”€ placer_engine.h        # Placement engine (empty)
â”‚       â””â”€â”€ main_placer.cpp        # Main program (empty)
â”œâ”€â”€ test/                          # Test programs
â”‚   â”œâ”€â”€ test_netlist_db.cpp        # NetlistDB test
â”‚   â”œâ”€â”€ test_verilog_parser.cpp    # Complete ISCAS test suite
â”‚   â””â”€â”€ test_repaired_features.cpp # Fixed featuresä¸“é¡¹æµ‹è¯•
â”œâ”€â”€ benchmarks/                    # Test benchmarks
â”‚   â””â”€â”€ ISCAS/                     # ISCAS standard test suite
â”‚       â””â”€â”€ Verilog/               # Verilog format circuits
â”œâ”€â”€ build/                         # Build output directory
â”‚   â”œâ”€â”€ bin/                       # Executables
â”‚   â””â”€â”€ lib/                       # Object files
â””â”€â”€ Makefile                       # Build configuration
```

## Build and Installation

### Prerequisites

- C++17 compatible compiler (recommend g++ 7.0 or higher)
- GNU Make

### Build Steps

```bash
# Clone repository
git clone https://github.com/Orange1021/MiniEDA.git
cd MiniEDA

# Build project
make

# Clean build files
make clean
```

After successful compilation, executables will be generated in the `build/bin/` directory.

## Usage Examples

### NetlistDB Test

```bash
# Compile and run NetlistDB test
g++ -std=c++17 -I./lib/include test_netlist_db.cpp \
    build/lib/cell.o build/lib/net.o build/lib/netlist_db.o \
    -o build/bin/test_netlist_db

./build/bin/test_netlist_db
```

### ISCAS Benchmark Tests

Detailed VerilogParser tests include multiple ISCAS standard circuits:

```bash
# Compile
make clean && make build/lib/cell.o build/lib/net.o build/lib/netlist_db.o build/lib/verilog_parser.o
g++ -std=c++17 -Wall -Wextra -I./lib/include \
    build/lib/cell.o build/lib/net.o build/lib/netlist_db.o build/lib/verilog_parser.o \
    test/test_verilog_parser.cpp -o build/bin/test_verilog_parser

# Run tests
./build/bin/test_verilog_parser
```

**Test Results (ISCAS Benchmark Suite):**

| Circuit | Gate Count | Net Count | Parse Time | Status |
|---------|------------|-----------|------------|--------|
| s27     | 20         | 18        | 0.17 ms    | âœ… Pass |
| s344    | 197        | 185       | 1.36 ms    | âœ… Pass |
| s349    | 198        | 186       | 1.22 ms    | âœ… Pass |
| s382    | 190        | 183       | 1.26 ms    | âœ… Pass |

**Build using make:**
```bash
make                           # Build all modules

# Run MiniSTA timing analysis tool
./build/bin/mini_sta <verilog_file> -clk <period>
./build/bin/mini_sta benchmarks/ISCAS/Verilog/s27.v -clk 5.0
./build/bin/mini_sta benchmarks/ISCAS/Verilog/s344.v -clk 8.0

# View help information
./build/bin/mini_sta -help

# Run test suite
./build/bin/test_verilog_parser    # Run ISCAS tests
./build/bin/test_timing_graph_build # Test timing graph
./build/bin/test_sta_full          # Test complete STA engine
```

This project uses the ISCAS (International Symposium on Circuits and Systems) standard test suite.
The test suite contains real industrial circuits and is the gold standard for EDA tool performance evaluation.

**Test suite location**: `benchmarks/ISCAS/Verilog/`

## Technical Features

### Core Features
- **Programming Language**: C++17
- **Build System**: Makefile
- **Code Standards**: Follows industrial standards, using namespaces, RAII, smart pointers and other modern C++ features
- **Data Structures**: Efficient graph structure representation of circuit topology, O(1) lookup
- **Modular Design**: Clear hierarchical structure, easy to extend and maintain
- **Complete Comments**: All code uses English comments, conforming to international standards

### VerilogParser Enhanced Features (2025 Update)

After industrial-grade code standard fixes, VerilogParser now supports:

- **Strict Syntax Validation**
  - âœ… strict_mode: Detects undefined signals (high-priority fix)
  - âœ… Duplicate declaration detection (wire/port duplicate declarations)
  - âœ… Port and module header matching validation
  - âœ… Identifier legality check (prohibits starting with numbers)

- **Enhanced Compatibility**
  - âœ… Case-insensitive gate type matching (supports nand/NAND/ND2)
  - âœ… 6 basic gate types + multiple variants (2/3/4 inputs)
  - âœ… Sequential element support (DFF)

- **Complete Error Reporting**
  - âœ… 6 error types (syntax, undefined signals, duplicate declarations, etc.)
  - âœ… Precise line and column positioning
  - âœ… Clear error description messages

- **Fault Tolerance and Recovery**
  - âœ… Continue parsing when encountering errors (skip erroneous instances)
  - âœ… Detailed warning messages (pin count mismatches, etc.)

## Development Roadmap

### âœ… Core Foundation Completed (2800+ lines)
- [x] Basic data model (Cell, Net, Pin) - 774 lines
  - Cell: 12 cell types, pin management, location/timing information
  - Net: Driver-load topology, timing parameters (capacitance/delay), clock identification
- [x] Netlist database management (NetlistDB) - 831 lines
  - 42 public interfaces, O(1) fast lookup (hash table)
  - Topology queries (fanin/fanout), netlist validation, statistical analysis
- [x] Verilog gate-level netlist parser (VerilogParser) - 1162 lines (enhanced)
  - âœ… Strict syntax validation (strict_mode, duplicate declarations, port matching)
  - âœ… Industrial-grade error reporting (6 error types, precise line/column positioning)
  - âœ… ISCAS standard test suite validation (4 circuits, 100% pass rate)
  - âœ… Enhanced compatibility (case-insensitive, 15+ gate types)

### ğŸš§ In Development (Applications)
- [x] MiniSTA directory structure established (12 empty files)
  - Timing graph, timing constraints, timing checks, delay model
  - Timing report, STA engine framework - **_code to be implemented_**
- [ ] MiniPlacement directory established (3 empty files)
  - Placement engine, main program - **_to be implemented_**

### ğŸ“‹ Next Phase Features
- [ ] Timing report improvement (report_timing, report_checks)
- [ ] Critical path report (Critical Path Report)
- [ ] Timing constraints module (SDC file parsing)
- [ ] Timing checks module (Setup/Hold violation detection)
- [ ] Placement algorithms (analytical / partitioning)

### ğŸ“… Future Plans
- [ ] Timing Optimization
- [ ] Area Optimization
- [ ] Power Analysis
- [ ] GUI visualization interface (Qt/OpenGL)
- [ ] Routing algorithms

## Project Structure

```
MiniEDA/
â”œâ”€â”€ lib/                    # Core library (industrial-grade code)
â”‚   â”œâ”€â”€ include/           # Header files
â”‚   â”‚   â”œâ”€â”€ cell.h         # Logic cell model
â”‚   â”‚   â”œâ”€â”€ net.h          # Net model
â”‚   â”‚   â”œâ”€â”€ netlist_db.h   # Netlist database
â”‚   â”‚   â””â”€â”€ verilog_parser.h  # Verilog parser (enhanced)
â”‚   â””â”€â”€ src/               # Implementation files
â”‚       â”œâ”€â”€ cell.cpp
â”‚       â”œâ”€â”€ net.cpp
â”‚       â”œâ”€â”€ netlist_db.cpp
â”‚       â””â”€â”€ verilog_parser.cpp  # 820+ lines, industrial-grade standard
â”œâ”€â”€ test/                  # Test programs
â”‚   â”œâ”€â”€ test_netlist_db.cpp      # NetlistDB test
â”‚   â”œâ”€â”€ test_verilog_parser.cpp  # Complete ISCAS test suite
â”‚   â””â”€â”€ test_repaired_features.cpp # Fixed featuresä¸“é¡¹æµ‹è¯•
â”œâ”€â”€ apps/                  # Applications (to be implemented)
â”‚   â”œâ”€â”€ mini_sta/         # Static timing analysis tool
â”‚   â””â”€â”€ mini_placement/   # Placement optimization tool
â”œâ”€â”€ benchmarks/           # Test benchmarks
â”‚   â””â”€â”€ ISCAS/            # ISCAS standard test suite
â”‚       â””â”€â”€ Verilog/      # Verilog format circuits
â”œâ”€â”€ build/                # Build output directory
â”‚   â”œâ”€â”€ bin/             # Executables
â”‚   â””â”€â”€ lib/             # Object files
â””â”€â”€ Makefile             # Build configuration
```

## Statistics

| Module | Code Lines | Function | Status | Notes |
|--------|------------|----------|--------|-------|
| Cell | 223 + 191 lines | Logic cell model | âœ… Complete | Supports 9 cell types |
| Net | 180 + 180 lines | Net model | âœ… Complete | Topology connection management |
| NetlistDB | 325 + 506 lines | Database management | âœ… Complete | 42 public interfaces, O(1) lookup |
| VerilogParser | 304 + 858 lines | Verilog parsing | âœ… Enhanced | Industrial-grade error handling |
| **Core Subtotal** | **2800+ lines** | **Core Foundation** | âœ… **Stable** | ISCAS 100% pass rate |
| **MiniSTA** | **3008 lines** | **Timing Analysisâ˜…** | âœ… **Dual-rail Ready** | Setup + Hold analysis |
| MiniPlacement | 0 lines | Placement Optimization | ğŸ“‹ To be implemented | Framework established |
| **Project Total** | **6600+ lines** | **Complete System** | âœ… **Professional MVP** | Educational + Production ready |

> **â˜… MiniSTA Phase 3 Complete** (v0.3): **Dual-rail Min/Max Analysis Upgrade** ğŸ¯
> - âœ… **Min/Max Data Model**: TimingNode refactored for Setup (Max) + Hold (Min) dual-rail analysis
>   - `timing_path.h/cpp`: Min/Max timing storage (188 + 128 lines)
>   - `at_max_` / `at_min_`, `rat_max_` / `rat_min_`, `slack_setup_` / `slack_hold_`
> - âœ… **TimingChecker**: `timing_checks.h/cpp` - Clean separation of check formulas (65 + 79 lines)
>   - `calculateSetupSlack()`: RAT_max - AT_max (signal too slow?)
>   - `calculateHoldSlack()`: AT_min - rat_min (signal too fast?)
> - âœ… **STAEngine Upgraded**: `sta_engine.cpp` - Full dual-rill propagation
>   - `updateArrivalTimes()`: Max (setup) and Min (hold) propagation
>   - `updateSlacks()`: Dual-rail slack calculation
>   - `reportSummary()`: Separate WNS/TNS for Setup + Hold
> - âœ… **Professional Reporting**: WNS/TNS for both Setup (too slow) and Hold (race condition)
> - **Test Validation**: s27 (44 nodes) âœ…, s344 (496 nodes) âœ… - Both Setup/Hold reporting correctly

## Contribution Guidelines

Issues and Pull Requests are welcome! This project follows industrial-grade C++ coding standards:

1. Fork this repository
2. Create feature branch (`git checkout -b feature/your-feature`)
3. Follow existing code standards (namespaces, RAII, English comments)
4. Commit changes (`git commit -m 'Add your feature'`)
5. Push to branch (`git push origin feature/your-feature`)
6. Open Pull Request
7. Ensure tests pass (ISCAS test suite)

## License

This project is licensed under MIT License - see [LICENSE](LICENSE) file for details

## Contact

For questions, suggestions, or bug reports, please contact via GitHub Issues.

---

**Project Status**: âœ… **MiniSTA Professional MVP Complete (6600+ lines)** ğŸ†ğŸ‰
### Core Foundation Layer (100% Complete) âœ…
- âœ… NetlistDB + VerilogParser + Cell/Net models all complete
- âœ… Passed ISCAS standard test suite validation (4 circuits, 100% pass rate)
- âœ… Can parse real circuit netlists and build database

### MiniSTA Timing Analysis (Phase 6: Dual-rail Min/Max) â­â­â­â­â­
- âœ… **TimingGraph Infrastructure** (3008 lines)
  - TimingNode + TimingArc data model - **Min/Max dual-rail support!**
    - `at_max_` / `at_min_`, `rat_max_` / `rat_min_`, `slack_setup_` / `slack_hold_`
    - 188 + 128 lines (phase 6 upgrade)
  - LinearDelayModel delay calculation (185 lines)
  - TimingGraph construction + topological sorting (990 lines)
  - Tests: s27 (44 nodes) âœ…, s344 (496 nodes) âœ…

- âœ… **STA Core Engine** - Dual-rail Analysis Engine
  - updateArcDelays() - Delay calculation âœ…
  - updateArrivalTimes() - **AT Max (setup) + AT Min (hold) propagation** âœ…
  - updateRequiredTimes() - RAT backward propagation âœ…
  - updateSlacks() - **Setup + Hold slack calculation** âœ…
  - reportSummary() - **Separate WNS/TNS for Setup + Hold** âœ…
  - run() - Complete dual-rail STA flow âœ…

- âœ… **TimingChecker Module** - Clean formula separation
  - calculateSetupSlack() - Max path check (RAT_max - AT_max) âœ…
  - calculateHoldSlack() - Min path check (AT_min - rat_min) âœ…
  - 65 + 79 lines (timing_checks.h/cpp)

- âœ… **Timing Constraints** - SDC-style management
  - createClock() - Clock definition âœ…
  - setInputDelay() / setOutputDelay() - I/O constraints âœ…
  - 139 + 121 lines (timing_constraints.h/cpp)

- âœ… **Command-line Tool** - Production-ready
  - Command-line interface (-clk, -help) âœ…
  - Exception handling and graceful exit âœ…
  - RAII resource management âœ…
  - Tests: s27, s344 real circuits âœ…

- âœ… **Professional Reporting** - WNS/TNS for both Setup and Hold
  - Setup Analysis: "Is the signal too slow?" âœ…
  - Hold Analysis: "Is the signal too fast? (Race condition)" âœ…

### MiniSTA Phase 6 Upgrade (Min/Max Dual-rail Analysis) ğŸš€
This upgrade transforms MiniSTA from single-rail to dual-rail analysis, enabling professional-grade Setup + Hold checking!

**Key Improvements**:
- âœ… **Min/Max Data Model**: TimingNode refactored to store both Max (setup) and Min (hold) values
- âœ… **TimingChecker Class**: Clean separation of Setup/Hold formulas (industrial best practice)
- âœ… **Dual-rill Propagation**: STAEngine now propagates both Max (setup) and Min (hold) arrival times
- âœ… **Comprehensive Reporting**: Separate WNS/TNS reports for both Setup (too slow) and Hold (race condition)

**Technical Depth**:
```cpp
// Setup Check: Are we too slow? (Max path analysis)
Slack = RAT_max - AT_max

// Hold Check: Are we too fast? (Min path analysis - race condition detection!)
Slack = AT_min - RAT_min
```

**Physical Meaning**:
- Setup violation: Circuit can't meet target frequency (reduce clock speed)
- **Hold violation: Data corruption! (race condition) - MORE CRITICAL! ğŸš¨**

**Test Results**:
- âœ… s27 (44 nodes) - Setup: 0 violations, Hold: 0 violations
- âœ… s344 (496 nodes) - Setup: 0 violations, Hold: 0 violations
- Both circuits meet timing requirements under dual-rail analysis

**Code Statistics**:
- `timing_path.h/cpp`: 188 + 128 lines (Min/Max refactoring)
- `timing_checks.h/cpp`: 65 + 79 lines (new checker module)
- `sta_engine.cpp`: Full dual-rail upgrade
- **Total**: 460 new/modified lines in Phase 6

### MiniPlacement Placement Optimization (In Planning) ğŸ“‹
- Directory structure established
- Engine framework to be implemented

**Latest Update**: 2025 - **Phase 6 Complete: Min/Max Dual-rail Analysis Upgrade** ğŸ¯ğŸš€

MiniSTA is now a **professional-grade STA tool** capable of:
1. âœ… Parsing real industrial Verilog netlists (ISCAS suite)
2. âœ… Building timing graphs with topological sorting
3. âœ… Applying SDC timing constraints
4. âœ… **Running Setup analysis (Max path - "too slow?")**
5. âœ… **Running Hold analysis (Min path - "race condition?")**
6. âœ… Reporting WNS/TNS for both checks
7. âœ… Processing circuits with 500+ nodes efficiently

**Next Steps** (Optional Enhancements):
- Improve timing_report with report_timing/report_checks commands
- Min/Max delay ranges for arcs (currently single value)
- Multi-clock domain analysis
- Advanced timing exceptions (False Path, Multicycle)

**MiniSTA is now educational AND production-ready!** ğŸ†
