{
  "cells": [
    {
      "input": {
        "A": 1,
        "B": 5,
        "S": 9
      },
      "output": {
        "Y": [
          10
        ]
      },
      "romAddrBit": 0,
      "id": 14,
      "type": "MUX",
      "priority": 1
    },
    {
      "input": {
        "A": 2,
        "B": 6,
        "S": 9
      },
      "output": {
        "Y": [
          11
        ]
      },
      "romAddrBit": 0,
      "id": 15,
      "type": "MUX",
      "priority": 1
    },
    {
      "input": {
        "A": 3,
        "B": 7,
        "S": 9
      },
      "output": {
        "Y": [
          12
        ]
      },
      "romAddrBit": 0,
      "id": 16,
      "type": "MUX",
      "priority": 1
    },
    {
      "input": {
        "A": 4,
        "B": 8,
        "S": 9
      },
      "output": {
        "Y": [
          13
        ]
      },
      "romAddrBit": 0,
      "id": 17,
      "type": "MUX",
      "priority": 1
    }
  ],
  "ports": [
    {
      "bits": [
        14
      ],
      "name": "io_inA[0]",
      "portName": "io_inA",
      "portBit": 0,
      "id": 1,
      "type": "input",
      "priority": 2
    },
    {
      "bits": [
        15
      ],
      "name": "io_inA[1]",
      "portName": "io_inA",
      "portBit": 1,
      "id": 2,
      "type": "input",
      "priority": 2
    },
    {
      "bits": [
        16
      ],
      "name": "io_inA[2]",
      "portName": "io_inA",
      "portBit": 2,
      "id": 3,
      "type": "input",
      "priority": 2
    },
    {
      "bits": [
        17
      ],
      "name": "io_inA[3]",
      "portName": "io_inA",
      "portBit": 3,
      "id": 4,
      "type": "input",
      "priority": 2
    },
    {
      "bits": [
        14
      ],
      "name": "io_inB[0]",
      "portName": "io_inB",
      "portBit": 0,
      "id": 5,
      "type": "input",
      "priority": 2
    },
    {
      "bits": [
        15
      ],
      "name": "io_inB[1]",
      "portName": "io_inB",
      "portBit": 1,
      "id": 6,
      "type": "input",
      "priority": 2
    },
    {
      "bits": [
        16
      ],
      "name": "io_inB[2]",
      "portName": "io_inB",
      "portBit": 2,
      "id": 7,
      "type": "input",
      "priority": 2
    },
    {
      "bits": [
        17
      ],
      "name": "io_inB[3]",
      "portName": "io_inB",
      "portBit": 3,
      "id": 8,
      "type": "input",
      "priority": 2
    },
    {
      "bits": [
        14,
        15,
        16,
        17
      ],
      "name": "io_sel",
      "portName": "io_sel",
      "portBit": 0,
      "id": 9,
      "type": "input",
      "priority": 2
    },
    {
      "bits": [
        14
      ],
      "name": "io_out[0]",
      "portName": "io_out",
      "portBit": 0,
      "id": 10,
      "type": "output",
      "priority": 0
    },
    {
      "bits": [
        15
      ],
      "name": "io_out[1]",
      "portName": "io_out",
      "portBit": 1,
      "id": 11,
      "type": "output",
      "priority": 0
    },
    {
      "bits": [
        16
      ],
      "name": "io_out[2]",
      "portName": "io_out",
      "portBit": 2,
      "id": 12,
      "type": "output",
      "priority": 0
    },
    {
      "bits": [
        17
      ],
      "name": "io_out[3]",
      "portName": "io_out",
      "portBit": 3,
      "id": 13,
      "type": "output",
      "priority": 0
    }
  ],
  "inputs": {
    "reset": {
      "0": {
        "bits": [],
        "name": "reset",
        "portName": "reset",
        "portBit": 0,
        "id": 0,
        "type": "input",
        "priority": 0
      }
    },
    "io_inA": {
      "0": {
        "bits": [
          14
        ],
        "name": "io_inA[0]",
        "portName": "io_inA",
        "portBit": 0,
        "id": 1,
        "type": "input",
        "priority": 2
      },
      "1": {
        "bits": [
          15
        ],
        "name": "io_inA[1]",
        "portName": "io_inA",
        "portBit": 1,
        "id": 2,
        "type": "input",
        "priority": 2
      },
      "2": {
        "bits": [
          16
        ],
        "name": "io_inA[2]",
        "portName": "io_inA",
        "portBit": 2,
        "id": 3,
        "type": "input",
        "priority": 2
      },
      "3": {
        "bits": [
          17
        ],
        "name": "io_inA[3]",
        "portName": "io_inA",
        "portBit": 3,
        "id": 4,
        "type": "input",
        "priority": 2
      }
    },
    "io_inB": {
      "0": {
        "bits": [
          14
        ],
        "name": "io_inB[0]",
        "portName": "io_inB",
        "portBit": 0,
        "id": 5,
        "type": "input",
        "priority": 2
      },
      "1": {
        "bits": [
          15
        ],
        "name": "io_inB[1]",
        "portName": "io_inB",
        "portBit": 1,
        "id": 6,
        "type": "input",
        "priority": 2
      },
      "2": {
        "bits": [
          16
        ],
        "name": "io_inB[2]",
        "portName": "io_inB",
        "portBit": 2,
        "id": 7,
        "type": "input",
        "priority": 2
      },
      "3": {
        "bits": [
          17
        ],
        "name": "io_inB[3]",
        "portName": "io_inB",
        "portBit": 3,
        "id": 8,
        "type": "input",
        "priority": 2
      }
    },
    "io_sel": {
      "0": {
        "bits": [
          14,
          15,
          16,
          17
        ],
        "name": "io_sel",
        "portName": "io_sel",
        "portBit": 0,
        "id": 9,
        "type": "input",
        "priority": 2
      }
    }
  },
  "outputs": {
    "io_out": {
      "0": {
        "bits": [
          14
        ],
        "name": "io_out[0]",
        "portName": "io_out",
        "portBit": 0,
        "id": 10,
        "type": "output",
        "priority": 0
      },
      "1": {
        "bits": [
          15
        ],
        "name": "io_out[1]",
        "portName": "io_out",
        "portBit": 1,
        "id": 11,
        "type": "output",
        "priority": 0
      },
      "2": {
        "bits": [
          16
        ],
        "name": "io_out[2]",
        "portName": "io_out",
        "portBit": 2,
        "id": 12,
        "type": "output",
        "priority": 0
      },
      "3": {
        "bits": [
          17
        ],
        "name": "io_out[3]",
        "portName": "io_out",
        "portBit": 3,
        "id": 13,
        "type": "output",
        "priority": 0
      }
    }
  }
}
