/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_35z;
  wire [18:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [8:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~((celloutsig_1_1z[6] | celloutsig_1_1z[4]) & in_data[115]);
  assign celloutsig_1_11z = ~((celloutsig_1_0z | celloutsig_1_7z) & celloutsig_1_5z);
  assign celloutsig_0_12z = ~((celloutsig_0_6z[4] | celloutsig_0_3z) & celloutsig_0_2z);
  assign celloutsig_0_14z = ~((celloutsig_0_1z[5] | celloutsig_0_0z) & celloutsig_0_2z);
  reg [9:0] _06_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 10'h000;
    else _06_ <= { in_data[15:12], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z };
  assign { _01_[9], _00_, _01_[7:0] } = _06_;
  assign celloutsig_1_6z = { celloutsig_1_1z[5:1], celloutsig_1_1z[1], celloutsig_1_4z, celloutsig_1_4z } == { celloutsig_1_2z[3:1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_2z[3:2], celloutsig_1_8z[2:1], celloutsig_1_8z[1], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } == { in_data[158:152], celloutsig_1_1z[6:1], celloutsig_1_1z[1] };
  assign celloutsig_0_0z = in_data[67:30] >= in_data[89:52];
  assign celloutsig_0_3z = { in_data[79:78], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } >= { in_data[47:25], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[24:23], celloutsig_0_2z } >= { celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_13z = { celloutsig_1_2z[3:2], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_12z } >= { in_data[113:109], celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[88:87], celloutsig_0_0z, celloutsig_0_0z } >= in_data[85:82];
  assign celloutsig_0_24z = { celloutsig_0_6z[11:10], celloutsig_0_2z, celloutsig_0_10z } >= { celloutsig_0_5z[8:7], celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_1_7z = { celloutsig_1_1z[5:1], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } > { celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_3z[1] & ~(celloutsig_1_0z);
  assign celloutsig_0_7z = in_data[77] & ~(celloutsig_0_0z);
  assign celloutsig_0_15z = celloutsig_0_2z & ~(_01_[5]);
  assign celloutsig_0_19z = celloutsig_0_3z & ~(celloutsig_0_9z);
  assign celloutsig_0_25z = celloutsig_0_22z[0] & ~(celloutsig_0_2z);
  assign celloutsig_0_29z = celloutsig_0_20z[2] & ~(celloutsig_0_4z);
  assign celloutsig_0_37z = { celloutsig_0_17z[9:1], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_20z } % { 1'h1, celloutsig_0_18z[2:0], celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_18z };
  assign celloutsig_1_2z = in_data[136:133] % { 1'h1, celloutsig_1_1z[2:1], celloutsig_1_1z[1] };
  assign celloutsig_1_19z = { celloutsig_1_9z[7:0], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_7z } % { 1'h1, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_0_21z = { _01_[5], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_10z } % { 1'h1, celloutsig_0_6z[9:1], celloutsig_0_2z };
  assign celloutsig_0_26z = in_data[32:30] % { 1'h1, celloutsig_0_17z[1:0] };
  assign celloutsig_0_54z = celloutsig_0_4z ? { celloutsig_0_21z[10:6], celloutsig_0_46z, celloutsig_0_2z } : { celloutsig_0_6z[12:1], celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_33z };
  assign celloutsig_0_33z = celloutsig_0_18z[2] ? { celloutsig_0_1z[4:3], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z } : { celloutsig_0_18z[3], 1'h0, celloutsig_0_18z[1:0], celloutsig_0_10z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z } != { in_data[86:79], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_28z = _01_[1:0] != { celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_5z = ~ { celloutsig_0_1z[7:0], celloutsig_0_3z };
  assign celloutsig_0_18z = ~ _01_[4:0];
  assign celloutsig_0_22z = ~ celloutsig_0_5z[5:2];
  assign celloutsig_1_9z = { in_data[155:153], celloutsig_1_5z, celloutsig_1_8z[2:1], celloutsig_1_8z[1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } | { celloutsig_1_1z[6:1], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_9z[2:1], celloutsig_1_4z } | { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_6z[3], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_10z } | { celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_55z = | { celloutsig_0_29z, celloutsig_0_8z };
  assign celloutsig_1_4z = | celloutsig_1_2z;
  assign celloutsig_0_10z = | in_data[48:40];
  assign celloutsig_1_0z = ~^ in_data[171:164];
  assign celloutsig_0_27z = ~^ { _01_[9], _00_, _01_[7:2] };
  assign celloutsig_0_9z = ^ { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_38z = { celloutsig_0_37z[10], celloutsig_0_18z, celloutsig_0_9z } <<< { celloutsig_0_1z[0], celloutsig_0_24z, celloutsig_0_18z };
  assign celloutsig_0_16z = { celloutsig_0_1z[8:4], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z } <<< { in_data[19:11], celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_6z[10:0], celloutsig_0_10z } <<< { celloutsig_0_1z[8:1], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_1_3z = { in_data[161:159], celloutsig_1_0z } >>> { in_data[114:112], celloutsig_1_0z };
  assign celloutsig_0_6z = in_data[27:15] >>> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_5z[5:3], celloutsig_0_0z } >>> celloutsig_0_6z[5:2];
  assign celloutsig_0_1z = in_data[47:39] >>> in_data[66:58];
  assign celloutsig_0_35z = { celloutsig_0_22z[3:2], celloutsig_0_4z, celloutsig_0_18z } ~^ { celloutsig_0_22z[2:1], celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_0_46z = { celloutsig_0_16z[4:0], celloutsig_0_35z } ~^ { celloutsig_0_1z[8:4], celloutsig_0_38z, celloutsig_0_4z };
  assign { celloutsig_1_1z[1], celloutsig_1_1z[6:2] } = ~ { celloutsig_1_0z, in_data[116:112] };
  assign { celloutsig_1_8z[1], celloutsig_1_8z[2] } = ~ { celloutsig_1_1z[1], celloutsig_1_1z[2] };
  assign _01_[8] = _00_;
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign celloutsig_1_8z[0] = celloutsig_1_8z[1];
  assign { out_data[130:128], out_data[107:96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
