{
  "module_name": "sm8550.h",
  "hash_id": "3e34f8f1f968a50ac8bb58f7739020fdc14c4064bcc2ef2a4d3e8646fcefde5a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sm8550.h",
  "human_readable_source": " \n \n\n#ifndef __DRIVERS_INTERCONNECT_QCOM_SM8450_H\n#define __DRIVERS_INTERCONNECT_QCOM_SM8450_H\n\n#define SM8550_MASTER_A1NOC_SNOC\t\t\t0\n#define SM8550_MASTER_A2NOC_SNOC\t\t\t1\n#define SM8550_MASTER_ANOC_PCIE_GEM_NOC\t\t\t2\n#define SM8550_MASTER_ANOC_PCIE_GEM_NOC_CAM_IFE_0\t3\n#define SM8550_MASTER_ANOC_PCIE_GEM_NOC_CAM_IFE_1\t4\n#define SM8550_MASTER_ANOC_PCIE_GEM_NOC_CAM_IFE_2\t5\n#define SM8550_MASTER_ANOC_PCIE_GEM_NOC_DISP\t\t6\n#define SM8550_MASTER_APPSS_PROC\t\t\t7\n#define SM8550_MASTER_CAMNOC_HF\t\t\t\t8\n#define SM8550_MASTER_CAMNOC_HF_CAM_IFE_0\t\t9\n#define SM8550_MASTER_CAMNOC_HF_CAM_IFE_1\t\t10\n#define SM8550_MASTER_CAMNOC_HF_CAM_IFE_2\t\t11\n#define SM8550_MASTER_CAMNOC_ICP\t\t\t12\n#define SM8550_MASTER_CAMNOC_ICP_CAM_IFE_0\t\t13\n#define SM8550_MASTER_CAMNOC_ICP_CAM_IFE_1\t\t14\n#define SM8550_MASTER_CAMNOC_ICP_CAM_IFE_2\t\t15\n#define SM8550_MASTER_CAMNOC_SF\t\t\t\t16\n#define SM8550_MASTER_CAMNOC_SF_CAM_IFE_0\t\t17\n#define SM8550_MASTER_CAMNOC_SF_CAM_IFE_1\t\t18\n#define SM8550_MASTER_CAMNOC_SF_CAM_IFE_2\t\t19\n#define SM8550_MASTER_CDSP_HCP\t\t\t\t20\n#define SM8550_MASTER_CDSP_PROC\t\t\t\t21\n#define SM8550_MASTER_CNOC_CFG\t\t\t\t22\n#define SM8550_MASTER_CNOC_MNOC_CFG\t\t\t23\n#define SM8550_MASTER_COMPUTE_NOC\t\t\t24\n#define SM8550_MASTER_CRYPTO\t\t\t\t25\n#define SM8550_MASTER_GEM_NOC_CNOC\t\t\t26\n#define SM8550_MASTER_GEM_NOC_PCIE_SNOC\t\t\t27\n#define SM8550_MASTER_GFX3D\t\t\t\t28\n#define SM8550_MASTER_GIC\t\t\t\t29\n#define SM8550_MASTER_GIC_AHB\t\t\t\t30\n#define SM8550_MASTER_GPU_TCU\t\t\t\t31\n#define SM8550_MASTER_IPA\t\t\t\t32\n#define SM8550_MASTER_LLCC\t\t\t\t33\n#define SM8550_MASTER_LLCC_CAM_IFE_0\t\t\t34\n#define SM8550_MASTER_LLCC_CAM_IFE_1\t\t\t35\n#define SM8550_MASTER_LLCC_CAM_IFE_2\t\t\t36\n#define SM8550_MASTER_LLCC_DISP\t\t\t\t37\n#define SM8550_MASTER_LPASS_GEM_NOC\t\t\t38\n#define SM8550_MASTER_LPASS_LPINOC\t\t\t39\n#define SM8550_MASTER_LPASS_PROC\t\t\t40\n#define SM8550_MASTER_LPIAON_NOC\t\t\t41\n#define SM8550_MASTER_MDP\t\t\t\t42\n#define SM8550_MASTER_MDP_DISP\t\t\t\t43\n#define SM8550_MASTER_MNOC_HF_MEM_NOC\t\t\t44\n#define SM8550_MASTER_MNOC_HF_MEM_NOC_CAM_IFE_0\t\t45\n#define SM8550_MASTER_MNOC_HF_MEM_NOC_CAM_IFE_1\t\t46\n#define SM8550_MASTER_MNOC_HF_MEM_NOC_CAM_IFE_2\t\t47\n#define SM8550_MASTER_MNOC_HF_MEM_NOC_DISP\t\t48\n#define SM8550_MASTER_MNOC_SF_MEM_NOC\t\t\t49\n#define SM8550_MASTER_MNOC_SF_MEM_NOC_CAM_IFE_0\t\t50\n#define SM8550_MASTER_MNOC_SF_MEM_NOC_CAM_IFE_1\t\t51\n#define SM8550_MASTER_MNOC_SF_MEM_NOC_CAM_IFE_2\t\t52\n#define SM8550_MASTER_MSS_PROC\t\t\t\t53\n#define SM8550_MASTER_PCIE_0\t\t\t\t54\n#define SM8550_MASTER_PCIE_1\t\t\t\t55\n#define SM8550_MASTER_PCIE_ANOC_CFG\t\t\t56\n#define SM8550_MASTER_QDSS_BAM\t\t\t\t57\n#define SM8550_MASTER_QDSS_ETR\t\t\t\t58\n#define SM8550_MASTER_QDSS_ETR_1\t\t\t59\n#define SM8550_MASTER_QSPI_0\t\t\t\t60\n#define SM8550_MASTER_QUP_1\t\t\t\t61\n#define SM8550_MASTER_QUP_2\t\t\t\t62\n#define SM8550_MASTER_QUP_CORE_0\t\t\t63\n#define SM8550_MASTER_QUP_CORE_1\t\t\t64\n#define SM8550_MASTER_QUP_CORE_2\t\t\t65\n#define SM8550_MASTER_SDCC_2\t\t\t\t66\n#define SM8550_MASTER_SDCC_4\t\t\t\t67\n#define SM8550_MASTER_SNOC_GC_MEM_NOC\t\t\t68\n#define SM8550_MASTER_SNOC_SF_MEM_NOC\t\t\t69\n#define SM8550_MASTER_SP\t\t\t\t70\n#define SM8550_MASTER_SYS_TCU\t\t\t\t71\n#define SM8550_MASTER_UFS_MEM\t\t\t\t72\n#define SM8550_MASTER_USB3_0\t\t\t\t73\n#define SM8550_MASTER_VIDEO\t\t\t\t74\n#define SM8550_MASTER_VIDEO_CV_PROC\t\t\t75\n#define SM8550_MASTER_VIDEO_PROC\t\t\t76\n#define SM8550_MASTER_VIDEO_V_PROC\t\t\t77\n#define SM8550_SLAVE_A1NOC_SNOC\t\t\t\t78\n#define SM8550_SLAVE_A2NOC_SNOC\t\t\t\t79\n#define SM8550_SLAVE_AHB2PHY_NORTH\t\t\t80\n#define SM8550_SLAVE_AHB2PHY_SOUTH\t\t\t81\n#define SM8550_SLAVE_ANOC_PCIE_GEM_NOC\t\t\t82\n#define SM8550_SLAVE_AOSS\t\t\t\t83\n#define SM8550_SLAVE_APPSS\t\t\t\t84\n#define SM8550_SLAVE_BOOT_IMEM\t\t\t\t85\n#define SM8550_SLAVE_CAMERA_CFG\t\t\t\t86\n#define SM8550_SLAVE_CDSP_MEM_NOC\t\t\t87\n#define SM8550_SLAVE_CLK_CTL\t\t\t\t88\n#define SM8550_SLAVE_CNOC_CFG\t\t\t\t89\n#define SM8550_SLAVE_CNOC_MNOC_CFG\t\t\t90\n#define SM8550_SLAVE_CNOC_MSS\t\t\t\t91\n#define SM8550_SLAVE_CPR_NSPCX\t\t\t\t92\n#define SM8550_SLAVE_CRYPTO_0_CFG\t\t\t93\n#define SM8550_SLAVE_CX_RDPM\t\t\t\t94\n#define SM8550_SLAVE_DDRSS_CFG\t\t\t\t95\n#define SM8550_SLAVE_DISPLAY_CFG\t\t\t96\n#define SM8550_SLAVE_EBI1\t\t\t\t97\n#define SM8550_SLAVE_EBI1_CAM_IFE_0\t\t\t98\n#define SM8550_SLAVE_EBI1_CAM_IFE_1\t\t\t99\n#define SM8550_SLAVE_EBI1_CAM_IFE_2\t\t\t100\n#define SM8550_SLAVE_EBI1_DISP\t\t\t\t101\n#define SM8550_SLAVE_GEM_NOC_CNOC\t\t\t102\n#define SM8550_SLAVE_GFX3D_CFG\t\t\t\t103\n#define SM8550_SLAVE_I2C\t\t\t\t104\n#define SM8550_SLAVE_IMEM\t\t\t\t105\n#define SM8550_SLAVE_IMEM_CFG\t\t\t\t106\n#define SM8550_SLAVE_IPA_CFG\t\t\t\t107\n#define SM8550_SLAVE_IPC_ROUTER_CFG\t\t\t108\n#define SM8550_SLAVE_LLCC\t\t\t\t109\n#define SM8550_SLAVE_LLCC_CAM_IFE_0\t\t\t110\n#define SM8550_SLAVE_LLCC_CAM_IFE_1\t\t\t111\n#define SM8550_SLAVE_LLCC_CAM_IFE_2\t\t\t112\n#define SM8550_SLAVE_LLCC_DISP\t\t\t\t113\n#define SM8550_SLAVE_LPASS_GEM_NOC\t\t\t114\n#define SM8550_SLAVE_LPASS_QTB_CFG\t\t\t115\n#define SM8550_SLAVE_LPIAON_NOC_LPASS_AG_NOC\t\t116\n#define SM8550_SLAVE_LPICX_NOC_LPIAON_NOC\t\t117\n#define SM8550_SLAVE_MEM_NOC_PCIE_SNOC\t\t\t118\n#define SM8550_SLAVE_MNOC_HF_MEM_NOC\t\t\t119\n#define SM8550_SLAVE_MNOC_HF_MEM_NOC_CAM_IFE_0\t\t120\n#define SM8550_SLAVE_MNOC_HF_MEM_NOC_CAM_IFE_1\t\t121\n#define SM8550_SLAVE_MNOC_HF_MEM_NOC_CAM_IFE_2\t\t122\n#define SM8550_SLAVE_MNOC_HF_MEM_NOC_DISP\t\t123\n#define SM8550_SLAVE_MNOC_SF_MEM_NOC\t\t\t124\n#define SM8550_SLAVE_MNOC_SF_MEM_NOC_CAM_IFE_0\t\t125\n#define SM8550_SLAVE_MNOC_SF_MEM_NOC_CAM_IFE_1\t\t126\n#define SM8550_SLAVE_MNOC_SF_MEM_NOC_CAM_IFE_2\t\t127\n#define SM8550_SLAVE_MX_RDPM\t\t\t\t128\n#define SM8550_SLAVE_NSP_QTB_CFG\t\t\t129\n#define SM8550_SLAVE_PCIE_0\t\t\t\t130\n#define SM8550_SLAVE_PCIE_0_CFG\t\t\t\t131\n#define SM8550_SLAVE_PCIE_1\t\t\t\t132\n#define SM8550_SLAVE_PCIE_1_CFG\t\t\t\t133\n#define SM8550_SLAVE_PCIE_ANOC_CFG\t\t\t134\n#define SM8550_SLAVE_PDM\t\t\t\t135\n#define SM8550_SLAVE_PIMEM_CFG\t\t\t\t136\n#define SM8550_SLAVE_PRNG\t\t\t\t137\n#define SM8550_SLAVE_QDSS_CFG\t\t\t\t138\n#define SM8550_SLAVE_QDSS_STM\t\t\t\t139\n#define SM8550_SLAVE_QSPI_0\t\t\t\t140\n#define SM8550_SLAVE_QUP_1\t\t\t\t141\n#define SM8550_SLAVE_QUP_2\t\t\t\t142\n#define SM8550_SLAVE_QUP_CORE_0\t\t\t\t143\n#define SM8550_SLAVE_QUP_CORE_1\t\t\t\t144\n#define SM8550_SLAVE_QUP_CORE_2\t\t\t\t145\n#define SM8550_SLAVE_RBCPR_CX_CFG\t\t\t146\n#define SM8550_SLAVE_RBCPR_MMCX_CFG\t\t\t147\n#define SM8550_SLAVE_RBCPR_MXA_CFG\t\t\t148\n#define SM8550_SLAVE_RBCPR_MXC_CFG\t\t\t149\n#define SM8550_SLAVE_SDCC_2\t\t\t\t150\n#define SM8550_SLAVE_SDCC_4\t\t\t\t151\n#define SM8550_SLAVE_SERVICE_MNOC\t\t\t152\n#define SM8550_SLAVE_SERVICE_PCIE_ANOC\t\t\t153\n#define SM8550_SLAVE_SNOC_GEM_NOC_GC\t\t\t154\n#define SM8550_SLAVE_SNOC_GEM_NOC_SF\t\t\t155\n#define SM8550_SLAVE_SPSS_CFG\t\t\t\t156\n#define SM8550_SLAVE_TCSR\t\t\t\t157\n#define SM8550_SLAVE_TCU\t\t\t\t158\n#define SM8550_SLAVE_TLMM\t\t\t\t159\n#define SM8550_SLAVE_TME_CFG\t\t\t\t160\n#define SM8550_SLAVE_UFS_MEM_CFG\t\t\t161\n#define SM8550_SLAVE_USB3_0\t\t\t\t162\n#define SM8550_SLAVE_VENUS_CFG\t\t\t\t163\n#define SM8550_SLAVE_VSENSE_CTRL_CFG\t\t\t164\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}