// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module FO4_inv_stage (
VGOLD,VDD,A,GND,Z );
input  VGOLD;
input  VDD;
input  A;
input  GND;
output  Z;
wire VGOLD;
wire VDD;
wire Z;
wire net24;
wire A;
wire GND;
wire net20;
wire net22;

INVX1    
 I3  ( .VDD( VGOLD ), .Z( net24 ), .A( A ), .GND( GND ) );

INVX1    
 I2  ( .VDD( VGOLD ), .Z( net22 ), .A( A ), .GND( GND ) );

INVX1    
 I1  ( .VDD( VGOLD ), .Z( net20 ), .A( A ), .GND( GND ) );

INVX1    
 I0  ( .VDD( VDD ), .Z( Z ), .A( A ), .GND( GND ) );

cap    
 C2  ( .PLUS( net24 ), .MINUS( GND ) );

cap    
 C1  ( .PLUS( net22 ), .MINUS( GND ) );

cap    
 C0  ( .PLUS( net20 ), .MINUS( GND ) );

endmodule

