
Sec_car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f618  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  0800f7e8  0800f7e8  0001f7e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd80  0800fd80  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800fd80  0800fd80  0001fd80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd88  0800fd88  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd88  0800fd88  0001fd88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fd8c  0800fd8c  0001fd8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800fd90  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013dc8  200001f0  0800ff80  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20013fb8  0800ff80  00023fb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020f14  00000000  00000000  00020263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f8b  00000000  00000000  00041177  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d88  00000000  00000000  00046108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016e5  00000000  00000000  00047e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00007874  00000000  00000000  00049575  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025e3c  00000000  00000000  00050de9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e641d  00000000  00000000  00076c25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008da4  00000000  00000000  0015d044  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  00165de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f7d0 	.word	0x0800f7d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f4 	.word	0x200001f4
 800020c:	0800f7d0 	.word	0x0800f7d0

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	2001389c 	.word	0x2001389c
	...

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <strlen>:
 8000350:	4603      	mov	r3, r0
 8000352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000356:	2a00      	cmp	r2, #0
 8000358:	d1fb      	bne.n	8000352 <strlen+0x2>
 800035a:	1a18      	subs	r0, r3, r0
 800035c:	3801      	subs	r0, #1
 800035e:	4770      	bx	lr

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	; 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2uiz>:
 8000c88:	004a      	lsls	r2, r1, #1
 8000c8a:	d211      	bcs.n	8000cb0 <__aeabi_d2uiz+0x28>
 8000c8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c90:	d211      	bcs.n	8000cb6 <__aeabi_d2uiz+0x2e>
 8000c92:	d50d      	bpl.n	8000cb0 <__aeabi_d2uiz+0x28>
 8000c94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c9c:	d40e      	bmi.n	8000cbc <__aeabi_d2uiz+0x34>
 8000c9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ca2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ca6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000caa:	fa23 f002 	lsr.w	r0, r3, r2
 8000cae:	4770      	bx	lr
 8000cb0:	f04f 0000 	mov.w	r0, #0
 8000cb4:	4770      	bx	lr
 8000cb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cba:	d102      	bne.n	8000cc2 <__aeabi_d2uiz+0x3a>
 8000cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc0:	4770      	bx	lr
 8000cc2:	f04f 0000 	mov.w	r0, #0
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2f>:
 8000cc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ccc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000cd0:	bf24      	itt	cs
 8000cd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000cd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000cda:	d90d      	bls.n	8000cf8 <__aeabi_d2f+0x30>
 8000cdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ce0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ce4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ce8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000cec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cf0:	bf08      	it	eq
 8000cf2:	f020 0001 	biceq.w	r0, r0, #1
 8000cf6:	4770      	bx	lr
 8000cf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cfc:	d121      	bne.n	8000d42 <__aeabi_d2f+0x7a>
 8000cfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d02:	bfbc      	itt	lt
 8000d04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d08:	4770      	bxlt	lr
 8000d0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d12:	f1c2 0218 	rsb	r2, r2, #24
 8000d16:	f1c2 0c20 	rsb	ip, r2, #32
 8000d1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d22:	bf18      	it	ne
 8000d24:	f040 0001 	orrne.w	r0, r0, #1
 8000d28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d34:	ea40 000c 	orr.w	r0, r0, ip
 8000d38:	fa23 f302 	lsr.w	r3, r3, r2
 8000d3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d40:	e7cc      	b.n	8000cdc <__aeabi_d2f+0x14>
 8000d42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d46:	d107      	bne.n	8000d58 <__aeabi_d2f+0x90>
 8000d48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d56:	4770      	bxne	lr
 8000d58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b970 	b.w	8001060 <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f806 	bl	8000d98 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__udivmoddi4>:
 8000d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d9c:	9e08      	ldr	r6, [sp, #32]
 8000d9e:	460d      	mov	r5, r1
 8000da0:	4604      	mov	r4, r0
 8000da2:	460f      	mov	r7, r1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d14a      	bne.n	8000e3e <__udivmoddi4+0xa6>
 8000da8:	428a      	cmp	r2, r1
 8000daa:	4694      	mov	ip, r2
 8000dac:	d965      	bls.n	8000e7a <__udivmoddi4+0xe2>
 8000dae:	fab2 f382 	clz	r3, r2
 8000db2:	b143      	cbz	r3, 8000dc6 <__udivmoddi4+0x2e>
 8000db4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000db8:	f1c3 0220 	rsb	r2, r3, #32
 8000dbc:	409f      	lsls	r7, r3
 8000dbe:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc2:	4317      	orrs	r7, r2
 8000dc4:	409c      	lsls	r4, r3
 8000dc6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000dca:	fa1f f58c 	uxth.w	r5, ip
 8000dce:	fbb7 f1fe 	udiv	r1, r7, lr
 8000dd2:	0c22      	lsrs	r2, r4, #16
 8000dd4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000dd8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ddc:	fb01 f005 	mul.w	r0, r1, r5
 8000de0:	4290      	cmp	r0, r2
 8000de2:	d90a      	bls.n	8000dfa <__udivmoddi4+0x62>
 8000de4:	eb1c 0202 	adds.w	r2, ip, r2
 8000de8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000dec:	f080 811c 	bcs.w	8001028 <__udivmoddi4+0x290>
 8000df0:	4290      	cmp	r0, r2
 8000df2:	f240 8119 	bls.w	8001028 <__udivmoddi4+0x290>
 8000df6:	3902      	subs	r1, #2
 8000df8:	4462      	add	r2, ip
 8000dfa:	1a12      	subs	r2, r2, r0
 8000dfc:	b2a4      	uxth	r4, r4
 8000dfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e06:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0a:	fb00 f505 	mul.w	r5, r0, r5
 8000e0e:	42a5      	cmp	r5, r4
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x90>
 8000e12:	eb1c 0404 	adds.w	r4, ip, r4
 8000e16:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1a:	f080 8107 	bcs.w	800102c <__udivmoddi4+0x294>
 8000e1e:	42a5      	cmp	r5, r4
 8000e20:	f240 8104 	bls.w	800102c <__udivmoddi4+0x294>
 8000e24:	4464      	add	r4, ip
 8000e26:	3802      	subs	r0, #2
 8000e28:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e2c:	1b64      	subs	r4, r4, r5
 8000e2e:	2100      	movs	r1, #0
 8000e30:	b11e      	cbz	r6, 8000e3a <__udivmoddi4+0xa2>
 8000e32:	40dc      	lsrs	r4, r3
 8000e34:	2300      	movs	r3, #0
 8000e36:	e9c6 4300 	strd	r4, r3, [r6]
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0xbc>
 8000e42:	2e00      	cmp	r6, #0
 8000e44:	f000 80ed 	beq.w	8001022 <__udivmoddi4+0x28a>
 8000e48:	2100      	movs	r1, #0
 8000e4a:	e9c6 0500 	strd	r0, r5, [r6]
 8000e4e:	4608      	mov	r0, r1
 8000e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e54:	fab3 f183 	clz	r1, r3
 8000e58:	2900      	cmp	r1, #0
 8000e5a:	d149      	bne.n	8000ef0 <__udivmoddi4+0x158>
 8000e5c:	42ab      	cmp	r3, r5
 8000e5e:	d302      	bcc.n	8000e66 <__udivmoddi4+0xce>
 8000e60:	4282      	cmp	r2, r0
 8000e62:	f200 80f8 	bhi.w	8001056 <__udivmoddi4+0x2be>
 8000e66:	1a84      	subs	r4, r0, r2
 8000e68:	eb65 0203 	sbc.w	r2, r5, r3
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	4617      	mov	r7, r2
 8000e70:	2e00      	cmp	r6, #0
 8000e72:	d0e2      	beq.n	8000e3a <__udivmoddi4+0xa2>
 8000e74:	e9c6 4700 	strd	r4, r7, [r6]
 8000e78:	e7df      	b.n	8000e3a <__udivmoddi4+0xa2>
 8000e7a:	b902      	cbnz	r2, 8000e7e <__udivmoddi4+0xe6>
 8000e7c:	deff      	udf	#255	; 0xff
 8000e7e:	fab2 f382 	clz	r3, r2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f040 8090 	bne.w	8000fa8 <__udivmoddi4+0x210>
 8000e88:	1a8a      	subs	r2, r1, r2
 8000e8a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e8e:	fa1f fe8c 	uxth.w	lr, ip
 8000e92:	2101      	movs	r1, #1
 8000e94:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e98:	fb07 2015 	mls	r0, r7, r5, r2
 8000e9c:	0c22      	lsrs	r2, r4, #16
 8000e9e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ea2:	fb0e f005 	mul.w	r0, lr, r5
 8000ea6:	4290      	cmp	r0, r2
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x124>
 8000eaa:	eb1c 0202 	adds.w	r2, ip, r2
 8000eae:	f105 38ff 	add.w	r8, r5, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x122>
 8000eb4:	4290      	cmp	r0, r2
 8000eb6:	f200 80cb 	bhi.w	8001050 <__udivmoddi4+0x2b8>
 8000eba:	4645      	mov	r5, r8
 8000ebc:	1a12      	subs	r2, r2, r0
 8000ebe:	b2a4      	uxth	r4, r4
 8000ec0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ec4:	fb07 2210 	mls	r2, r7, r0, r2
 8000ec8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ecc:	fb0e fe00 	mul.w	lr, lr, r0
 8000ed0:	45a6      	cmp	lr, r4
 8000ed2:	d908      	bls.n	8000ee6 <__udivmoddi4+0x14e>
 8000ed4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000edc:	d202      	bcs.n	8000ee4 <__udivmoddi4+0x14c>
 8000ede:	45a6      	cmp	lr, r4
 8000ee0:	f200 80bb 	bhi.w	800105a <__udivmoddi4+0x2c2>
 8000ee4:	4610      	mov	r0, r2
 8000ee6:	eba4 040e 	sub.w	r4, r4, lr
 8000eea:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eee:	e79f      	b.n	8000e30 <__udivmoddi4+0x98>
 8000ef0:	f1c1 0720 	rsb	r7, r1, #32
 8000ef4:	408b      	lsls	r3, r1
 8000ef6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000efa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000efe:	fa05 f401 	lsl.w	r4, r5, r1
 8000f02:	fa20 f307 	lsr.w	r3, r0, r7
 8000f06:	40fd      	lsrs	r5, r7
 8000f08:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f0c:	4323      	orrs	r3, r4
 8000f0e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000f12:	fa1f fe8c 	uxth.w	lr, ip
 8000f16:	fb09 5518 	mls	r5, r9, r8, r5
 8000f1a:	0c1c      	lsrs	r4, r3, #16
 8000f1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f20:	fb08 f50e 	mul.w	r5, r8, lr
 8000f24:	42a5      	cmp	r5, r4
 8000f26:	fa02 f201 	lsl.w	r2, r2, r1
 8000f2a:	fa00 f001 	lsl.w	r0, r0, r1
 8000f2e:	d90b      	bls.n	8000f48 <__udivmoddi4+0x1b0>
 8000f30:	eb1c 0404 	adds.w	r4, ip, r4
 8000f34:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f38:	f080 8088 	bcs.w	800104c <__udivmoddi4+0x2b4>
 8000f3c:	42a5      	cmp	r5, r4
 8000f3e:	f240 8085 	bls.w	800104c <__udivmoddi4+0x2b4>
 8000f42:	f1a8 0802 	sub.w	r8, r8, #2
 8000f46:	4464      	add	r4, ip
 8000f48:	1b64      	subs	r4, r4, r5
 8000f4a:	b29d      	uxth	r5, r3
 8000f4c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f50:	fb09 4413 	mls	r4, r9, r3, r4
 8000f54:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f58:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f5c:	45a6      	cmp	lr, r4
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x1da>
 8000f60:	eb1c 0404 	adds.w	r4, ip, r4
 8000f64:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f68:	d26c      	bcs.n	8001044 <__udivmoddi4+0x2ac>
 8000f6a:	45a6      	cmp	lr, r4
 8000f6c:	d96a      	bls.n	8001044 <__udivmoddi4+0x2ac>
 8000f6e:	3b02      	subs	r3, #2
 8000f70:	4464      	add	r4, ip
 8000f72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f76:	fba3 9502 	umull	r9, r5, r3, r2
 8000f7a:	eba4 040e 	sub.w	r4, r4, lr
 8000f7e:	42ac      	cmp	r4, r5
 8000f80:	46c8      	mov	r8, r9
 8000f82:	46ae      	mov	lr, r5
 8000f84:	d356      	bcc.n	8001034 <__udivmoddi4+0x29c>
 8000f86:	d053      	beq.n	8001030 <__udivmoddi4+0x298>
 8000f88:	b156      	cbz	r6, 8000fa0 <__udivmoddi4+0x208>
 8000f8a:	ebb0 0208 	subs.w	r2, r0, r8
 8000f8e:	eb64 040e 	sbc.w	r4, r4, lr
 8000f92:	fa04 f707 	lsl.w	r7, r4, r7
 8000f96:	40ca      	lsrs	r2, r1
 8000f98:	40cc      	lsrs	r4, r1
 8000f9a:	4317      	orrs	r7, r2
 8000f9c:	e9c6 7400 	strd	r7, r4, [r6]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa8:	f1c3 0120 	rsb	r1, r3, #32
 8000fac:	fa02 fc03 	lsl.w	ip, r2, r3
 8000fb0:	fa20 f201 	lsr.w	r2, r0, r1
 8000fb4:	fa25 f101 	lsr.w	r1, r5, r1
 8000fb8:	409d      	lsls	r5, r3
 8000fba:	432a      	orrs	r2, r5
 8000fbc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fc0:	fa1f fe8c 	uxth.w	lr, ip
 8000fc4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000fc8:	fb07 1510 	mls	r5, r7, r0, r1
 8000fcc:	0c11      	lsrs	r1, r2, #16
 8000fce:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000fd2:	fb00 f50e 	mul.w	r5, r0, lr
 8000fd6:	428d      	cmp	r5, r1
 8000fd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000fdc:	d908      	bls.n	8000ff0 <__udivmoddi4+0x258>
 8000fde:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fe6:	d22f      	bcs.n	8001048 <__udivmoddi4+0x2b0>
 8000fe8:	428d      	cmp	r5, r1
 8000fea:	d92d      	bls.n	8001048 <__udivmoddi4+0x2b0>
 8000fec:	3802      	subs	r0, #2
 8000fee:	4461      	add	r1, ip
 8000ff0:	1b49      	subs	r1, r1, r5
 8000ff2:	b292      	uxth	r2, r2
 8000ff4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ff8:	fb07 1115 	mls	r1, r7, r5, r1
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	fb05 f10e 	mul.w	r1, r5, lr
 8001004:	4291      	cmp	r1, r2
 8001006:	d908      	bls.n	800101a <__udivmoddi4+0x282>
 8001008:	eb1c 0202 	adds.w	r2, ip, r2
 800100c:	f105 38ff 	add.w	r8, r5, #4294967295
 8001010:	d216      	bcs.n	8001040 <__udivmoddi4+0x2a8>
 8001012:	4291      	cmp	r1, r2
 8001014:	d914      	bls.n	8001040 <__udivmoddi4+0x2a8>
 8001016:	3d02      	subs	r5, #2
 8001018:	4462      	add	r2, ip
 800101a:	1a52      	subs	r2, r2, r1
 800101c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8001020:	e738      	b.n	8000e94 <__udivmoddi4+0xfc>
 8001022:	4631      	mov	r1, r6
 8001024:	4630      	mov	r0, r6
 8001026:	e708      	b.n	8000e3a <__udivmoddi4+0xa2>
 8001028:	4639      	mov	r1, r7
 800102a:	e6e6      	b.n	8000dfa <__udivmoddi4+0x62>
 800102c:	4610      	mov	r0, r2
 800102e:	e6fb      	b.n	8000e28 <__udivmoddi4+0x90>
 8001030:	4548      	cmp	r0, r9
 8001032:	d2a9      	bcs.n	8000f88 <__udivmoddi4+0x1f0>
 8001034:	ebb9 0802 	subs.w	r8, r9, r2
 8001038:	eb65 0e0c 	sbc.w	lr, r5, ip
 800103c:	3b01      	subs	r3, #1
 800103e:	e7a3      	b.n	8000f88 <__udivmoddi4+0x1f0>
 8001040:	4645      	mov	r5, r8
 8001042:	e7ea      	b.n	800101a <__udivmoddi4+0x282>
 8001044:	462b      	mov	r3, r5
 8001046:	e794      	b.n	8000f72 <__udivmoddi4+0x1da>
 8001048:	4640      	mov	r0, r8
 800104a:	e7d1      	b.n	8000ff0 <__udivmoddi4+0x258>
 800104c:	46d0      	mov	r8, sl
 800104e:	e77b      	b.n	8000f48 <__udivmoddi4+0x1b0>
 8001050:	3d02      	subs	r5, #2
 8001052:	4462      	add	r2, ip
 8001054:	e732      	b.n	8000ebc <__udivmoddi4+0x124>
 8001056:	4608      	mov	r0, r1
 8001058:	e70a      	b.n	8000e70 <__udivmoddi4+0xd8>
 800105a:	4464      	add	r4, ip
 800105c:	3802      	subs	r0, #2
 800105e:	e742      	b.n	8000ee6 <__udivmoddi4+0x14e>

08001060 <__aeabi_idiv0>:
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <Buzzer_voidMidSound>:


#endif
}
void Buzzer_voidMidSound(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0

#endif

#elif Buzzer_Timer_Connected == TIMER12
#if Buzzer_TimerChannel_Connected == TIMER_CHANNEL_1
	TIM12->CCR1=50;
 8001068:	4b04      	ldr	r3, [pc, #16]	; (800107c <Buzzer_voidMidSound+0x18>)
 800106a:	2232      	movs	r2, #50	; 0x32
 800106c:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_1);
 800106e:	2100      	movs	r1, #0
 8001070:	4803      	ldr	r0, [pc, #12]	; (8001080 <Buzzer_voidMidSound+0x1c>)
 8001072:	f004 fb9d 	bl	80057b0 <HAL_TIM_PWM_Start>


#endif


}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40001800 	.word	0x40001800
 8001080:	200008ac 	.word	0x200008ac

08001084 <Buzzer_voidStop>:


}

void Buzzer_voidStop(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
#endif

#elif Buzzer_Timer_Connected == TIMER12
#if Buzzer_TimerChannel_Connected == TIMER_CHANNEL_1

	HAL_TIM_PWM_Stop(&htim12, TIM_CHANNEL_1);
 8001088:	2100      	movs	r1, #0
 800108a:	4802      	ldr	r0, [pc, #8]	; (8001094 <Buzzer_voidStop+0x10>)
 800108c:	f004 fc58 	bl	8005940 <HAL_TIM_PWM_Stop>




#endif
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	200008ac 	.word	0x200008ac

08001098 <HAL_TIM_IC_CaptureCallback>:
extern uint8_t received_char;
uint32_t edges_counter = 0;

/***************************************Interrupts_Call_Backs********************************************************/
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2 && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 || htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2))
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010a8:	d10c      	bne.n	80010c4 <HAL_TIM_IC_CaptureCallback+0x2c>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	7f1b      	ldrb	r3, [r3, #28]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d003      	beq.n	80010ba <HAL_TIM_IC_CaptureCallback+0x22>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	7f1b      	ldrb	r3, [r3, #28]
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d104      	bne.n	80010c4 <HAL_TIM_IC_CaptureCallback+0x2c>
	{
		edges_counter++;
 80010ba:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <HAL_TIM_IC_CaptureCallback+0x38>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	3301      	adds	r3, #1
 80010c0:	4a03      	ldr	r2, [pc, #12]	; (80010d0 <HAL_TIM_IC_CaptureCallback+0x38>)
 80010c2:	6013      	str	r3, [r2, #0]
	}
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	20000220 	.word	0x20000220

080010d4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af02      	add	r7, sp, #8
 80010da:	6078      	str	r0, [r7, #4]
	/*BT interrupt*/
	if(huart->Instance==USART3)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a0b      	ldr	r2, [pc, #44]	; (8001110 <HAL_UART_RxCpltCallback+0x3c>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d10f      	bne.n	8001106 <HAL_UART_RxCpltCallback+0x32>
	{
		/*Reactivating the interrupt*/
		HAL_UART_Receive_IT(&huart3, &received_char, 1);
 80010e6:	2201      	movs	r2, #1
 80010e8:	490a      	ldr	r1, [pc, #40]	; (8001114 <HAL_UART_RxCpltCallback+0x40>)
 80010ea:	480b      	ldr	r0, [pc, #44]	; (8001118 <HAL_UART_RxCpltCallback+0x44>)
 80010ec:	f005 fd11 	bl	8006b12 <HAL_UART_Receive_IT>

		/*Give the Notification to the CarControl task*/
		xTaskNotifyFromISR(Handle_CarControl,NULL,eNoAction,NULL);
 80010f0:	4b0a      	ldr	r3, [pc, #40]	; (800111c <HAL_UART_RxCpltCallback+0x48>)
 80010f2:	6818      	ldr	r0, [r3, #0]
 80010f4:	2300      	movs	r3, #0
 80010f6:	9301      	str	r3, [sp, #4]
 80010f8:	2300      	movs	r3, #0
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	2300      	movs	r3, #0
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	f008 f90f 	bl	8009324 <xTaskGenericNotifyFromISR>

	}

}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	40004800 	.word	0x40004800
 8001114:	20000a04 	.word	0x20000a04
 8001118:	2000097c 	.word	0x2000097c
 800111c:	20000210 	.word	0x20000210

08001120 <vApplicationIdleHook>:

/*********************************************Application_Hook*************************************************************/
void vApplicationIdleHook(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	/*The processor will go to sleep in the IDLE Task*/
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001124:	2101      	movs	r1, #1
 8001126:	2000      	movs	r0, #0
 8001128:	f003 fc82 	bl	8004a30 <HAL_PWR_EnterSLEEPMode>

}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}

08001130 <CallBack_TimerLCDBuzzer>:

/*********************************************SW_Timers_CallBacks*********************************************************/
void CallBack_TimerLCDBuzzer(TimerHandle_t xTimer)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
	/*When the LCDBuzzer task starts the timer it should turn off the buzzer and clear the LCD*/

	/*Stopping the buzzer*/
	Buzzer_voidStop();
 8001138:	f7ff ffa4 	bl	8001084 <Buzzer_voidStop>

	/*Clearing the LCD*/
	LCD_voidClearDisplay();
 800113c:	f000 fc64 	bl	8001a08 <LCD_voidClearDisplay>
}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <Car_Move_Forward_High_Speed>:

void Motor4_Rotate_CW(void);
void Motor4_Rotate_CCW(void);


void Car_Move_Forward_High_Speed(void){
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
	/*First Disabling the two motors*/
	Motors_Disabling();
 800114c:	f000 f928 	bl	80013a0 <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Assigning the duty cycle*/
	PWM_Motor_1=HIGH_SPEED;
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <Car_Move_Forward_High_Speed+0x54>)
 8001152:	2263      	movs	r2, #99	; 0x63
 8001154:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=HIGH_SPEED;
 8001156:	4b11      	ldr	r3, [pc, #68]	; (800119c <Car_Move_Forward_High_Speed+0x54>)
 8001158:	2263      	movs	r2, #99	; 0x63
 800115a:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=HIGH_SPEED;
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <Car_Move_Forward_High_Speed+0x54>)
 800115e:	2263      	movs	r2, #99	; 0x63
 8001160:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=HIGH_SPEED;
 8001162:	4b0e      	ldr	r3, [pc, #56]	; (800119c <Car_Move_Forward_High_Speed+0x54>)
 8001164:	2263      	movs	r2, #99	; 0x63
 8001166:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/
	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 8001168:	2100      	movs	r1, #0
 800116a:	480d      	ldr	r0, [pc, #52]	; (80011a0 <Car_Move_Forward_High_Speed+0x58>)
 800116c:	f004 fb20 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 8001170:	2104      	movs	r1, #4
 8001172:	480b      	ldr	r0, [pc, #44]	; (80011a0 <Car_Move_Forward_High_Speed+0x58>)
 8001174:	f004 fb1c 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 8001178:	2108      	movs	r1, #8
 800117a:	4809      	ldr	r0, [pc, #36]	; (80011a0 <Car_Move_Forward_High_Speed+0x58>)
 800117c:	f004 fb18 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 8001180:	210c      	movs	r1, #12
 8001182:	4807      	ldr	r0, [pc, #28]	; (80011a0 <Car_Move_Forward_High_Speed+0x58>)
 8001184:	f004 fb14 	bl	80057b0 <HAL_TIM_PWM_Start>

	/*Making Both motors rotate at the same direction*/
	Motor1_Rotate_CW();
 8001188:	f000 f93e 	bl	8001408 <Motor1_Rotate_CW>
	Motor2_Rotate_CW();
 800118c:	f000 f960 	bl	8001450 <Motor2_Rotate_CW>
	Motor3_Rotate_CW();
 8001190:	f000 f97e 	bl	8001490 <Motor3_Rotate_CW>
	Motor4_Rotate_CW();
 8001194:	f000 f9a0 	bl	80014d8 <Motor4_Rotate_CW>
}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40000400 	.word	0x40000400
 80011a0:	2000081c 	.word	0x2000081c

080011a4 <Car_Move_Backward>:
	Motor2_Rotate_CW();
	Motor3_Rotate_CW();
	Motor4_Rotate_CW();
}
void Car_Move_Backward(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	/*First Disabling the two motors*/
	Motors_Disabling();
 80011a8:	f000 f8fa 	bl	80013a0 <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Assigning the duty cycle*/
	PWM_Motor_1=HIGH_SPEED;
 80011ac:	4b12      	ldr	r3, [pc, #72]	; (80011f8 <Car_Move_Backward+0x54>)
 80011ae:	2263      	movs	r2, #99	; 0x63
 80011b0:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=HIGH_SPEED;
 80011b2:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <Car_Move_Backward+0x54>)
 80011b4:	2263      	movs	r2, #99	; 0x63
 80011b6:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=HIGH_SPEED;
 80011b8:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <Car_Move_Backward+0x54>)
 80011ba:	2263      	movs	r2, #99	; 0x63
 80011bc:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=HIGH_SPEED;
 80011be:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <Car_Move_Backward+0x54>)
 80011c0:	2263      	movs	r2, #99	; 0x63
 80011c2:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/
	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 80011c4:	2100      	movs	r1, #0
 80011c6:	480d      	ldr	r0, [pc, #52]	; (80011fc <Car_Move_Backward+0x58>)
 80011c8:	f004 faf2 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 80011cc:	2104      	movs	r1, #4
 80011ce:	480b      	ldr	r0, [pc, #44]	; (80011fc <Car_Move_Backward+0x58>)
 80011d0:	f004 faee 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 80011d4:	2108      	movs	r1, #8
 80011d6:	4809      	ldr	r0, [pc, #36]	; (80011fc <Car_Move_Backward+0x58>)
 80011d8:	f004 faea 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 80011dc:	210c      	movs	r1, #12
 80011de:	4807      	ldr	r0, [pc, #28]	; (80011fc <Car_Move_Backward+0x58>)
 80011e0:	f004 fae6 	bl	80057b0 <HAL_TIM_PWM_Start>

	/*Making Both motors rotate at the same  direction*/
	Motor1_Rotate_CCW();
 80011e4:	f000 f922 	bl	800142c <Motor1_Rotate_CCW>
	Motor2_Rotate_CCW();
 80011e8:	f000 f942 	bl	8001470 <Motor2_Rotate_CCW>
	Motor3_Rotate_CCW();
 80011ec:	f000 f962 	bl	80014b4 <Motor3_Rotate_CCW>
	Motor4_Rotate_CCW();
 80011f0:	f000 f984 	bl	80014fc <Motor4_Rotate_CCW>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40000400 	.word	0x40000400
 80011fc:	2000081c 	.word	0x2000081c

08001200 <Car_Rotate_Right>:

void Car_Rotate_Right(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
	/*First Disabling the two motors*/
	Motors_Disabling();
 8001204:	f000 f8cc 	bl	80013a0 <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Assigning the duty cycle*/
	PWM_Motor_1=HIGH_SPEED;
 8001208:	4b12      	ldr	r3, [pc, #72]	; (8001254 <Car_Rotate_Right+0x54>)
 800120a:	2263      	movs	r2, #99	; 0x63
 800120c:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=HIGH_SPEED;
 800120e:	4b11      	ldr	r3, [pc, #68]	; (8001254 <Car_Rotate_Right+0x54>)
 8001210:	2263      	movs	r2, #99	; 0x63
 8001212:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=HIGH_SPEED;
 8001214:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <Car_Rotate_Right+0x54>)
 8001216:	2263      	movs	r2, #99	; 0x63
 8001218:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=HIGH_SPEED;
 800121a:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <Car_Rotate_Right+0x54>)
 800121c:	2263      	movs	r2, #99	; 0x63
 800121e:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/
	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 8001220:	2100      	movs	r1, #0
 8001222:	480d      	ldr	r0, [pc, #52]	; (8001258 <Car_Rotate_Right+0x58>)
 8001224:	f004 fac4 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 8001228:	2104      	movs	r1, #4
 800122a:	480b      	ldr	r0, [pc, #44]	; (8001258 <Car_Rotate_Right+0x58>)
 800122c:	f004 fac0 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 8001230:	2108      	movs	r1, #8
 8001232:	4809      	ldr	r0, [pc, #36]	; (8001258 <Car_Rotate_Right+0x58>)
 8001234:	f004 fabc 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 8001238:	210c      	movs	r1, #12
 800123a:	4807      	ldr	r0, [pc, #28]	; (8001258 <Car_Rotate_Right+0x58>)
 800123c:	f004 fab8 	bl	80057b0 <HAL_TIM_PWM_Start>

	/*Making Both motors rotate at opposite direction*/
	Motor1_Rotate_CW();
 8001240:	f000 f8e2 	bl	8001408 <Motor1_Rotate_CW>
	Motor2_Rotate_CCW();
 8001244:	f000 f914 	bl	8001470 <Motor2_Rotate_CCW>
	Motor3_Rotate_CW();
 8001248:	f000 f922 	bl	8001490 <Motor3_Rotate_CW>
	Motor4_Rotate_CCW();
 800124c:	f000 f956 	bl	80014fc <Motor4_Rotate_CCW>
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40000400 	.word	0x40000400
 8001258:	2000081c 	.word	0x2000081c

0800125c <Car_Rotate_Left>:
void Car_Rotate_Left(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
	/*First Disabling the two motors*/
	Motors_Disabling();
 8001260:	f000 f89e 	bl	80013a0 <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Assigning the duty cycle*/
	PWM_Motor_1=LOW_SPEED;
 8001264:	4b12      	ldr	r3, [pc, #72]	; (80012b0 <Car_Rotate_Left+0x54>)
 8001266:	2246      	movs	r2, #70	; 0x46
 8001268:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=LOW_SPEED;
 800126a:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <Car_Rotate_Left+0x54>)
 800126c:	2246      	movs	r2, #70	; 0x46
 800126e:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=LOW_SPEED;
 8001270:	4b0f      	ldr	r3, [pc, #60]	; (80012b0 <Car_Rotate_Left+0x54>)
 8001272:	2246      	movs	r2, #70	; 0x46
 8001274:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=LOW_SPEED;
 8001276:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <Car_Rotate_Left+0x54>)
 8001278:	2246      	movs	r2, #70	; 0x46
 800127a:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/
	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 800127c:	2100      	movs	r1, #0
 800127e:	480d      	ldr	r0, [pc, #52]	; (80012b4 <Car_Rotate_Left+0x58>)
 8001280:	f004 fa96 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 8001284:	2104      	movs	r1, #4
 8001286:	480b      	ldr	r0, [pc, #44]	; (80012b4 <Car_Rotate_Left+0x58>)
 8001288:	f004 fa92 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 800128c:	2108      	movs	r1, #8
 800128e:	4809      	ldr	r0, [pc, #36]	; (80012b4 <Car_Rotate_Left+0x58>)
 8001290:	f004 fa8e 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 8001294:	210c      	movs	r1, #12
 8001296:	4807      	ldr	r0, [pc, #28]	; (80012b4 <Car_Rotate_Left+0x58>)
 8001298:	f004 fa8a 	bl	80057b0 <HAL_TIM_PWM_Start>

	/*Making Both motors rotate at opposite direction*/
	Motor1_Rotate_CCW();
 800129c:	f000 f8c6 	bl	800142c <Motor1_Rotate_CCW>
	Motor2_Rotate_CW();
 80012a0:	f000 f8d6 	bl	8001450 <Motor2_Rotate_CW>
	Motor3_Rotate_CCW();
 80012a4:	f000 f906 	bl	80014b4 <Motor3_Rotate_CCW>
	Motor4_Rotate_CW();
 80012a8:	f000 f916 	bl	80014d8 <Motor4_Rotate_CW>

}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40000400 	.word	0x40000400
 80012b4:	2000081c 	.word	0x2000081c

080012b8 <Car_Rotate_RightForward>:
void Car_Rotate_RightForward(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
	/*First Disabling the Four motors*/
	Motors_Disabling();
 80012bc:	f000 f870 	bl	80013a0 <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Right motors rotate high speed and the Left with low speed*/
	/*Assigning the duty cycle*/

	PWM_Motor_1=LOW_SPEED;
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <Car_Rotate_RightForward+0x54>)
 80012c2:	2246      	movs	r2, #70	; 0x46
 80012c4:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=HIGH_SPEED;
 80012c6:	4b11      	ldr	r3, [pc, #68]	; (800130c <Car_Rotate_RightForward+0x54>)
 80012c8:	2263      	movs	r2, #99	; 0x63
 80012ca:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=LOW_SPEED;
 80012cc:	4b0f      	ldr	r3, [pc, #60]	; (800130c <Car_Rotate_RightForward+0x54>)
 80012ce:	2246      	movs	r2, #70	; 0x46
 80012d0:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=HIGH_SPEED;
 80012d2:	4b0e      	ldr	r3, [pc, #56]	; (800130c <Car_Rotate_RightForward+0x54>)
 80012d4:	2263      	movs	r2, #99	; 0x63
 80012d6:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/

	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 80012d8:	2100      	movs	r1, #0
 80012da:	480d      	ldr	r0, [pc, #52]	; (8001310 <Car_Rotate_RightForward+0x58>)
 80012dc:	f004 fa68 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 80012e0:	2104      	movs	r1, #4
 80012e2:	480b      	ldr	r0, [pc, #44]	; (8001310 <Car_Rotate_RightForward+0x58>)
 80012e4:	f004 fa64 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 80012e8:	2108      	movs	r1, #8
 80012ea:	4809      	ldr	r0, [pc, #36]	; (8001310 <Car_Rotate_RightForward+0x58>)
 80012ec:	f004 fa60 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 80012f0:	210c      	movs	r1, #12
 80012f2:	4807      	ldr	r0, [pc, #28]	; (8001310 <Car_Rotate_RightForward+0x58>)
 80012f4:	f004 fa5c 	bl	80057b0 <HAL_TIM_PWM_Start>

	/*Making  motors rotate at opposite direction*/
		Motor1_Rotate_CW();
 80012f8:	f000 f886 	bl	8001408 <Motor1_Rotate_CW>
		Motor2_Rotate_CW();
 80012fc:	f000 f8a8 	bl	8001450 <Motor2_Rotate_CW>
		Motor3_Rotate_CW();
 8001300:	f000 f8c6 	bl	8001490 <Motor3_Rotate_CW>
		Motor4_Rotate_CW();
 8001304:	f000 f8e8 	bl	80014d8 <Motor4_Rotate_CW>



}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40000400 	.word	0x40000400
 8001310:	2000081c 	.word	0x2000081c

08001314 <Car_Rotate_LeftForward>:
void Car_Rotate_LeftForward(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0

	/*First Disabling the Four motors*/
	Motors_Disabling();
 8001318:	f000 f842 	bl	80013a0 <Motors_Disabling>

	/*Setting the PWM for both motors to high Speed & Starting the PWM generation on both motors*/
	/*Right motors rotate high speed and the Left with low speed*/
	/*Assigning the duty cycle*/

	PWM_Motor_1=HIGH_SPEED;
 800131c:	4b12      	ldr	r3, [pc, #72]	; (8001368 <Car_Rotate_LeftForward+0x54>)
 800131e:	2263      	movs	r2, #99	; 0x63
 8001320:	635a      	str	r2, [r3, #52]	; 0x34
	PWM_Motor_2=LOW_SPEED;
 8001322:	4b11      	ldr	r3, [pc, #68]	; (8001368 <Car_Rotate_LeftForward+0x54>)
 8001324:	2246      	movs	r2, #70	; 0x46
 8001326:	639a      	str	r2, [r3, #56]	; 0x38
	PWM_Motor_3=HIGH_SPEED;
 8001328:	4b0f      	ldr	r3, [pc, #60]	; (8001368 <Car_Rotate_LeftForward+0x54>)
 800132a:	2263      	movs	r2, #99	; 0x63
 800132c:	63da      	str	r2, [r3, #60]	; 0x3c
	PWM_Motor_4=LOW_SPEED;
 800132e:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <Car_Rotate_LeftForward+0x54>)
 8001330:	2246      	movs	r2, #70	; 0x46
 8001332:	641a      	str	r2, [r3, #64]	; 0x40

	/*Starting the generation*/

	HAL_TIM_PWM_Start(Motor1_Timer,Motor1_Channel);
 8001334:	2100      	movs	r1, #0
 8001336:	480d      	ldr	r0, [pc, #52]	; (800136c <Car_Rotate_LeftForward+0x58>)
 8001338:	f004 fa3a 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor2_Timer,Motor2_Channel);
 800133c:	2104      	movs	r1, #4
 800133e:	480b      	ldr	r0, [pc, #44]	; (800136c <Car_Rotate_LeftForward+0x58>)
 8001340:	f004 fa36 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor3_Timer,Motor3_Channel);
 8001344:	2108      	movs	r1, #8
 8001346:	4809      	ldr	r0, [pc, #36]	; (800136c <Car_Rotate_LeftForward+0x58>)
 8001348:	f004 fa32 	bl	80057b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Motor4_Timer,Motor4_Channel);
 800134c:	210c      	movs	r1, #12
 800134e:	4807      	ldr	r0, [pc, #28]	; (800136c <Car_Rotate_LeftForward+0x58>)
 8001350:	f004 fa2e 	bl	80057b0 <HAL_TIM_PWM_Start>

	/*Making  motors rotate at opposite direction*/
		Motor1_Rotate_CW();
 8001354:	f000 f858 	bl	8001408 <Motor1_Rotate_CW>
		Motor2_Rotate_CW();
 8001358:	f000 f87a 	bl	8001450 <Motor2_Rotate_CW>
		Motor3_Rotate_CW();
 800135c:	f000 f898 	bl	8001490 <Motor3_Rotate_CW>
		Motor4_Rotate_CW();
 8001360:	f000 f8ba 	bl	80014d8 <Motor4_Rotate_CW>




}
 8001364:	bf00      	nop
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40000400 	.word	0x40000400
 800136c:	2000081c 	.word	0x2000081c

08001370 <Car_Stop>:
void Car_Stop(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
    /*Stopping the PWM generation on both motors*/
	HAL_TIM_PWM_Stop(Motor1_Timer, Motor1_Channel);
 8001374:	2100      	movs	r1, #0
 8001376:	4809      	ldr	r0, [pc, #36]	; (800139c <Car_Stop+0x2c>)
 8001378:	f004 fae2 	bl	8005940 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(Motor2_Timer, Motor2_Channel);
 800137c:	2104      	movs	r1, #4
 800137e:	4807      	ldr	r0, [pc, #28]	; (800139c <Car_Stop+0x2c>)
 8001380:	f004 fade 	bl	8005940 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(Motor3_Timer, Motor3_Channel);
 8001384:	2108      	movs	r1, #8
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <Car_Stop+0x2c>)
 8001388:	f004 fada 	bl	8005940 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(Motor4_Timer, Motor4_Channel);
 800138c:	210c      	movs	r1, #12
 800138e:	4803      	ldr	r0, [pc, #12]	; (800139c <Car_Stop+0x2c>)
 8001390:	f004 fad6 	bl	8005940 <HAL_TIM_PWM_Stop>
	/*Disabling both motors*/
	Motors_Disabling();
 8001394:	f000 f804 	bl	80013a0 <Motors_Disabling>

}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000081c 	.word	0x2000081c

080013a0 <Motors_Disabling>:
static void Motors_Disabling(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor1_Port, IN1, GPIO_PIN_RESET);
 80013a4:	2200      	movs	r2, #0
 80013a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013aa:	4815      	ldr	r0, [pc, #84]	; (8001400 <Motors_Disabling+0x60>)
 80013ac:	f002 feda 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor1_Port, IN2, GPIO_PIN_RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013b6:	4812      	ldr	r0, [pc, #72]	; (8001400 <Motors_Disabling+0x60>)
 80013b8:	f002 fed4 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor2_Port, IN3, GPIO_PIN_RESET);
 80013bc:	2200      	movs	r2, #0
 80013be:	2104      	movs	r1, #4
 80013c0:	480f      	ldr	r0, [pc, #60]	; (8001400 <Motors_Disabling+0x60>)
 80013c2:	f002 fecf 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor2_Port, IN4, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2108      	movs	r1, #8
 80013ca:	480d      	ldr	r0, [pc, #52]	; (8001400 <Motors_Disabling+0x60>)
 80013cc:	f002 feca 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor3_Port, IN5, GPIO_PIN_RESET);
 80013d0:	2200      	movs	r2, #0
 80013d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013d6:	480a      	ldr	r0, [pc, #40]	; (8001400 <Motors_Disabling+0x60>)
 80013d8:	f002 fec4 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor3_Port, IN6, GPIO_PIN_RESET);
 80013dc:	2200      	movs	r2, #0
 80013de:	2110      	movs	r1, #16
 80013e0:	4807      	ldr	r0, [pc, #28]	; (8001400 <Motors_Disabling+0x60>)
 80013e2:	f002 febf 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor4_Port, IN7, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	2120      	movs	r1, #32
 80013ea:	4806      	ldr	r0, [pc, #24]	; (8001404 <Motors_Disabling+0x64>)
 80013ec:	f002 feba 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor4_Port, IN8, GPIO_PIN_RESET);
 80013f0:	2200      	movs	r2, #0
 80013f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013f6:	4803      	ldr	r0, [pc, #12]	; (8001404 <Motors_Disabling+0x64>)
 80013f8:	f002 feb4 	bl	8004164 <HAL_GPIO_WritePin>
}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40020800 	.word	0x40020800
 8001404:	40020400 	.word	0x40020400

08001408 <Motor1_Rotate_CW>:
 void Motor1_Rotate_CW(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(Motor1_Port,IN1, GPIO_PIN_SET);
 800140c:	2201      	movs	r2, #1
 800140e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001412:	4805      	ldr	r0, [pc, #20]	; (8001428 <Motor1_Rotate_CW+0x20>)
 8001414:	f002 fea6 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor1_Port,IN2, GPIO_PIN_RESET);
 8001418:	2200      	movs	r2, #0
 800141a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800141e:	4802      	ldr	r0, [pc, #8]	; (8001428 <Motor1_Rotate_CW+0x20>)
 8001420:	f002 fea0 	bl	8004164 <HAL_GPIO_WritePin>
}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40020800 	.word	0x40020800

0800142c <Motor1_Rotate_CCW>:
 void Motor1_Rotate_CCW(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor1_Port,IN1, GPIO_PIN_RESET);
 8001430:	2200      	movs	r2, #0
 8001432:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001436:	4805      	ldr	r0, [pc, #20]	; (800144c <Motor1_Rotate_CCW+0x20>)
 8001438:	f002 fe94 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor1_Port,IN2, GPIO_PIN_SET);
 800143c:	2201      	movs	r2, #1
 800143e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001442:	4802      	ldr	r0, [pc, #8]	; (800144c <Motor1_Rotate_CCW+0x20>)
 8001444:	f002 fe8e 	bl	8004164 <HAL_GPIO_WritePin>
}
 8001448:	bf00      	nop
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40020800 	.word	0x40020800

08001450 <Motor2_Rotate_CW>:
void Motor2_Rotate_CW(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(Motor2_Port,IN3, GPIO_PIN_SET);
 8001454:	2201      	movs	r2, #1
 8001456:	2104      	movs	r1, #4
 8001458:	4804      	ldr	r0, [pc, #16]	; (800146c <Motor2_Rotate_CW+0x1c>)
 800145a:	f002 fe83 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor2_Port,IN4, GPIO_PIN_RESET);
 800145e:	2200      	movs	r2, #0
 8001460:	2108      	movs	r1, #8
 8001462:	4802      	ldr	r0, [pc, #8]	; (800146c <Motor2_Rotate_CW+0x1c>)
 8001464:	f002 fe7e 	bl	8004164 <HAL_GPIO_WritePin>
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40020800 	.word	0x40020800

08001470 <Motor2_Rotate_CCW>:
void Motor2_Rotate_CCW(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor2_Port,IN3, GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	2104      	movs	r1, #4
 8001478:	4804      	ldr	r0, [pc, #16]	; (800148c <Motor2_Rotate_CCW+0x1c>)
 800147a:	f002 fe73 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor2_Port,IN4, GPIO_PIN_SET);
 800147e:	2201      	movs	r2, #1
 8001480:	2108      	movs	r1, #8
 8001482:	4802      	ldr	r0, [pc, #8]	; (800148c <Motor2_Rotate_CCW+0x1c>)
 8001484:	f002 fe6e 	bl	8004164 <HAL_GPIO_WritePin>
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40020800 	.word	0x40020800

08001490 <Motor3_Rotate_CW>:




 void Motor3_Rotate_CW(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(Motor3_Port,IN5, GPIO_PIN_RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800149a:	4805      	ldr	r0, [pc, #20]	; (80014b0 <Motor3_Rotate_CW+0x20>)
 800149c:	f002 fe62 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor3_Port,IN6, GPIO_PIN_SET);
 80014a0:	2201      	movs	r2, #1
 80014a2:	2110      	movs	r1, #16
 80014a4:	4802      	ldr	r0, [pc, #8]	; (80014b0 <Motor3_Rotate_CW+0x20>)
 80014a6:	f002 fe5d 	bl	8004164 <HAL_GPIO_WritePin>
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40020800 	.word	0x40020800

080014b4 <Motor3_Rotate_CCW>:
 void Motor3_Rotate_CCW(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor3_Port,IN5, GPIO_PIN_SET);
 80014b8:	2201      	movs	r2, #1
 80014ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014be:	4805      	ldr	r0, [pc, #20]	; (80014d4 <Motor3_Rotate_CCW+0x20>)
 80014c0:	f002 fe50 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor3_Port,IN6, GPIO_PIN_RESET);
 80014c4:	2200      	movs	r2, #0
 80014c6:	2110      	movs	r1, #16
 80014c8:	4802      	ldr	r0, [pc, #8]	; (80014d4 <Motor3_Rotate_CCW+0x20>)
 80014ca:	f002 fe4b 	bl	8004164 <HAL_GPIO_WritePin>
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40020800 	.word	0x40020800

080014d8 <Motor4_Rotate_CW>:



 void Motor4_Rotate_CW(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(Motor4_Port,IN7, GPIO_PIN_RESET);
 80014dc:	2200      	movs	r2, #0
 80014de:	2120      	movs	r1, #32
 80014e0:	4805      	ldr	r0, [pc, #20]	; (80014f8 <Motor4_Rotate_CW+0x20>)
 80014e2:	f002 fe3f 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor4_Port,IN8, GPIO_PIN_SET);
 80014e6:	2201      	movs	r2, #1
 80014e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014ec:	4802      	ldr	r0, [pc, #8]	; (80014f8 <Motor4_Rotate_CW+0x20>)
 80014ee:	f002 fe39 	bl	8004164 <HAL_GPIO_WritePin>
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40020400 	.word	0x40020400

080014fc <Motor4_Rotate_CCW>:
 void Motor4_Rotate_CCW(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor4_Port,IN7, GPIO_PIN_SET);
 8001500:	2201      	movs	r2, #1
 8001502:	2120      	movs	r1, #32
 8001504:	4805      	ldr	r0, [pc, #20]	; (800151c <Motor4_Rotate_CCW+0x20>)
 8001506:	f002 fe2d 	bl	8004164 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Motor4_Port,IN8, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001510:	4802      	ldr	r0, [pc, #8]	; (800151c <Motor4_Rotate_CCW+0x20>)
 8001512:	f002 fe27 	bl	8004164 <HAL_GPIO_WritePin>
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40020400 	.word	0x40020400

08001520 <GPS_voidInit>:
/*This is the object of our struct*/
GPS_Data_t GPS_Data;

/*Waits till the gps gets right information and its done*/
void GPS_voidInit(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
	/*Ringbuffer initialization*/
	Ringbuf_init();
 8001524:	f000 ff5e 	bl	80023e4 <Ringbuf_init>
	HAL_Delay(500);
 8001528:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800152c:	f002 faee 	bl	8003b0c <HAL_Delay>

	/*LCD initializing*/
	LCD_voidInit();
 8001530:	f000 f97a 	bl	8001828 <LCD_voidInit>

	/*Writing on LCD that the gps still warming up*/
	LCD_voidSetPositionXY(0,2);
 8001534:	2102      	movs	r1, #2
 8001536:	2000      	movs	r0, #0
 8001538:	f000 fa20 	bl	800197c <LCD_voidSetPositionXY>
	LCD_voidSendString("Waiting for GPS");
 800153c:	481d      	ldr	r0, [pc, #116]	; (80015b4 <GPS_voidInit+0x94>)
 800153e:	f000 fa01 	bl	8001944 <LCD_voidSendString>

	/*waiting till the GGA data is valid*/
	while(flagGGA!=Valid_Data)
 8001542:	e017      	b.n	8001574 <GPS_voidInit+0x54>
	{
		if (Wait_for("GGA") == 1)
 8001544:	481c      	ldr	r0, [pc, #112]	; (80015b8 <GPS_voidInit+0x98>)
 8001546:	f001 f87d 	bl	8002644 <Wait_for>
 800154a:	4603      	mov	r3, r0
 800154c:	2b01      	cmp	r3, #1
 800154e:	d111      	bne.n	8001574 <GPS_voidInit+0x54>
		{
			Copy_upto("*", GGA);
 8001550:	491a      	ldr	r1, [pc, #104]	; (80015bc <GPS_voidInit+0x9c>)
 8001552:	481b      	ldr	r0, [pc, #108]	; (80015c0 <GPS_voidInit+0xa0>)
 8001554:	f000 fff6 	bl	8002544 <Copy_upto>
			if (decodeGGA(GGA, &GPS_NMEA_DATA.ggastruct) == 0) flagGGA = Valid_Data;  // 2 indicates the data is valid
 8001558:	491a      	ldr	r1, [pc, #104]	; (80015c4 <GPS_voidInit+0xa4>)
 800155a:	4818      	ldr	r0, [pc, #96]	; (80015bc <GPS_voidInit+0x9c>)
 800155c:	f000 fa90 	bl	8001a80 <decodeGGA>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d103      	bne.n	800156e <GPS_voidInit+0x4e>
 8001566:	4b18      	ldr	r3, [pc, #96]	; (80015c8 <GPS_voidInit+0xa8>)
 8001568:	2202      	movs	r2, #2
 800156a:	701a      	strb	r2, [r3, #0]
 800156c:	e002      	b.n	8001574 <GPS_voidInit+0x54>
			else flagGGA = unValid_Data;  // 1 indicates the data is invalid
 800156e:	4b16      	ldr	r3, [pc, #88]	; (80015c8 <GPS_voidInit+0xa8>)
 8001570:	2201      	movs	r2, #1
 8001572:	701a      	strb	r2, [r3, #0]
	while(flagGGA!=Valid_Data)
 8001574:	4b14      	ldr	r3, [pc, #80]	; (80015c8 <GPS_voidInit+0xa8>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b02      	cmp	r3, #2
 800157a:	d1e3      	bne.n	8001544 <GPS_voidInit+0x24>
		}
	}

	/*Clearing the LCD and telling the user to start the project */
	LCD_voidClearDisplay();
 800157c:	f000 fa44 	bl	8001a08 <LCD_voidClearDisplay>
	LCD_voidSetPositionXY(0,4);
 8001580:	2104      	movs	r1, #4
 8001582:	2000      	movs	r0, #0
 8001584:	f000 f9fa 	bl	800197c <LCD_voidSetPositionXY>
	LCD_voidSendString("GPS is done");
 8001588:	4810      	ldr	r0, [pc, #64]	; (80015cc <GPS_voidInit+0xac>)
 800158a:	f000 f9db 	bl	8001944 <LCD_voidSendString>
	LCD_voidSetPositionXY(1,4);
 800158e:	2104      	movs	r1, #4
 8001590:	2001      	movs	r0, #1
 8001592:	f000 f9f3 	bl	800197c <LCD_voidSetPositionXY>
	LCD_voidSendString("good 2 go");
 8001596:	480e      	ldr	r0, [pc, #56]	; (80015d0 <GPS_voidInit+0xb0>)
 8001598:	f000 f9d4 	bl	8001944 <LCD_voidSendString>

	/*Clearing the flag*/
	flagGGA=0;
 800159c:	4b0a      	ldr	r3, [pc, #40]	; (80015c8 <GPS_voidInit+0xa8>)
 800159e:	2200      	movs	r2, #0
 80015a0:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1000);
 80015a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015a6:	f002 fab1 	bl	8003b0c <HAL_Delay>

	/*Clearing the LCD*/
	LCD_voidClearDisplay();
 80015aa:	f000 fa2d 	bl	8001a08 <LCD_voidClearDisplay>

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	0800f7e8 	.word	0x0800f7e8
 80015b8:	0800f7f8 	.word	0x0800f7f8
 80015bc:	20000224 	.word	0x20000224
 80015c0:	0800f7fc 	.word	0x0800f7fc
 80015c4:	20000288 	.word	0x20000288
 80015c8:	200002e8 	.word	0x200002e8
 80015cc:	0800f800 	.word	0x0800f800
 80015d0:	0800f80c 	.word	0x0800f80c

080015d4 <GPS_uint8DecodeGGAData>:
/*Decode the message and puts the important information in the global variables
 * like: longitude, latitude, North/south , East/west*/

/*Returns 1 in success and 2 if the decoding process failed*/
uint8_t GPS_uint8DecodeGGAData()
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
	uint8_t Local_uint8ErrorCode=0;
 80015da:	2300      	movs	r3, #0
 80015dc:	71fb      	strb	r3, [r7, #7]

	if (Wait_for("GGA") == 1)
 80015de:	4825      	ldr	r0, [pc, #148]	; (8001674 <GPS_uint8DecodeGGAData+0xa0>)
 80015e0:	f001 f830 	bl	8002644 <Wait_for>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d111      	bne.n	800160e <GPS_uint8DecodeGGAData+0x3a>
	{
		Copy_upto("*", GGA);
 80015ea:	4923      	ldr	r1, [pc, #140]	; (8001678 <GPS_uint8DecodeGGAData+0xa4>)
 80015ec:	4823      	ldr	r0, [pc, #140]	; (800167c <GPS_uint8DecodeGGAData+0xa8>)
 80015ee:	f000 ffa9 	bl	8002544 <Copy_upto>
		if (decodeGGA(GGA, &GPS_NMEA_DATA.ggastruct) == 0) flagGGA = Valid_Data;  // 2 indicates the data is valid
 80015f2:	4923      	ldr	r1, [pc, #140]	; (8001680 <GPS_uint8DecodeGGAData+0xac>)
 80015f4:	4820      	ldr	r0, [pc, #128]	; (8001678 <GPS_uint8DecodeGGAData+0xa4>)
 80015f6:	f000 fa43 	bl	8001a80 <decodeGGA>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d103      	bne.n	8001608 <GPS_uint8DecodeGGAData+0x34>
 8001600:	4b20      	ldr	r3, [pc, #128]	; (8001684 <GPS_uint8DecodeGGAData+0xb0>)
 8001602:	2202      	movs	r2, #2
 8001604:	701a      	strb	r2, [r3, #0]
 8001606:	e002      	b.n	800160e <GPS_uint8DecodeGGAData+0x3a>
		else flagGGA = unValid_Data;  // 1 indicates the data is invalid
 8001608:	4b1e      	ldr	r3, [pc, #120]	; (8001684 <GPS_uint8DecodeGGAData+0xb0>)
 800160a:	2201      	movs	r2, #1
 800160c:	701a      	strb	r2, [r3, #0]
	}

	if(flagGGA==Valid_Data)
 800160e:	4b1d      	ldr	r3, [pc, #116]	; (8001684 <GPS_uint8DecodeGGAData+0xb0>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b02      	cmp	r3, #2
 8001614:	d11e      	bne.n	8001654 <GPS_uint8DecodeGGAData+0x80>
	{
		Local_uint8ErrorCode=Decode_Success;
 8001616:	2301      	movs	r3, #1
 8001618:	71fb      	strb	r3, [r7, #7]
		GPS_Data.Latitude  = GPS_NMEA_DATA.ggastruct.lcation.latitude;
 800161a:	4b19      	ldr	r3, [pc, #100]	; (8001680 <GPS_uint8DecodeGGAData+0xac>)
 800161c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	f7ff fb50 	bl	8000cc8 <__aeabi_d2f>
 8001628:	4603      	mov	r3, r0
 800162a:	4a17      	ldr	r2, [pc, #92]	; (8001688 <GPS_uint8DecodeGGAData+0xb4>)
 800162c:	6013      	str	r3, [r2, #0]
		GPS_Data.Longitude = GPS_NMEA_DATA.ggastruct.lcation.longitude;
 800162e:	4b14      	ldr	r3, [pc, #80]	; (8001680 <GPS_uint8DecodeGGAData+0xac>)
 8001630:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001634:	4610      	mov	r0, r2
 8001636:	4619      	mov	r1, r3
 8001638:	f7ff fb46 	bl	8000cc8 <__aeabi_d2f>
 800163c:	4603      	mov	r3, r0
 800163e:	4a12      	ldr	r2, [pc, #72]	; (8001688 <GPS_uint8DecodeGGAData+0xb4>)
 8001640:	6053      	str	r3, [r2, #4]

		GPS_Data.East_West = GPS_NMEA_DATA.ggastruct.lcation.EW;
 8001642:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <GPS_uint8DecodeGGAData+0xac>)
 8001644:	7e1a      	ldrb	r2, [r3, #24]
 8001646:	4b10      	ldr	r3, [pc, #64]	; (8001688 <GPS_uint8DecodeGGAData+0xb4>)
 8001648:	721a      	strb	r2, [r3, #8]
		GPS_Data.North_South = GPS_NMEA_DATA.ggastruct.lcation.NS;
 800164a:	4b0d      	ldr	r3, [pc, #52]	; (8001680 <GPS_uint8DecodeGGAData+0xac>)
 800164c:	7a1a      	ldrb	r2, [r3, #8]
 800164e:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <GPS_uint8DecodeGGAData+0xb4>)
 8001650:	725a      	strb	r2, [r3, #9]
 8001652:	e00a      	b.n	800166a <GPS_uint8DecodeGGAData+0x96>
	}
	else
	{
		Local_uint8ErrorCode=Decode_Failed;
 8001654:	2302      	movs	r3, #2
 8001656:	71fb      	strb	r3, [r7, #7]
		/*When the decoding is unsuccessful, you shouldnot print on the LCD,
		 * you will know when the flag is = 2*/
		LCD_voidClearDisplay();
 8001658:	f000 f9d6 	bl	8001a08 <LCD_voidClearDisplay>
		LCD_voidSetPositionXY(2,2);
 800165c:	2102      	movs	r1, #2
 800165e:	2002      	movs	r0, #2
 8001660:	f000 f98c 	bl	800197c <LCD_voidSetPositionXY>
		LCD_voidSendString("GPS decode fail");
 8001664:	4809      	ldr	r0, [pc, #36]	; (800168c <GPS_uint8DecodeGGAData+0xb8>)
 8001666:	f000 f96d 	bl	8001944 <LCD_voidSendString>
	}


	return Local_uint8ErrorCode;
 800166a:	79fb      	ldrb	r3, [r7, #7]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	0800f7f8 	.word	0x0800f7f8
 8001678:	20000224 	.word	0x20000224
 800167c:	0800f7fc 	.word	0x0800f7fc
 8001680:	20000288 	.word	0x20000288
 8001684:	200002e8 	.word	0x200002e8
 8001688:	200002ec 	.word	0x200002ec
 800168c:	0800f818 	.word	0x0800f818

08001690 <LCD_HighLightIntensity_Warning>:
/***************************************Static Functions Definition***********************************************/
static void LCD_Print_WarningSign(void);


void LCD_HighLightIntensity_Warning()
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0

	/*Printing the warning sign*/
	LCD_Print_WarningSign();
 8001694:	f000 f814 	bl	80016c0 <LCD_Print_WarningSign>

	/*Printing the warning message to the driver*/
	LCD_voidSetPositionXY(1,0);
 8001698:	2100      	movs	r1, #0
 800169a:	2001      	movs	r0, #1
 800169c:	f000 f96e 	bl	800197c <LCD_voidSetPositionXY>
	LCD_voidSendString("Dim your");
 80016a0:	4805      	ldr	r0, [pc, #20]	; (80016b8 <LCD_HighLightIntensity_Warning+0x28>)
 80016a2:	f000 f94f 	bl	8001944 <LCD_voidSendString>

	LCD_voidSetPositionXY(2,0);
 80016a6:	2100      	movs	r1, #0
 80016a8:	2002      	movs	r0, #2
 80016aa:	f000 f967 	bl	800197c <LCD_voidSetPositionXY>
	LCD_voidSendString("Light ASAP!");
 80016ae:	4803      	ldr	r0, [pc, #12]	; (80016bc <LCD_HighLightIntensity_Warning+0x2c>)
 80016b0:	f000 f948 	bl	8001944 <LCD_voidSendString>

}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	0800f848 	.word	0x0800f848
 80016bc:	0800f854 	.word	0x0800f854

080016c0 <LCD_Print_WarningSign>:
	LCD_voidSendString("Slow Down");


}
static void LCD_Print_WarningSign(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b096      	sub	sp, #88	; 0x58
 80016c4:	af00      	add	r7, sp, #0
	/*Saving the elemetents of each block of the LCD in multiple arrays to be sent to the special charachter function*/

	uint8_t LCD_R1_C16_Array[8] =
 80016c6:	4a4e      	ldr	r2, [pc, #312]	; (8001800 <LCD_Print_WarningSign+0x140>)
 80016c8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016d0:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00001110,
			0b00001110,
			0b00001110
	};
	uint8_t LCD_R1_C15_Array[8] =
 80016d4:	4a4b      	ldr	r2, [pc, #300]	; (8001804 <LCD_Print_WarningSign+0x144>)
 80016d6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016de:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00001000,
			0b00010000,
			0b00000000
	};

	uint8_t LCD_R1_C14_Array[8] =
 80016e2:	4a49      	ldr	r2, [pc, #292]	; (8001808 <LCD_Print_WarningSign+0x148>)
 80016e4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016ec:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00000001
	};
	uint8_t LCD_R1_C18_Array[8] =
 80016f0:	4a46      	ldr	r2, [pc, #280]	; (800180c <LCD_Print_WarningSign+0x14c>)
 80016f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016fa:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00010000
	};
	uint8_t LCD_R2_C14_Array[8] =
 80016fe:	4a44      	ldr	r2, [pc, #272]	; (8001810 <LCD_Print_WarningSign+0x150>)
 8001700:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001704:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001708:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00011111
	};

	uint8_t LCD_R2_C18_Array[8] =
 800170c:	4a41      	ldr	r2, [pc, #260]	; (8001814 <LCD_Print_WarningSign+0x154>)
 800170e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001712:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001716:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C13_Array[8] =
 800171a:	4a3f      	ldr	r2, [pc, #252]	; (8001818 <LCD_Print_WarningSign+0x158>)
 800171c:	f107 0320 	add.w	r3, r7, #32
 8001720:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001724:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000010,
			0b00000100,
			0b00001000,
			0b00011111
	};
	uint8_t LCD_R2_C19_Array[8] =
 8001728:	4a3c      	ldr	r2, [pc, #240]	; (800181c <LCD_Print_WarningSign+0x15c>)
 800172a:	f107 0318 	add.w	r3, r7, #24
 800172e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001732:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00001000,
			0b00000100,
			0b00000010,
			0b00011111
	};
	uint8_t LCD_R2_C15_Array[8] =
 8001736:	4a3a      	ldr	r2, [pc, #232]	; (8001820 <LCD_Print_WarningSign+0x160>)
 8001738:	f107 0310 	add.w	r3, r7, #16
 800173c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001740:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C17_Array[8] =
 8001744:	4a36      	ldr	r2, [pc, #216]	; (8001820 <LCD_Print_WarningSign+0x160>)
 8001746:	f107 0308 	add.w	r3, r7, #8
 800174a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800174e:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00000000,
			0b00011111
	};
	uint8_t LCD_R2_C16_Array[8] =
 8001752:	4a34      	ldr	r2, [pc, #208]	; (8001824 <LCD_Print_WarningSign+0x164>)
 8001754:	463b      	mov	r3, r7
 8001756:	e892 0003 	ldmia.w	r2, {r0, r1}
 800175a:	e883 0003 	stmia.w	r3, {r0, r1}
			0b00000000,
			0b00000000,
			0b00011111
	};

	LCD_voidDrawSpecialCharachter(&LCD_R1_C14_Array, 0, 1, 14);
 800175e:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8001762:	230e      	movs	r3, #14
 8001764:	2201      	movs	r2, #1
 8001766:	2100      	movs	r1, #0
 8001768:	f000 f955 	bl	8001a16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R1_C15_Array, 0, 1, 15);
 800176c:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001770:	230f      	movs	r3, #15
 8001772:	2201      	movs	r2, #1
 8001774:	2100      	movs	r1, #0
 8001776:	f000 f94e 	bl	8001a16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R1_C16_Array, 0, 1, 16);
 800177a:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800177e:	2310      	movs	r3, #16
 8001780:	2201      	movs	r2, #1
 8001782:	2100      	movs	r1, #0
 8001784:	f000 f947 	bl	8001a16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R1_C18_Array, 0, 1, 18);
 8001788:	f107 0038 	add.w	r0, r7, #56	; 0x38
 800178c:	2312      	movs	r3, #18
 800178e:	2201      	movs	r2, #1
 8001790:	2100      	movs	r1, #0
 8001792:	f000 f940 	bl	8001a16 <LCD_voidDrawSpecialCharachter>

	LCD_voidDrawSpecialCharachter(&LCD_R2_C13_Array, 0, 2, 13);
 8001796:	f107 0020 	add.w	r0, r7, #32
 800179a:	230d      	movs	r3, #13
 800179c:	2202      	movs	r2, #2
 800179e:	2100      	movs	r1, #0
 80017a0:	f000 f939 	bl	8001a16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C14_Array, 0, 2, 14);
 80017a4:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80017a8:	230e      	movs	r3, #14
 80017aa:	2202      	movs	r2, #2
 80017ac:	2100      	movs	r1, #0
 80017ae:	f000 f932 	bl	8001a16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C15_Array, 0, 2, 15);
 80017b2:	f107 0010 	add.w	r0, r7, #16
 80017b6:	230f      	movs	r3, #15
 80017b8:	2202      	movs	r2, #2
 80017ba:	2100      	movs	r1, #0
 80017bc:	f000 f92b 	bl	8001a16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C16_Array, 0, 2, 16);
 80017c0:	4638      	mov	r0, r7
 80017c2:	2310      	movs	r3, #16
 80017c4:	2202      	movs	r2, #2
 80017c6:	2100      	movs	r1, #0
 80017c8:	f000 f925 	bl	8001a16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C17_Array, 0, 2, 17);
 80017cc:	f107 0008 	add.w	r0, r7, #8
 80017d0:	2311      	movs	r3, #17
 80017d2:	2202      	movs	r2, #2
 80017d4:	2100      	movs	r1, #0
 80017d6:	f000 f91e 	bl	8001a16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C18_Array, 0, 2, 18);
 80017da:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80017de:	2312      	movs	r3, #18
 80017e0:	2202      	movs	r2, #2
 80017e2:	2100      	movs	r1, #0
 80017e4:	f000 f917 	bl	8001a16 <LCD_voidDrawSpecialCharachter>
	LCD_voidDrawSpecialCharachter(&LCD_R2_C19_Array, 0, 2, 19);
 80017e8:	f107 0018 	add.w	r0, r7, #24
 80017ec:	2313      	movs	r3, #19
 80017ee:	2202      	movs	r2, #2
 80017f0:	2100      	movs	r1, #0
 80017f2:	f000 f910 	bl	8001a16 <LCD_voidDrawSpecialCharachter>



}
 80017f6:	bf00      	nop
 80017f8:	3758      	adds	r7, #88	; 0x58
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	0800f894 	.word	0x0800f894
 8001804:	0800f89c 	.word	0x0800f89c
 8001808:	0800f8a4 	.word	0x0800f8a4
 800180c:	0800f8ac 	.word	0x0800f8ac
 8001810:	0800f8b4 	.word	0x0800f8b4
 8001814:	0800f8bc 	.word	0x0800f8bc
 8001818:	0800f8c4 	.word	0x0800f8c4
 800181c:	0800f8cc 	.word	0x0800f8cc
 8001820:	0800f8d4 	.word	0x0800f8d4
 8001824:	0800f8dc 	.word	0x0800f8dc

08001828 <LCD_voidInit>:
#define LCD_SLAVE_ADDRESS 0b01001110

extern I2C_HandleTypeDef hi2c1;

void LCD_voidInit(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
	/*Setting 4 bits interface(Twice as the datasheet specefies)*/
	LCD_voidSendCommand(0b00110011);
 800182c:	2033      	movs	r0, #51	; 0x33
 800182e:	f000 f829 	bl	8001884 <LCD_voidSendCommand>
	LCD_voidSendCommand(0b00110010);
 8001832:	2032      	movs	r0, #50	; 0x32
 8001834:	f000 f826 	bl	8001884 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001838:	2032      	movs	r0, #50	; 0x32
 800183a:	f002 f967 	bl	8003b0c <HAL_Delay>
	/*Setting the LCD Function*/
	LCD_voidSendCommand(0b00101000);
 800183e:	2028      	movs	r0, #40	; 0x28
 8001840:	f000 f820 	bl	8001884 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001844:	2032      	movs	r0, #50	; 0x32
 8001846:	f002 f961 	bl	8003b0c <HAL_Delay>
	/*Clearing the display*/
	LCD_voidSendCommand(0b00000001);
 800184a:	2001      	movs	r0, #1
 800184c:	f000 f81a 	bl	8001884 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001850:	2032      	movs	r0, #50	; 0x32
 8001852:	f002 f95b 	bl	8003b0c <HAL_Delay>
	/*Set the entry mode*/
	LCD_voidSendCommand(0b00000110);
 8001856:	2006      	movs	r0, #6
 8001858:	f000 f814 	bl	8001884 <LCD_voidSendCommand>
	HAL_Delay(50);
 800185c:	2032      	movs	r0, #50	; 0x32
 800185e:	f002 f955 	bl	8003b0c <HAL_Delay>
	/*Set the display to on*/
	LCD_voidSendCommand(0b00001100);
 8001862:	200c      	movs	r0, #12
 8001864:	f000 f80e 	bl	8001884 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001868:	2032      	movs	r0, #50	; 0x32
 800186a:	f002 f94f 	bl	8003b0c <HAL_Delay>
	/*Set the cursor to home */
	LCD_voidSendCommand(0b00000010);
 800186e:	2002      	movs	r0, #2
 8001870:	f000 f808 	bl	8001884 <LCD_voidSendCommand>
	HAL_Delay(50);
 8001874:	2032      	movs	r0, #50	; 0x32
 8001876:	f002 f949 	bl	8003b0c <HAL_Delay>
	/*and the Data address to 0*/
	LCD_voidSendCommand(0b10000000);
 800187a:	2080      	movs	r0, #128	; 0x80
 800187c:	f000 f802 	bl	8001884 <LCD_voidSendCommand>

}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}

08001884 <LCD_voidSendCommand>:
void LCD_voidSendCommand(uint8_t Copy_uint8Command)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af02      	add	r7, sp, #8
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
 *
 *
 * 0b00000001 --> DataU --> 0b000000000-->0b00000001100
 *
 * */
	Local_uint8Local_uint8DataU=(Copy_uint8Command&0b11110000);
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	f023 030f 	bic.w	r3, r3, #15
 8001894:	73fb      	strb	r3, [r7, #15]
	Local_uint8Local_uint8DataL=((Copy_uint8Command<<4)&0b11110000);
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	011b      	lsls	r3, r3, #4
 800189a:	73bb      	strb	r3, [r7, #14]

	Local_uint8Local_uint8DataT[0]=Local_uint8Local_uint8DataU|0b00001100; //EN=1 RS=0
 800189c:	7bfb      	ldrb	r3, [r7, #15]
 800189e:	f043 030c 	orr.w	r3, r3, #12
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	723b      	strb	r3, [r7, #8]
	Local_uint8Local_uint8DataT[1]=Local_uint8Local_uint8DataU|0b00001000; //EN=0 RS=0
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	f043 0308 	orr.w	r3, r3, #8
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	727b      	strb	r3, [r7, #9]
	Local_uint8Local_uint8DataT[2]=Local_uint8Local_uint8DataL|0b00001100; //EN=1 RS=0
 80018b0:	7bbb      	ldrb	r3, [r7, #14]
 80018b2:	f043 030c 	orr.w	r3, r3, #12
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	72bb      	strb	r3, [r7, #10]
	Local_uint8Local_uint8DataT[3]=Local_uint8Local_uint8DataL|0b00001000; //EN=0 RS=0
 80018ba:	7bbb      	ldrb	r3, [r7, #14]
 80018bc:	f043 0308 	orr.w	r3, r3, #8
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(&hi2c1, LCD_SLAVE_ADDRESS,(uint8_t*)Local_uint8Local_uint8DataT , 4, 100);
 80018c4:	f107 0208 	add.w	r2, r7, #8
 80018c8:	2364      	movs	r3, #100	; 0x64
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	2304      	movs	r3, #4
 80018ce:	214e      	movs	r1, #78	; 0x4e
 80018d0:	4803      	ldr	r0, [pc, #12]	; (80018e0 <LCD_voidSendCommand+0x5c>)
 80018d2:	f002 fda5 	bl	8004420 <HAL_I2C_Master_Transmit>
}
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	2000072c 	.word	0x2000072c

080018e4 <LCD_voidSendCharachter>:

void LCD_voidSendCharachter(uint8_t Copy_uint8Charachter)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af02      	add	r7, sp, #8
 80018ea:	4603      	mov	r3, r0
 80018ec:	71fb      	strb	r3, [r7, #7]
	uint8_t Local_uint8Local_uint8DataU,Local_uint8Local_uint8DataL;
	uint8_t Local_uint8Local_uint8DataT[4];
	Local_uint8Local_uint8DataU=(Copy_uint8Charachter&0b11110000);
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	f023 030f 	bic.w	r3, r3, #15
 80018f4:	73fb      	strb	r3, [r7, #15]
	Local_uint8Local_uint8DataL=((Copy_uint8Charachter<<4)&0b11110000);
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	011b      	lsls	r3, r3, #4
 80018fa:	73bb      	strb	r3, [r7, #14]

	Local_uint8Local_uint8DataT[0]=Local_uint8Local_uint8DataU|0b00001101; //EN=1 RS=0
 80018fc:	7bfb      	ldrb	r3, [r7, #15]
 80018fe:	f043 030d 	orr.w	r3, r3, #13
 8001902:	b2db      	uxtb	r3, r3
 8001904:	723b      	strb	r3, [r7, #8]
	Local_uint8Local_uint8DataT[1]=Local_uint8Local_uint8DataU|0b00001001; //EN=0 RS=0
 8001906:	7bfb      	ldrb	r3, [r7, #15]
 8001908:	f043 0309 	orr.w	r3, r3, #9
 800190c:	b2db      	uxtb	r3, r3
 800190e:	727b      	strb	r3, [r7, #9]
	Local_uint8Local_uint8DataT[2]=Local_uint8Local_uint8DataL|0b00001101; //EN=1 RS=0
 8001910:	7bbb      	ldrb	r3, [r7, #14]
 8001912:	f043 030d 	orr.w	r3, r3, #13
 8001916:	b2db      	uxtb	r3, r3
 8001918:	72bb      	strb	r3, [r7, #10]
	Local_uint8Local_uint8DataT[3]=Local_uint8Local_uint8DataL|0b00001001; //EN=0 RS=0
 800191a:	7bbb      	ldrb	r3, [r7, #14]
 800191c:	f043 0309 	orr.w	r3, r3, #9
 8001920:	b2db      	uxtb	r3, r3
 8001922:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, LCD_SLAVE_ADDRESS,(uint8_t*)Local_uint8Local_uint8DataT , 4, 100);
 8001924:	f107 0208 	add.w	r2, r7, #8
 8001928:	2364      	movs	r3, #100	; 0x64
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	2304      	movs	r3, #4
 800192e:	214e      	movs	r1, #78	; 0x4e
 8001930:	4803      	ldr	r0, [pc, #12]	; (8001940 <LCD_voidSendCharachter+0x5c>)
 8001932:	f002 fd75 	bl	8004420 <HAL_I2C_Master_Transmit>

}
 8001936:	bf00      	nop
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	2000072c 	.word	0x2000072c

08001944 <LCD_voidSendString>:

void LCD_voidSendString (uint8_t *Copy_pu8StringOfCharachters)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
	uint8_t Local_uint8Counter=0;
 800194c:	2300      	movs	r3, #0
 800194e:	73fb      	strb	r3, [r7, #15]
	while(Copy_pu8StringOfCharachters[Local_uint8Counter] !='\0')
 8001950:	e009      	b.n	8001966 <LCD_voidSendString+0x22>
	{
		LCD_voidSendCharachter(Copy_pu8StringOfCharachters[Local_uint8Counter]);
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	4413      	add	r3, r2
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff ffc2 	bl	80018e4 <LCD_voidSendCharachter>
		Local_uint8Counter++;
 8001960:	7bfb      	ldrb	r3, [r7, #15]
 8001962:	3301      	adds	r3, #1
 8001964:	73fb      	strb	r3, [r7, #15]
	while(Copy_pu8StringOfCharachters[Local_uint8Counter] !='\0')
 8001966:	7bfb      	ldrb	r3, [r7, #15]
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	4413      	add	r3, r2
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1ef      	bne.n	8001952 <LCD_voidSendString+0xe>
	}


}
 8001972:	bf00      	nop
 8001974:	bf00      	nop
 8001976:	3710      	adds	r7, #16
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <LCD_voidSetPositionXY>:
void LCD_voidSetPositionXY(uint8_t Copy_uint8Row,uint8_t Copy_uint8Column)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	460a      	mov	r2, r1
 8001986:	71fb      	strb	r3, [r7, #7]
 8001988:	4613      	mov	r3, r2
 800198a:	71bb      	strb	r3, [r7, #6]
	//1,add,add,add,add,add,add,add,0,0
	uint8_t Local_uint8PositionAddress = 0b10000000;
 800198c:	2380      	movs	r3, #128	; 0x80
 800198e:	73fb      	strb	r3, [r7, #15]
	switch(Copy_uint8Row){
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	2b03      	cmp	r3, #3
 8001994:	d82d      	bhi.n	80019f2 <LCD_voidSetPositionXY+0x76>
 8001996:	a201      	add	r2, pc, #4	; (adr r2, 800199c <LCD_voidSetPositionXY+0x20>)
 8001998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800199c:	080019ad 	.word	0x080019ad
 80019a0:	080019b7 	.word	0x080019b7
 80019a4:	080019cb 	.word	0x080019cb
 80019a8:	080019df 	.word	0x080019df
	case 0:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 0);
 80019ac:	7bfa      	ldrb	r2, [r7, #15]
 80019ae:	79bb      	ldrb	r3, [r7, #6]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	73fb      	strb	r3, [r7, #15]
		break;
 80019b4:	e01d      	b.n	80019f2 <LCD_voidSetPositionXY+0x76>
	case 1:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 64);
 80019b6:	79bb      	ldrb	r3, [r7, #6]
 80019b8:	3340      	adds	r3, #64	; 0x40
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	b25a      	sxtb	r2, r3
 80019be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	b25b      	sxtb	r3, r3
 80019c6:	73fb      	strb	r3, [r7, #15]
		break;
 80019c8:	e013      	b.n	80019f2 <LCD_voidSetPositionXY+0x76>
	case 2:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 20);
 80019ca:	79bb      	ldrb	r3, [r7, #6]
 80019cc:	3314      	adds	r3, #20
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	b25a      	sxtb	r2, r3
 80019d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	b25b      	sxtb	r3, r3
 80019da:	73fb      	strb	r3, [r7, #15]
		break;
 80019dc:	e009      	b.n	80019f2 <LCD_voidSetPositionXY+0x76>
	case 3:
		Local_uint8PositionAddress = Local_uint8PositionAddress | (Copy_uint8Column + 84);
 80019de:	79bb      	ldrb	r3, [r7, #6]
 80019e0:	3354      	adds	r3, #84	; 0x54
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	b25a      	sxtb	r2, r3
 80019e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	b25b      	sxtb	r3, r3
 80019ee:	73fb      	strb	r3, [r7, #15]
		break;
 80019f0:	bf00      	nop
	}
		LCD_voidSendCommand(Local_uint8PositionAddress);
 80019f2:	7bfb      	ldrb	r3, [r7, #15]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff45 	bl	8001884 <LCD_voidSendCommand>
		HAL_Delay(1);
 80019fa:	2001      	movs	r0, #1
 80019fc:	f002 f886 	bl	8003b0c <HAL_Delay>

}
 8001a00:	bf00      	nop
 8001a02:	3710      	adds	r7, #16
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <LCD_voidClearDisplay>:

void LCD_voidClearDisplay(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
	/*Clearing the display by command 0b00000001*/
	LCD_voidSendCommand(0b00000001);
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	f7ff ff39 	bl	8001884 <LCD_voidSendCommand>
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <LCD_voidDrawSpecialCharachter>:
		}
	}
}

void LCD_voidDrawSpecialCharachter(uint8_t*Copy_puint8Pattern,uint8_t Copy_uint8LocationNum,uint8_t Copy_uint8RowNum,uint8_t Copy_uint8ColNum)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b084      	sub	sp, #16
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
 8001a1e:	4608      	mov	r0, r1
 8001a20:	4611      	mov	r1, r2
 8001a22:	461a      	mov	r2, r3
 8001a24:	4603      	mov	r3, r0
 8001a26:	70fb      	strb	r3, [r7, #3]
 8001a28:	460b      	mov	r3, r1
 8001a2a:	70bb      	strb	r3, [r7, #2]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	707b      	strb	r3, [r7, #1]
	/*Accessing the CGRAM address*/
	uint8_t Local_uint8CGRAMAddress,Local_uint8Counter;
	Local_uint8CGRAMAddress=Copy_uint8LocationNum*8;
 8001a30:	78fb      	ldrb	r3, [r7, #3]
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	73bb      	strb	r3, [r7, #14]
	/*Accessing CGRAM of lcd by command 0b01xxxxxx*/
	LCD_voidSendCommand(Local_uint8CGRAMAddress+64);
 8001a36:	7bbb      	ldrb	r3, [r7, #14]
 8001a38:	3340      	adds	r3, #64	; 0x40
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff ff21 	bl	8001884 <LCD_voidSendCommand>
	/*Write the pattern on CGRAM*/
	/*zy makont ba3mel fel string ha3mel hena , bas al fekra ane hawa2f al loop 3nd (((8))) ale howa max bytes
	 * in a location in the CGRAM fal user masaln e5tar location 0 fa2a5ro feh 8 charachters ale homa 8 bytes*/
	for(Local_uint8Counter=0;Local_uint8Counter<8;Local_uint8Counter++)
 8001a42:	2300      	movs	r3, #0
 8001a44:	73fb      	strb	r3, [r7, #15]
 8001a46:	e009      	b.n	8001a5c <LCD_voidDrawSpecialCharachter+0x46>
	{
		LCD_voidSendCharachter(Copy_puint8Pattern[Local_uint8Counter]);
 8001a48:	7bfb      	ldrb	r3, [r7, #15]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff ff47 	bl	80018e4 <LCD_voidSendCharachter>
	for(Local_uint8Counter=0;Local_uint8Counter<8;Local_uint8Counter++)
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	73fb      	strb	r3, [r7, #15]
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	2b07      	cmp	r3, #7
 8001a60:	d9f2      	bls.n	8001a48 <LCD_voidDrawSpecialCharachter+0x32>
	}
	/*Keda e7na 7atena al pattern fe location mo3yn fel CGRAM, fa na2esna bas neb3at al pattern lel DDRAM 34an n7oto fel LCD */
	/*kona fo2 3malna command 34an ne access al CGRAM 34an ne access al DDRAM lazem command tany
	 * wel set position feha asln al command dah*/
	LCD_voidSetPositionXY(Copy_uint8RowNum,Copy_uint8ColNum);
 8001a62:	787a      	ldrb	r2, [r7, #1]
 8001a64:	78bb      	ldrb	r3, [r7, #2]
 8001a66:	4611      	mov	r1, r2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ff87 	bl	800197c <LCD_voidSetPositionXY>
	LCD_voidSendCharachter(Copy_uint8LocationNum);
 8001a6e:	78fb      	ldrb	r3, [r7, #3]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff ff37 	bl	80018e4 <LCD_voidSendCharachter>
}
 8001a76:	bf00      	nop
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
	...

08001a80 <decodeGGA>:
 GGAbuffer is the buffer which stores the GGA Data
 GGASTRUCT is the pointer to the GGA Structure (in the GPS Structure)
 Returns 0 on success
 */

int decodeGGA(char *GGAbuffer, GGASTRUCT *gga) {
 8001a80:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a84:	b08e      	sub	sp, #56	; 0x38
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
 8001a8a:	6039      	str	r1, [r7, #0]
	inx = 0;
 8001a8c:	4b5b      	ldr	r3, [pc, #364]	; (8001bfc <decodeGGA+0x17c>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 8001a92:	2300      	movs	r3, #0
 8001a94:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',')
 8001a96:	e004      	b.n	8001aa2 <decodeGGA+0x22>
		inx++;  // 1st ','
 8001a98:	4b58      	ldr	r3, [pc, #352]	; (8001bfc <decodeGGA+0x17c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	4a57      	ldr	r2, [pc, #348]	; (8001bfc <decodeGGA+0x17c>)
 8001aa0:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001aa2:	4b56      	ldr	r3, [pc, #344]	; (8001bfc <decodeGGA+0x17c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	4413      	add	r3, r2
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b2c      	cmp	r3, #44	; 0x2c
 8001ab0:	d1f2      	bne.n	8001a98 <decodeGGA+0x18>
	inx++;
 8001ab2:	4b52      	ldr	r3, [pc, #328]	; (8001bfc <decodeGGA+0x17c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	4a50      	ldr	r2, [pc, #320]	; (8001bfc <decodeGGA+0x17c>)
 8001aba:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001abc:	e004      	b.n	8001ac8 <decodeGGA+0x48>
		inx++;  // After time ','
 8001abe:	4b4f      	ldr	r3, [pc, #316]	; (8001bfc <decodeGGA+0x17c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	4a4d      	ldr	r2, [pc, #308]	; (8001bfc <decodeGGA+0x17c>)
 8001ac6:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001ac8:	4b4c      	ldr	r3, [pc, #304]	; (8001bfc <decodeGGA+0x17c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	461a      	mov	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	2b2c      	cmp	r3, #44	; 0x2c
 8001ad6:	d1f2      	bne.n	8001abe <decodeGGA+0x3e>
	inx++;
 8001ad8:	4b48      	ldr	r3, [pc, #288]	; (8001bfc <decodeGGA+0x17c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	3301      	adds	r3, #1
 8001ade:	4a47      	ldr	r2, [pc, #284]	; (8001bfc <decodeGGA+0x17c>)
 8001ae0:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001ae2:	e004      	b.n	8001aee <decodeGGA+0x6e>
		inx++;  // after latitude ','
 8001ae4:	4b45      	ldr	r3, [pc, #276]	; (8001bfc <decodeGGA+0x17c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	4a44      	ldr	r2, [pc, #272]	; (8001bfc <decodeGGA+0x17c>)
 8001aec:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001aee:	4b43      	ldr	r3, [pc, #268]	; (8001bfc <decodeGGA+0x17c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4413      	add	r3, r2
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	2b2c      	cmp	r3, #44	; 0x2c
 8001afc:	d1f2      	bne.n	8001ae4 <decodeGGA+0x64>
	inx++;
 8001afe:	4b3f      	ldr	r3, [pc, #252]	; (8001bfc <decodeGGA+0x17c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	3301      	adds	r3, #1
 8001b04:	4a3d      	ldr	r2, [pc, #244]	; (8001bfc <decodeGGA+0x17c>)
 8001b06:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001b08:	e004      	b.n	8001b14 <decodeGGA+0x94>
		inx++;  // after NS ','
 8001b0a:	4b3c      	ldr	r3, [pc, #240]	; (8001bfc <decodeGGA+0x17c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	4a3a      	ldr	r2, [pc, #232]	; (8001bfc <decodeGGA+0x17c>)
 8001b12:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001b14:	4b39      	ldr	r3, [pc, #228]	; (8001bfc <decodeGGA+0x17c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b2c      	cmp	r3, #44	; 0x2c
 8001b22:	d1f2      	bne.n	8001b0a <decodeGGA+0x8a>
	inx++;
 8001b24:	4b35      	ldr	r3, [pc, #212]	; (8001bfc <decodeGGA+0x17c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	4a34      	ldr	r2, [pc, #208]	; (8001bfc <decodeGGA+0x17c>)
 8001b2c:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001b2e:	e004      	b.n	8001b3a <decodeGGA+0xba>
		inx++;  // after longitude ','
 8001b30:	4b32      	ldr	r3, [pc, #200]	; (8001bfc <decodeGGA+0x17c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	3301      	adds	r3, #1
 8001b36:	4a31      	ldr	r2, [pc, #196]	; (8001bfc <decodeGGA+0x17c>)
 8001b38:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001b3a:	4b30      	ldr	r3, [pc, #192]	; (8001bfc <decodeGGA+0x17c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4413      	add	r3, r2
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	2b2c      	cmp	r3, #44	; 0x2c
 8001b48:	d1f2      	bne.n	8001b30 <decodeGGA+0xb0>
	inx++;
 8001b4a:	4b2c      	ldr	r3, [pc, #176]	; (8001bfc <decodeGGA+0x17c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	4a2a      	ldr	r2, [pc, #168]	; (8001bfc <decodeGGA+0x17c>)
 8001b52:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001b54:	e004      	b.n	8001b60 <decodeGGA+0xe0>
		inx++;  // after EW ','
 8001b56:	4b29      	ldr	r3, [pc, #164]	; (8001bfc <decodeGGA+0x17c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	4a27      	ldr	r2, [pc, #156]	; (8001bfc <decodeGGA+0x17c>)
 8001b5e:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001b60:	4b26      	ldr	r3, [pc, #152]	; (8001bfc <decodeGGA+0x17c>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	461a      	mov	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	2b2c      	cmp	r3, #44	; 0x2c
 8001b6e:	d1f2      	bne.n	8001b56 <decodeGGA+0xd6>
	inx++;  // reached the character to identify the fix
 8001b70:	4b22      	ldr	r3, [pc, #136]	; (8001bfc <decodeGGA+0x17c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	3301      	adds	r3, #1
 8001b76:	4a21      	ldr	r2, [pc, #132]	; (8001bfc <decodeGGA+0x17c>)
 8001b78:	6013      	str	r3, [r2, #0]
	if ((GGAbuffer[inx] == '1') || (GGAbuffer[inx] == '2')
 8001b7a:	4b20      	ldr	r3, [pc, #128]	; (8001bfc <decodeGGA+0x17c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	461a      	mov	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4413      	add	r3, r2
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2b31      	cmp	r3, #49	; 0x31
 8001b88:	d00f      	beq.n	8001baa <decodeGGA+0x12a>
 8001b8a:	4b1c      	ldr	r3, [pc, #112]	; (8001bfc <decodeGGA+0x17c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4413      	add	r3, r2
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	2b32      	cmp	r3, #50	; 0x32
 8001b98:	d007      	beq.n	8001baa <decodeGGA+0x12a>
			|| (GGAbuffer[inx] == '6'))   // 0 indicates no fix yet
 8001b9a:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <decodeGGA+0x17c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b36      	cmp	r3, #54	; 0x36
 8001ba8:	d106      	bne.n	8001bb8 <decodeGGA+0x138>
			{
		gga->isfixValid = 1;   // fix available
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	2201      	movs	r2, #1
 8001bae:	62da      	str	r2, [r3, #44]	; 0x2c
		inx = 0; // reset the index. We will start from the inx=0 and extract information now
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <decodeGGA+0x17c>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
	} else {
		gga->isfixValid = 0;   // If the fix is not available
		return 1;  // return error
	}
	while (GGAbuffer[inx] != ',')
 8001bb6:	e009      	b.n	8001bcc <decodeGGA+0x14c>
		gga->isfixValid = 0;   // If the fix is not available
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	62da      	str	r2, [r3, #44]	; 0x2c
		return 1;  // return error
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e2f3      	b.n	80021aa <decodeGGA+0x72a>
		inx++;  // 1st ','
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <decodeGGA+0x17c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	4a0c      	ldr	r2, [pc, #48]	; (8001bfc <decodeGGA+0x17c>)
 8001bca:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <decodeGGA+0x17c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b2c      	cmp	r3, #44	; 0x2c
 8001bda:	d1f2      	bne.n	8001bc2 <decodeGGA+0x142>

	/*********************** Get TIME ***************************/
//(Update the GMT Offset at the top of this file)
	inx++;   // reach the first number in time
 8001bdc:	4b07      	ldr	r3, [pc, #28]	; (8001bfc <decodeGGA+0x17c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	3301      	adds	r3, #1
 8001be2:	4a06      	ldr	r2, [pc, #24]	; (8001bfc <decodeGGA+0x17c>)
 8001be4:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001be6:	f107 030c 	add.w	r3, r7, #12
 8001bea:	220c      	movs	r2, #12
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f00a ff1f 	bl	800ca32 <memset>
	i = 0;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8001bf8:	e016      	b.n	8001c28 <decodeGGA+0x1a8>
 8001bfa:	bf00      	nop
 8001bfc:	200002f8 	.word	0x200002f8
	{
		buffer[i] = GGAbuffer[inx];
 8001c00:	4ba9      	ldr	r3, [pc, #676]	; (8001ea8 <decodeGGA+0x428>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	461a      	mov	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4413      	add	r3, r2
 8001c0a:	7819      	ldrb	r1, [r3, #0]
 8001c0c:	f107 020c 	add.w	r2, r7, #12
 8001c10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c12:	4413      	add	r3, r2
 8001c14:	460a      	mov	r2, r1
 8001c16:	701a      	strb	r2, [r3, #0]
		i++;
 8001c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	637b      	str	r3, [r7, #52]	; 0x34
		inx++;
 8001c1e:	4ba2      	ldr	r3, [pc, #648]	; (8001ea8 <decodeGGA+0x428>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	3301      	adds	r3, #1
 8001c24:	4aa0      	ldr	r2, [pc, #640]	; (8001ea8 <decodeGGA+0x428>)
 8001c26:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8001c28:	4b9f      	ldr	r3, [pc, #636]	; (8001ea8 <decodeGGA+0x428>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b2c      	cmp	r3, #44	; 0x2c
 8001c36:	d1e3      	bne.n	8001c00 <decodeGGA+0x180>
	}

	hr = (atoi(buffer) / 10000) + GMT / 100; // get the hours from the 6 digit number
 8001c38:	f107 030c 	add.w	r3, r7, #12
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f00a f8ec 	bl	800be1a <atoi>
 8001c42:	4603      	mov	r3, r0
 8001c44:	4a99      	ldr	r2, [pc, #612]	; (8001eac <decodeGGA+0x42c>)
 8001c46:	fb82 1203 	smull	r1, r2, r2, r3
 8001c4a:	1312      	asrs	r2, r2, #12
 8001c4c:	17db      	asrs	r3, r3, #31
 8001c4e:	1ad2      	subs	r2, r2, r3
 8001c50:	4b97      	ldr	r3, [pc, #604]	; (8001eb0 <decodeGGA+0x430>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4997      	ldr	r1, [pc, #604]	; (8001eb4 <decodeGGA+0x434>)
 8001c56:	fb81 0103 	smull	r0, r1, r1, r3
 8001c5a:	1149      	asrs	r1, r1, #5
 8001c5c:	17db      	asrs	r3, r3, #31
 8001c5e:	1acb      	subs	r3, r1, r3
 8001c60:	4413      	add	r3, r2
 8001c62:	4a95      	ldr	r2, [pc, #596]	; (8001eb8 <decodeGGA+0x438>)
 8001c64:	6013      	str	r3, [r2, #0]

	min = ((atoi(buffer) / 100) % 100) + GMT % 100; // get the minutes from the 6 digit number
 8001c66:	f107 030c 	add.w	r3, r7, #12
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f00a f8d5 	bl	800be1a <atoi>
 8001c70:	4603      	mov	r3, r0
 8001c72:	4a90      	ldr	r2, [pc, #576]	; (8001eb4 <decodeGGA+0x434>)
 8001c74:	fb82 1203 	smull	r1, r2, r2, r3
 8001c78:	1152      	asrs	r2, r2, #5
 8001c7a:	17db      	asrs	r3, r3, #31
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	4a8d      	ldr	r2, [pc, #564]	; (8001eb4 <decodeGGA+0x434>)
 8001c80:	fb82 1203 	smull	r1, r2, r2, r3
 8001c84:	1151      	asrs	r1, r2, #5
 8001c86:	17da      	asrs	r2, r3, #31
 8001c88:	1a8a      	subs	r2, r1, r2
 8001c8a:	2164      	movs	r1, #100	; 0x64
 8001c8c:	fb01 f202 	mul.w	r2, r1, r2
 8001c90:	1a9a      	subs	r2, r3, r2
 8001c92:	4b87      	ldr	r3, [pc, #540]	; (8001eb0 <decodeGGA+0x430>)
 8001c94:	6819      	ldr	r1, [r3, #0]
 8001c96:	4b87      	ldr	r3, [pc, #540]	; (8001eb4 <decodeGGA+0x434>)
 8001c98:	fb83 0301 	smull	r0, r3, r3, r1
 8001c9c:	1158      	asrs	r0, r3, #5
 8001c9e:	17cb      	asrs	r3, r1, #31
 8001ca0:	1ac3      	subs	r3, r0, r3
 8001ca2:	2064      	movs	r0, #100	; 0x64
 8001ca4:	fb00 f303 	mul.w	r3, r0, r3
 8001ca8:	1acb      	subs	r3, r1, r3
 8001caa:	4413      	add	r3, r2
 8001cac:	4a83      	ldr	r2, [pc, #524]	; (8001ebc <decodeGGA+0x43c>)
 8001cae:	6013      	str	r3, [r2, #0]

	// adjust time.. This part still needs to be tested
	if (min > 59) {
 8001cb0:	4b82      	ldr	r3, [pc, #520]	; (8001ebc <decodeGGA+0x43c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b3b      	cmp	r3, #59	; 0x3b
 8001cb6:	dd09      	ble.n	8001ccc <decodeGGA+0x24c>
		min = min - 60;
 8001cb8:	4b80      	ldr	r3, [pc, #512]	; (8001ebc <decodeGGA+0x43c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	3b3c      	subs	r3, #60	; 0x3c
 8001cbe:	4a7f      	ldr	r2, [pc, #508]	; (8001ebc <decodeGGA+0x43c>)
 8001cc0:	6013      	str	r3, [r2, #0]
		hr++;
 8001cc2:	4b7d      	ldr	r3, [pc, #500]	; (8001eb8 <decodeGGA+0x438>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	4a7b      	ldr	r2, [pc, #492]	; (8001eb8 <decodeGGA+0x438>)
 8001cca:	6013      	str	r3, [r2, #0]
	}
	if (hr < 0) {
 8001ccc:	4b7a      	ldr	r3, [pc, #488]	; (8001eb8 <decodeGGA+0x438>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	da09      	bge.n	8001ce8 <decodeGGA+0x268>
		hr = 24 + hr;
 8001cd4:	4b78      	ldr	r3, [pc, #480]	; (8001eb8 <decodeGGA+0x438>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	3318      	adds	r3, #24
 8001cda:	4a77      	ldr	r2, [pc, #476]	; (8001eb8 <decodeGGA+0x438>)
 8001cdc:	6013      	str	r3, [r2, #0]
		daychange--;
 8001cde:	4b78      	ldr	r3, [pc, #480]	; (8001ec0 <decodeGGA+0x440>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	4a76      	ldr	r2, [pc, #472]	; (8001ec0 <decodeGGA+0x440>)
 8001ce6:	6013      	str	r3, [r2, #0]
	}
	if (hr >= 24) {
 8001ce8:	4b73      	ldr	r3, [pc, #460]	; (8001eb8 <decodeGGA+0x438>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2b17      	cmp	r3, #23
 8001cee:	dd09      	ble.n	8001d04 <decodeGGA+0x284>
		hr = hr - 24;
 8001cf0:	4b71      	ldr	r3, [pc, #452]	; (8001eb8 <decodeGGA+0x438>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	3b18      	subs	r3, #24
 8001cf6:	4a70      	ldr	r2, [pc, #448]	; (8001eb8 <decodeGGA+0x438>)
 8001cf8:	6013      	str	r3, [r2, #0]
		daychange++;
 8001cfa:	4b71      	ldr	r3, [pc, #452]	; (8001ec0 <decodeGGA+0x440>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	4a6f      	ldr	r2, [pc, #444]	; (8001ec0 <decodeGGA+0x440>)
 8001d02:	6013      	str	r3, [r2, #0]
	}

	// Store the time in the GGA structure
	gga->tim.hour = hr;
 8001d04:	4b6c      	ldr	r3, [pc, #432]	; (8001eb8 <decodeGGA+0x438>)
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	621a      	str	r2, [r3, #32]
	gga->tim.min = min;
 8001d0c:	4b6b      	ldr	r3, [pc, #428]	; (8001ebc <decodeGGA+0x43c>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	625a      	str	r2, [r3, #36]	; 0x24
	gga->tim.sec = atoi(buffer) % 100;
 8001d14:	f107 030c 	add.w	r3, r7, #12
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f00a f87e 	bl	800be1a <atoi>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	4b64      	ldr	r3, [pc, #400]	; (8001eb4 <decodeGGA+0x434>)
 8001d22:	fb83 1302 	smull	r1, r3, r3, r2
 8001d26:	1159      	asrs	r1, r3, #5
 8001d28:	17d3      	asrs	r3, r2, #31
 8001d2a:	1acb      	subs	r3, r1, r3
 8001d2c:	2164      	movs	r1, #100	; 0x64
 8001d2e:	fb01 f303 	mul.w	r3, r1, r3
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	6293      	str	r3, [r2, #40]	; 0x28

	/***************** Get LATITUDE  **********************/
	inx++;   // Reach the first number in the lattitude
 8001d38:	4b5b      	ldr	r3, [pc, #364]	; (8001ea8 <decodeGGA+0x428>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	4a5a      	ldr	r2, [pc, #360]	; (8001ea8 <decodeGGA+0x428>)
 8001d40:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001d42:	f107 030c 	add.w	r3, r7, #12
 8001d46:	220c      	movs	r2, #12
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f00a fe71 	bl	800ca32 <memset>
	i = 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',') // copy upto the we reach the after lattitude ','
 8001d54:	e013      	b.n	8001d7e <decodeGGA+0x2fe>
	{
		buffer[i] = GGAbuffer[inx];
 8001d56:	4b54      	ldr	r3, [pc, #336]	; (8001ea8 <decodeGGA+0x428>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4413      	add	r3, r2
 8001d60:	7819      	ldrb	r1, [r3, #0]
 8001d62:	f107 020c 	add.w	r2, r7, #12
 8001d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d68:	4413      	add	r3, r2
 8001d6a:	460a      	mov	r2, r1
 8001d6c:	701a      	strb	r2, [r3, #0]
		i++;
 8001d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d70:	3301      	adds	r3, #1
 8001d72:	637b      	str	r3, [r7, #52]	; 0x34
		inx++;
 8001d74:	4b4c      	ldr	r3, [pc, #304]	; (8001ea8 <decodeGGA+0x428>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	4a4b      	ldr	r2, [pc, #300]	; (8001ea8 <decodeGGA+0x428>)
 8001d7c:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') // copy upto the we reach the after lattitude ','
 8001d7e:	4b4a      	ldr	r3, [pc, #296]	; (8001ea8 <decodeGGA+0x428>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	461a      	mov	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4413      	add	r3, r2
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b2c      	cmp	r3, #44	; 0x2c
 8001d8c:	d1e3      	bne.n	8001d56 <decodeGGA+0x2d6>
	}
	if (strlen(buffer) < 6)
 8001d8e:	f107 030c 	add.w	r3, r7, #12
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe fadc 	bl	8000350 <strlen>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b05      	cmp	r3, #5
 8001d9c:	d801      	bhi.n	8001da2 <decodeGGA+0x322>
		return 2;  // If the buffer length is not appropriate, return error
 8001d9e:	2302      	movs	r3, #2
 8001da0:	e203      	b.n	80021aa <decodeGGA+0x72a>
	int16_t num = (atoi(buffer)); // change the buffer to the number. It will only convert upto decimal
 8001da2:	f107 030c 	add.w	r3, r7, #12
 8001da6:	4618      	mov	r0, r3
 8001da8:	f00a f837 	bl	800be1a <atoi>
 8001dac:	4603      	mov	r3, r0
 8001dae:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int j = 0;
 8001db0:	2300      	movs	r3, #0
 8001db2:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 8001db4:	e002      	b.n	8001dbc <decodeGGA+0x33c>
		j++;   // Figure out how many digits before the decimal
 8001db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001db8:	3301      	adds	r3, #1
 8001dba:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 8001dbc:	f107 020c 	add.w	r2, r7, #12
 8001dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dc2:	4413      	add	r3, r2
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	2b2e      	cmp	r3, #46	; 0x2e
 8001dc8:	d1f5      	bne.n	8001db6 <decodeGGA+0x336>
	j++;
 8001dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dcc:	3301      	adds	r3, #1
 8001dce:	633b      	str	r3, [r7, #48]	; 0x30
	int declen = (strlen(buffer)) - j; // calculate the number of digit after decimal
 8001dd0:	f107 030c 	add.w	r3, r7, #12
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fabb 	bl	8000350 <strlen>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	62bb      	str	r3, [r7, #40]	; 0x28
	int dec = atoi((char*) buffer + j); // conver the decimal part a a separate number
 8001de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001de4:	f107 020c 	add.w	r2, r7, #12
 8001de8:	4413      	add	r3, r2
 8001dea:	4618      	mov	r0, r3
 8001dec:	f00a f815 	bl	800be1a <atoi>
 8001df0:	6278      	str	r0, [r7, #36]	; 0x24
	double lat = (num / 100.0) + (dec / pow(10, (declen + 2))); // 1234.56789 = 12.3456789
 8001df2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7fe fc04 	bl	8000604 <__aeabi_i2d>
 8001dfc:	f04f 0200 	mov.w	r2, #0
 8001e00:	4b30      	ldr	r3, [pc, #192]	; (8001ec4 <decodeGGA+0x444>)
 8001e02:	f7fe fd93 	bl	800092c <__aeabi_ddiv>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	4690      	mov	r8, r2
 8001e0c:	4699      	mov	r9, r3
 8001e0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e10:	f7fe fbf8 	bl	8000604 <__aeabi_i2d>
 8001e14:	4604      	mov	r4, r0
 8001e16:	460d      	mov	r5, r1
 8001e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e1a:	3302      	adds	r3, #2
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7fe fbf1 	bl	8000604 <__aeabi_i2d>
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
 8001e26:	ec43 2b11 	vmov	d1, r2, r3
 8001e2a:	ed9f 0b1d 	vldr	d0, [pc, #116]	; 8001ea0 <decodeGGA+0x420>
 8001e2e:	f00c fd41 	bl	800e8b4 <pow>
 8001e32:	ec53 2b10 	vmov	r2, r3, d0
 8001e36:	4620      	mov	r0, r4
 8001e38:	4629      	mov	r1, r5
 8001e3a:	f7fe fd77 	bl	800092c <__aeabi_ddiv>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	4640      	mov	r0, r8
 8001e44:	4649      	mov	r1, r9
 8001e46:	f7fe fa91 	bl	800036c <__adddf3>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	gga->lcation.latitude = lat;  // save the lattitude data into the strucure
 8001e52:	6839      	ldr	r1, [r7, #0]
 8001e54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e58:	e9c1 2300 	strd	r2, r3, [r1]
	inx++;
 8001e5c:	4b12      	ldr	r3, [pc, #72]	; (8001ea8 <decodeGGA+0x428>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	3301      	adds	r3, #1
 8001e62:	4a11      	ldr	r2, [pc, #68]	; (8001ea8 <decodeGGA+0x428>)
 8001e64:	6013      	str	r3, [r2, #0]
	gga->lcation.NS = GGAbuffer[inx];  // save the N/S into the structure
 8001e66:	4b10      	ldr	r3, [pc, #64]	; (8001ea8 <decodeGGA+0x428>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4413      	add	r3, r2
 8001e70:	781a      	ldrb	r2, [r3, #0]
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	721a      	strb	r2, [r3, #8]

	/***********************  GET LONGITUDE **********************/
	inx++;  // ',' after NS character
 8001e76:	4b0c      	ldr	r3, [pc, #48]	; (8001ea8 <decodeGGA+0x428>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	4a0a      	ldr	r2, [pc, #40]	; (8001ea8 <decodeGGA+0x428>)
 8001e7e:	6013      	str	r3, [r2, #0]
	inx++;  // Reach the first number in the longitude
 8001e80:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <decodeGGA+0x428>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	3301      	adds	r3, #1
 8001e86:	4a08      	ldr	r2, [pc, #32]	; (8001ea8 <decodeGGA+0x428>)
 8001e88:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001e8a:	f107 030c 	add.w	r3, r7, #12
 8001e8e:	220c      	movs	r2, #12
 8001e90:	2100      	movs	r1, #0
 8001e92:	4618      	mov	r0, r3
 8001e94:	f00a fdcd 	bl	800ca32 <memset>
	i = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',') // copy upto the we reach the after longitude ','
 8001e9c:	e028      	b.n	8001ef0 <decodeGGA+0x470>
 8001e9e:	bf00      	nop
 8001ea0:	00000000 	.word	0x00000000
 8001ea4:	40240000 	.word	0x40240000
 8001ea8:	200002f8 	.word	0x200002f8
 8001eac:	68db8bad 	.word	0x68db8bad
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	51eb851f 	.word	0x51eb851f
 8001eb8:	200002fc 	.word	0x200002fc
 8001ebc:	20000300 	.word	0x20000300
 8001ec0:	20000304 	.word	0x20000304
 8001ec4:	40590000 	.word	0x40590000
	{
		buffer[i] = GGAbuffer[inx];
 8001ec8:	4b89      	ldr	r3, [pc, #548]	; (80020f0 <decodeGGA+0x670>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	461a      	mov	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	7819      	ldrb	r1, [r3, #0]
 8001ed4:	f107 020c 	add.w	r2, r7, #12
 8001ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eda:	4413      	add	r3, r2
 8001edc:	460a      	mov	r2, r1
 8001ede:	701a      	strb	r2, [r3, #0]
		i++;
 8001ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	637b      	str	r3, [r7, #52]	; 0x34
		inx++;
 8001ee6:	4b82      	ldr	r3, [pc, #520]	; (80020f0 <decodeGGA+0x670>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	3301      	adds	r3, #1
 8001eec:	4a80      	ldr	r2, [pc, #512]	; (80020f0 <decodeGGA+0x670>)
 8001eee:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') // copy upto the we reach the after longitude ','
 8001ef0:	4b7f      	ldr	r3, [pc, #508]	; (80020f0 <decodeGGA+0x670>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4413      	add	r3, r2
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b2c      	cmp	r3, #44	; 0x2c
 8001efe:	d1e3      	bne.n	8001ec8 <decodeGGA+0x448>
	}
	num = (atoi(buffer)); // change the buffer to the number. It will only convert upto decimal
 8001f00:	f107 030c 	add.w	r3, r7, #12
 8001f04:	4618      	mov	r0, r3
 8001f06:	f009 ff88 	bl	800be1a <atoi>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	j = 0;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 8001f12:	e002      	b.n	8001f1a <decodeGGA+0x49a>
		j++;  // Figure out how many digits before the decimal
 8001f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f16:	3301      	adds	r3, #1
 8001f18:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 8001f1a:	f107 020c 	add.w	r2, r7, #12
 8001f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f20:	4413      	add	r3, r2
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b2e      	cmp	r3, #46	; 0x2e
 8001f26:	d1f5      	bne.n	8001f14 <decodeGGA+0x494>
	j++;
 8001f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	633b      	str	r3, [r7, #48]	; 0x30
	declen = (strlen(buffer)) - j; // calculate the number of digit after decimal
 8001f2e:	f107 030c 	add.w	r3, r7, #12
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe fa0c 	bl	8000350 <strlen>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	62bb      	str	r3, [r7, #40]	; 0x28
	dec = atoi((char*) buffer + j); // conver the decimal part a a separate number
 8001f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f42:	f107 020c 	add.w	r2, r7, #12
 8001f46:	4413      	add	r3, r2
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f009 ff66 	bl	800be1a <atoi>
 8001f4e:	6278      	str	r0, [r7, #36]	; 0x24
	lat = (num / 100.0) + (dec / pow(10, (declen + 2))); // 1234.56789 = 12.3456789
 8001f50:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7fe fb55 	bl	8000604 <__aeabi_i2d>
 8001f5a:	f04f 0200 	mov.w	r2, #0
 8001f5e:	4b65      	ldr	r3, [pc, #404]	; (80020f4 <decodeGGA+0x674>)
 8001f60:	f7fe fce4 	bl	800092c <__aeabi_ddiv>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	4690      	mov	r8, r2
 8001f6a:	4699      	mov	r9, r3
 8001f6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f6e:	f7fe fb49 	bl	8000604 <__aeabi_i2d>
 8001f72:	4604      	mov	r4, r0
 8001f74:	460d      	mov	r5, r1
 8001f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f78:	3302      	adds	r3, #2
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7fe fb42 	bl	8000604 <__aeabi_i2d>
 8001f80:	4602      	mov	r2, r0
 8001f82:	460b      	mov	r3, r1
 8001f84:	ec43 2b11 	vmov	d1, r2, r3
 8001f88:	ed9f 0b57 	vldr	d0, [pc, #348]	; 80020e8 <decodeGGA+0x668>
 8001f8c:	f00c fc92 	bl	800e8b4 <pow>
 8001f90:	ec53 2b10 	vmov	r2, r3, d0
 8001f94:	4620      	mov	r0, r4
 8001f96:	4629      	mov	r1, r5
 8001f98:	f7fe fcc8 	bl	800092c <__aeabi_ddiv>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	4640      	mov	r0, r8
 8001fa2:	4649      	mov	r1, r9
 8001fa4:	f7fe f9e2 	bl	800036c <__adddf3>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	e9c7 2306 	strd	r2, r3, [r7, #24]
	gga->lcation.longitude = lat;  // save the longitude data into the strucure
 8001fb0:	6839      	ldr	r1, [r7, #0]
 8001fb2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fb6:	e9c1 2304 	strd	r2, r3, [r1, #16]
	inx++;
 8001fba:	4b4d      	ldr	r3, [pc, #308]	; (80020f0 <decodeGGA+0x670>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	4a4b      	ldr	r2, [pc, #300]	; (80020f0 <decodeGGA+0x670>)
 8001fc2:	6013      	str	r3, [r2, #0]
	gga->lcation.EW = GGAbuffer[inx];  // save the E/W into the structure
 8001fc4:	4b4a      	ldr	r3, [pc, #296]	; (80020f0 <decodeGGA+0x670>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	461a      	mov	r2, r3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4413      	add	r3, r2
 8001fce:	781a      	ldrb	r2, [r3, #0]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	761a      	strb	r2, [r3, #24]

	/**************************************************/
	// skip positition fix
	inx++;   // ',' after E/W
 8001fd4:	4b46      	ldr	r3, [pc, #280]	; (80020f0 <decodeGGA+0x670>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	4a45      	ldr	r2, [pc, #276]	; (80020f0 <decodeGGA+0x670>)
 8001fdc:	6013      	str	r3, [r2, #0]
	inx++;   // position fix
 8001fde:	4b44      	ldr	r3, [pc, #272]	; (80020f0 <decodeGGA+0x670>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	4a42      	ldr	r2, [pc, #264]	; (80020f0 <decodeGGA+0x670>)
 8001fe6:	6013      	str	r3, [r2, #0]
	inx++;   // ',' after position fix;
 8001fe8:	4b41      	ldr	r3, [pc, #260]	; (80020f0 <decodeGGA+0x670>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	3301      	adds	r3, #1
 8001fee:	4a40      	ldr	r2, [pc, #256]	; (80020f0 <decodeGGA+0x670>)
 8001ff0:	6013      	str	r3, [r2, #0]

	// number of sattelites
	inx++;  // Reach the first number in the satellites
 8001ff2:	4b3f      	ldr	r3, [pc, #252]	; (80020f0 <decodeGGA+0x670>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	4a3d      	ldr	r2, [pc, #244]	; (80020f0 <decodeGGA+0x670>)
 8001ffa:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001ffc:	f107 030c 	add.w	r3, r7, #12
 8002000:	220c      	movs	r2, #12
 8002002:	2100      	movs	r1, #0
 8002004:	4618      	mov	r0, r3
 8002006:	f00a fd14 	bl	800ca32 <memset>
	i = 0;
 800200a:	2300      	movs	r3, #0
 800200c:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',') // copy upto the ',' after number of satellites
 800200e:	e013      	b.n	8002038 <decodeGGA+0x5b8>
	{
		buffer[i] = GGAbuffer[inx];
 8002010:	4b37      	ldr	r3, [pc, #220]	; (80020f0 <decodeGGA+0x670>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	461a      	mov	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4413      	add	r3, r2
 800201a:	7819      	ldrb	r1, [r3, #0]
 800201c:	f107 020c 	add.w	r2, r7, #12
 8002020:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002022:	4413      	add	r3, r2
 8002024:	460a      	mov	r2, r1
 8002026:	701a      	strb	r2, [r3, #0]
		i++;
 8002028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800202a:	3301      	adds	r3, #1
 800202c:	637b      	str	r3, [r7, #52]	; 0x34
		inx++;
 800202e:	4b30      	ldr	r3, [pc, #192]	; (80020f0 <decodeGGA+0x670>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	3301      	adds	r3, #1
 8002034:	4a2e      	ldr	r2, [pc, #184]	; (80020f0 <decodeGGA+0x670>)
 8002036:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') // copy upto the ',' after number of satellites
 8002038:	4b2d      	ldr	r3, [pc, #180]	; (80020f0 <decodeGGA+0x670>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	461a      	mov	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4413      	add	r3, r2
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	2b2c      	cmp	r3, #44	; 0x2c
 8002046:	d1e3      	bne.n	8002010 <decodeGGA+0x590>
	}
	gga->numofsat = atoi(buffer); // convert the buffer to number and save into the structure
 8002048:	f107 030c 	add.w	r3, r7, #12
 800204c:	4618      	mov	r0, r3
 800204e:	f009 fee4 	bl	800be1a <atoi>
 8002052:	4602      	mov	r2, r0
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	641a      	str	r2, [r3, #64]	; 0x40

	/***************** skip HDOP  *********************/
	inx++;
 8002058:	4b25      	ldr	r3, [pc, #148]	; (80020f0 <decodeGGA+0x670>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	3301      	adds	r3, #1
 800205e:	4a24      	ldr	r2, [pc, #144]	; (80020f0 <decodeGGA+0x670>)
 8002060:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8002062:	e004      	b.n	800206e <decodeGGA+0x5ee>
		inx++;
 8002064:	4b22      	ldr	r3, [pc, #136]	; (80020f0 <decodeGGA+0x670>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	3301      	adds	r3, #1
 800206a:	4a21      	ldr	r2, [pc, #132]	; (80020f0 <decodeGGA+0x670>)
 800206c:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 800206e:	4b20      	ldr	r3, [pc, #128]	; (80020f0 <decodeGGA+0x670>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	461a      	mov	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4413      	add	r3, r2
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	2b2c      	cmp	r3, #44	; 0x2c
 800207c:	d1f2      	bne.n	8002064 <decodeGGA+0x5e4>

	/*************** Altitude calculation ********************/
	inx++;
 800207e:	4b1c      	ldr	r3, [pc, #112]	; (80020f0 <decodeGGA+0x670>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	3301      	adds	r3, #1
 8002084:	4a1a      	ldr	r2, [pc, #104]	; (80020f0 <decodeGGA+0x670>)
 8002086:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8002088:	f107 030c 	add.w	r3, r7, #12
 800208c:	220c      	movs	r2, #12
 800208e:	2100      	movs	r1, #0
 8002090:	4618      	mov	r0, r3
 8002092:	f00a fcce 	bl	800ca32 <memset>
	i = 0;
 8002096:	2300      	movs	r3, #0
 8002098:	637b      	str	r3, [r7, #52]	; 0x34
	while (GGAbuffer[inx] != ',') {
 800209a:	e013      	b.n	80020c4 <decodeGGA+0x644>
		buffer[i] = GGAbuffer[inx];
 800209c:	4b14      	ldr	r3, [pc, #80]	; (80020f0 <decodeGGA+0x670>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	461a      	mov	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4413      	add	r3, r2
 80020a6:	7819      	ldrb	r1, [r3, #0]
 80020a8:	f107 020c 	add.w	r2, r7, #12
 80020ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ae:	4413      	add	r3, r2
 80020b0:	460a      	mov	r2, r1
 80020b2:	701a      	strb	r2, [r3, #0]
		i++;
 80020b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020b6:	3301      	adds	r3, #1
 80020b8:	637b      	str	r3, [r7, #52]	; 0x34
		inx++;
 80020ba:	4b0d      	ldr	r3, [pc, #52]	; (80020f0 <decodeGGA+0x670>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	3301      	adds	r3, #1
 80020c0:	4a0b      	ldr	r2, [pc, #44]	; (80020f0 <decodeGGA+0x670>)
 80020c2:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') {
 80020c4:	4b0a      	ldr	r3, [pc, #40]	; (80020f0 <decodeGGA+0x670>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	461a      	mov	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b2c      	cmp	r3, #44	; 0x2c
 80020d2:	d1e3      	bne.n	800209c <decodeGGA+0x61c>
	}
	num = (atoi(buffer));
 80020d4:	f107 030c 	add.w	r3, r7, #12
 80020d8:	4618      	mov	r0, r3
 80020da:	f009 fe9e 	bl	800be1a <atoi>
 80020de:	4603      	mov	r3, r0
 80020e0:	85fb      	strh	r3, [r7, #46]	; 0x2e
	j = 0;
 80020e2:	2300      	movs	r3, #0
 80020e4:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 80020e6:	e00a      	b.n	80020fe <decodeGGA+0x67e>
 80020e8:	00000000 	.word	0x00000000
 80020ec:	40240000 	.word	0x40240000
 80020f0:	200002f8 	.word	0x200002f8
 80020f4:	40590000 	.word	0x40590000
		j++;
 80020f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020fa:	3301      	adds	r3, #1
 80020fc:	633b      	str	r3, [r7, #48]	; 0x30
	while (buffer[j] != '.')
 80020fe:	f107 020c 	add.w	r2, r7, #12
 8002102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002104:	4413      	add	r3, r2
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	2b2e      	cmp	r3, #46	; 0x2e
 800210a:	d1f5      	bne.n	80020f8 <decodeGGA+0x678>
	j++;
 800210c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800210e:	3301      	adds	r3, #1
 8002110:	633b      	str	r3, [r7, #48]	; 0x30
	declen = (strlen(buffer)) - j;
 8002112:	f107 030c 	add.w	r3, r7, #12
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe f91a 	bl	8000350 <strlen>
 800211c:	4602      	mov	r2, r0
 800211e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	62bb      	str	r3, [r7, #40]	; 0x28
	dec = atoi((char*) buffer + j);
 8002124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002126:	f107 020c 	add.w	r2, r7, #12
 800212a:	4413      	add	r3, r2
 800212c:	4618      	mov	r0, r3
 800212e:	f009 fe74 	bl	800be1a <atoi>
 8002132:	6278      	str	r0, [r7, #36]	; 0x24
	lat = (num) + (dec / pow(10, (declen)));
 8002134:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe fa63 	bl	8000604 <__aeabi_i2d>
 800213e:	4604      	mov	r4, r0
 8002140:	460d      	mov	r5, r1
 8002142:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002144:	f7fe fa5e 	bl	8000604 <__aeabi_i2d>
 8002148:	4680      	mov	r8, r0
 800214a:	4689      	mov	r9, r1
 800214c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800214e:	f7fe fa59 	bl	8000604 <__aeabi_i2d>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	ec43 2b11 	vmov	d1, r2, r3
 800215a:	ed9f 0b17 	vldr	d0, [pc, #92]	; 80021b8 <decodeGGA+0x738>
 800215e:	f00c fba9 	bl	800e8b4 <pow>
 8002162:	ec53 2b10 	vmov	r2, r3, d0
 8002166:	4640      	mov	r0, r8
 8002168:	4649      	mov	r1, r9
 800216a:	f7fe fbdf 	bl	800092c <__aeabi_ddiv>
 800216e:	4602      	mov	r2, r0
 8002170:	460b      	mov	r3, r1
 8002172:	4620      	mov	r0, r4
 8002174:	4629      	mov	r1, r5
 8002176:	f7fe f8f9 	bl	800036c <__adddf3>
 800217a:	4602      	mov	r2, r0
 800217c:	460b      	mov	r3, r1
 800217e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	gga->alt.altitude = lat;
 8002182:	6839      	ldr	r1, [r7, #0]
 8002184:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002188:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	inx++;
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <decodeGGA+0x740>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	3301      	adds	r3, #1
 8002192:	4a0b      	ldr	r2, [pc, #44]	; (80021c0 <decodeGGA+0x740>)
 8002194:	6013      	str	r3, [r2, #0]
	gga->alt.unit = GGAbuffer[inx];
 8002196:	4b0a      	ldr	r3, [pc, #40]	; (80021c0 <decodeGGA+0x740>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	461a      	mov	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4413      	add	r3, r2
 80021a0:	781a      	ldrb	r2, [r3, #0]
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

	return 0;
 80021a8:	2300      	movs	r3, #0

}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3738      	adds	r7, #56	; 0x38
 80021ae:	46bd      	mov	sp, r7
 80021b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021b4:	f3af 8000 	nop.w
 80021b8:	00000000 	.word	0x00000000
 80021bc:	40240000 	.word	0x40240000
 80021c0:	200002f8 	.word	0x200002f8

080021c4 <TASK_GPS>:
extern TaskHandle_t Handle_ESP_Periodic;
extern TaskHandle_t Handle_ESP_Status;
extern TaskHandle_t Handle_LightSensor;

void TASK_GPS        (void *pvParameters)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af02      	add	r7, sp, #8
 80021ca:	6078      	str	r0, [r7, #4]
	uint8_t Decode_Error_Code;
	while(1)
	{
		/*Update the GPS Data*/
		Decode_Error_Code = GPS_uint8DecodeGGAData();
 80021cc:	f7ff fa02 	bl	80015d4 <GPS_uint8DecodeGGAData>
 80021d0:	4603      	mov	r3, r0
 80021d2:	73fb      	strb	r3, [r7, #15]
		if(Decode_Error_Code==Decode_Success)
 80021d4:	7bfb      	ldrb	r3, [r7, #15]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d1f8      	bne.n	80021cc <TASK_GPS+0x8>
		{
			/*Update the completetion flag to activate the sendESP_Periodic task*/
			if(Global_GPS_Speed_Completetion==Nothing_Completed)
 80021da:	4b0e      	ldr	r3, [pc, #56]	; (8002214 <TASK_GPS+0x50>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d103      	bne.n	80021ea <TASK_GPS+0x26>
			{
				Global_GPS_Speed_Completetion = Half_Completed_GPS;
 80021e2:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <TASK_GPS+0x50>)
 80021e4:	2202      	movs	r2, #2
 80021e6:	701a      	strb	r2, [r3, #0]
 80021e8:	e00f      	b.n	800220a <TASK_GPS+0x46>

			}
			else if(Global_GPS_Speed_Completetion==Half_Completed_Speed)
 80021ea:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <TASK_GPS+0x50>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d10b      	bne.n	800220a <TASK_GPS+0x46>
			{

				Global_GPS_Speed_Completetion = Nothing_Completed;
 80021f2:	4b08      	ldr	r3, [pc, #32]	; (8002214 <TASK_GPS+0x50>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	701a      	strb	r2, [r3, #0]


				/*Activate the ESPTask*/
				xTaskNotify(Handle_ESP_Periodic,0,eNoAction);
 80021f8:	4b07      	ldr	r3, [pc, #28]	; (8002218 <TASK_GPS+0x54>)
 80021fa:	6818      	ldr	r0, [r3, #0]
 80021fc:	2300      	movs	r3, #0
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	2300      	movs	r3, #0
 8002202:	2200      	movs	r2, #0
 8002204:	2100      	movs	r1, #0
 8002206:	f006 ff59 	bl	80090bc <xTaskGenericNotify>
			}
			/*Stopping the task for 400ms to free the processor*/
			vTaskDelay(pdMS_TO_TICKS(400));
 800220a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800220e:	f006 f8f3 	bl	80083f8 <vTaskDelay>
		Decode_Error_Code = GPS_uint8DecodeGGAData();
 8002212:	e7db      	b.n	80021cc <TASK_GPS+0x8>
 8002214:	20000308 	.word	0x20000308
 8002218:	20000218 	.word	0x20000218

0800221c <TASK_LCDBuzzer>:


}

void TASK_LCDBuzzer (void *pvParameters)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af02      	add	r7, sp, #8
 8002222:	6078      	str	r0, [r7, #4]
	uint32_t Local_uint32NotificationValue;

	while(1)
	{
		xTaskNotifyWait((uint32_t)NULL,0xFFFFFFFF,&Local_uint32NotificationValue, portMAX_DELAY);
 8002224:	f107 030c 	add.w	r3, r7, #12
 8002228:	f04f 32ff 	mov.w	r2, #4294967295
 800222c:	9200      	str	r2, [sp, #0]
 800222e:	f04f 32ff 	mov.w	r2, #4294967295
 8002232:	2100      	movs	r1, #0
 8002234:	2000      	movs	r0, #0
 8002236:	f006 feb9 	bl	8008fac <xTaskGenericNotifyWait>

		switch(Local_uint32NotificationValue)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d104      	bne.n	800224a <TASK_LCDBuzzer+0x2e>
		{
		case Notify_TASK_LCDBuzzer_Light:

			Buzzer_voidMidSound();
 8002240:	f7fe ff10 	bl	8001064 <Buzzer_voidMidSound>
			LCD_HighLightIntensity_Warning();
 8002244:	f7ff fa24 	bl	8001690 <LCD_HighLightIntensity_Warning>



			break;
 8002248:	e000      	b.n	800224c <TASK_LCDBuzzer+0x30>

		default:
			/*Do Nothing*/
			break;
 800224a:	bf00      	nop
		xTaskNotifyWait((uint32_t)NULL,0xFFFFFFFF,&Local_uint32NotificationValue, portMAX_DELAY);
 800224c:	e7ea      	b.n	8002224 <TASK_LCDBuzzer+0x8>
	...

08002250 <TASK_CarControl>:


}

void TASK_CarControl(void *pvParameters)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af02      	add	r7, sp, #8
 8002256:	6078      	str	r0, [r7, #4]
	uint32_t Local_Notification_Value;
	for (;;) {
		/*Waiting to be notified from the BT ISR */
		xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_Notification_Value,portMAX_DELAY);
 8002258:	f107 030c 	add.w	r3, r7, #12
 800225c:	f04f 32ff 	mov.w	r2, #4294967295
 8002260:	9200      	str	r2, [sp, #0]
 8002262:	2200      	movs	r2, #0
 8002264:	2100      	movs	r1, #0
 8002266:	2000      	movs	r0, #0
 8002268:	f006 fea0 	bl	8008fac <xTaskGenericNotifyWait>

		// Read data from UART
		switch (received_char){
 800226c:	4b4b      	ldr	r3, [pc, #300]	; (800239c <TASK_CarControl+0x14c>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	3b31      	subs	r3, #49	; 0x31
 8002272:	2b3b      	cmp	r3, #59	; 0x3b
 8002274:	d8f0      	bhi.n	8002258 <TASK_CarControl+0x8>
 8002276:	a201      	add	r2, pc, #4	; (adr r2, 800227c <TASK_CarControl+0x2c>)
 8002278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800227c:	0800236d 	.word	0x0800236d
 8002280:	08002373 	.word	0x08002373
 8002284:	08002259 	.word	0x08002259
 8002288:	08002379 	.word	0x08002379
 800228c:	0800237f 	.word	0x0800237f
 8002290:	08002385 	.word	0x08002385
 8002294:	0800238b 	.word	0x0800238b
 8002298:	08002391 	.word	0x08002391
 800229c:	08002259 	.word	0x08002259
 80022a0:	08002259 	.word	0x08002259
 80022a4:	08002259 	.word	0x08002259
 80022a8:	08002259 	.word	0x08002259
 80022ac:	08002259 	.word	0x08002259
 80022b0:	08002259 	.word	0x08002259
 80022b4:	08002259 	.word	0x08002259
 80022b8:	08002259 	.word	0x08002259
 80022bc:	08002259 	.word	0x08002259
 80022c0:	08002259 	.word	0x08002259
 80022c4:	08002259 	.word	0x08002259
 80022c8:	08002259 	.word	0x08002259
 80022cc:	08002259 	.word	0x08002259
 80022d0:	08002259 	.word	0x08002259
 80022d4:	08002259 	.word	0x08002259
 80022d8:	08002259 	.word	0x08002259
 80022dc:	08002259 	.word	0x08002259
 80022e0:	08002259 	.word	0x08002259
 80022e4:	08002259 	.word	0x08002259
 80022e8:	08002259 	.word	0x08002259
 80022ec:	08002259 	.word	0x08002259
 80022f0:	08002259 	.word	0x08002259
 80022f4:	08002259 	.word	0x08002259
 80022f8:	08002259 	.word	0x08002259
 80022fc:	08002259 	.word	0x08002259
 8002300:	08002259 	.word	0x08002259
 8002304:	08002259 	.word	0x08002259
 8002308:	08002259 	.word	0x08002259
 800230c:	08002259 	.word	0x08002259
 8002310:	08002259 	.word	0x08002259
 8002314:	08002259 	.word	0x08002259
 8002318:	08002259 	.word	0x08002259
 800231c:	08002259 	.word	0x08002259
 8002320:	08002259 	.word	0x08002259
 8002324:	08002259 	.word	0x08002259
 8002328:	08002259 	.word	0x08002259
 800232c:	08002259 	.word	0x08002259
 8002330:	08002259 	.word	0x08002259
 8002334:	08002259 	.word	0x08002259
 8002338:	08002259 	.word	0x08002259
 800233c:	08002259 	.word	0x08002259
 8002340:	08002259 	.word	0x08002259
 8002344:	08002259 	.word	0x08002259
 8002348:	08002259 	.word	0x08002259
 800234c:	08002259 	.word	0x08002259
 8002350:	08002259 	.word	0x08002259
 8002354:	08002259 	.word	0x08002259
 8002358:	08002259 	.word	0x08002259
 800235c:	08002259 	.word	0x08002259
 8002360:	08002259 	.word	0x08002259
 8002364:	08002259 	.word	0x08002259
 8002368:	08002259 	.word	0x08002259
		case '1':
			Car_Rotate_LeftForward();
 800236c:	f7fe ffd2 	bl	8001314 <Car_Rotate_LeftForward>
			break;
 8002370:	e012      	b.n	8002398 <TASK_CarControl+0x148>
		case '2':
			Car_Rotate_Left();
 8002372:	f7fe ff73 	bl	800125c <Car_Rotate_Left>
			break;
 8002376:	e00f      	b.n	8002398 <TASK_CarControl+0x148>
		case '4':
			Car_Move_Forward_High_Speed();
 8002378:	f7fe fee6 	bl	8001148 <Car_Move_Forward_High_Speed>
			break;
 800237c:	e00c      	b.n	8002398 <TASK_CarControl+0x148>
		case '5':
			//Notify the sendEspStatus task
			Car_Stop();
 800237e:	f7fe fff7 	bl	8001370 <Car_Stop>
			break;
 8002382:	e009      	b.n	8002398 <TASK_CarControl+0x148>
		case '6':
			Car_Move_Backward();
 8002384:	f7fe ff0e 	bl	80011a4 <Car_Move_Backward>
			break;
 8002388:	e006      	b.n	8002398 <TASK_CarControl+0x148>
		case '7':
			Car_Rotate_RightForward();
 800238a:	f7fe ff95 	bl	80012b8 <Car_Rotate_RightForward>
			break;
 800238e:	e003      	b.n	8002398 <TASK_CarControl+0x148>
		case '8':
			Car_Rotate_Right();
 8002390:	f7fe ff36 	bl	8001200 <Car_Rotate_Right>
			break;
 8002394:	bf00      	nop
 8002396:	e75f      	b.n	8002258 <TASK_CarControl+0x8>
		xTaskNotifyWait((uint32_t)NULL,(uint32_t)NULL,&Local_Notification_Value,portMAX_DELAY);
 8002398:	e75e      	b.n	8002258 <TASK_CarControl+0x8>
 800239a:	bf00      	nop
 800239c:	20000a04 	.word	0x20000a04

080023a0 <TASK_ESPSend_PeriodicData>:

		}
	}
}
void TASK_ESPSend_PeriodicData (void *pvParameters)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
	uint32_t Local_uint32NotificationValue;
	while(1)
 80023a8:	e7fe      	b.n	80023a8 <TASK_ESPSend_PeriodicData+0x8>
	...

080023ac <TASK_ESP_SendStatus>:


}

void TASK_ESP_SendStatus (void *pvParameters)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af02      	add	r7, sp, #8
 80023b2:	6078      	str	r0, [r7, #4]
	uint32_t Local_Notification_Value;

	BaseType_t Notify_Status;
	ESP_TX_Buffer_Status[0] = '%';
 80023b4:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <TASK_ESP_SendStatus+0x34>)
 80023b6:	2225      	movs	r2, #37	; 0x25
 80023b8:	701a      	strb	r2, [r3, #0]
	ESP_TX_Buffer_Status[3] = '$';
 80023ba:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <TASK_ESP_SendStatus+0x34>)
 80023bc:	2224      	movs	r2, #36	; 0x24
 80023be:	70da      	strb	r2, [r3, #3]
	while(1)
	{

		/*Waiting to be notified from the TASK_LightSensor */
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,0xffffffff,&Local_Notification_Value,portMAX_DELAY);
 80023c0:	f107 0308 	add.w	r3, r7, #8
 80023c4:	f04f 32ff 	mov.w	r2, #4294967295
 80023c8:	9200      	str	r2, [sp, #0]
 80023ca:	f04f 32ff 	mov.w	r2, #4294967295
 80023ce:	2100      	movs	r1, #0
 80023d0:	2000      	movs	r0, #0
 80023d2:	f006 fdeb 	bl	8008fac <xTaskGenericNotifyWait>
 80023d6:	60f8      	str	r0, [r7, #12]
		if(Notify_Status == pdTRUE  )
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2b01      	cmp	r3, #1
		Notify_Status = xTaskNotifyWait((uint32_t)NULL,0xffffffff,&Local_Notification_Value,portMAX_DELAY);
 80023dc:	e7f0      	b.n	80023c0 <TASK_ESP_SendStatus+0x14>
 80023de:	bf00      	nop
 80023e0:	2000030c 	.word	0x2000030c

080023e4 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
	/*Making the pointers points to the objects of the rx_buffer & tx_buffer instances*/
  _rx_buffer = &rx_buffer;
 80023e8:	4b0d      	ldr	r3, [pc, #52]	; (8002420 <Ringbuf_init+0x3c>)
 80023ea:	4a0e      	ldr	r2, [pc, #56]	; (8002424 <Ringbuf_init+0x40>)
 80023ec:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 80023ee:	4b0e      	ldr	r3, [pc, #56]	; (8002428 <Ringbuf_init+0x44>)
 80023f0:	4a0e      	ldr	r2, [pc, #56]	; (800242c <Ringbuf_init+0x48>)
 80023f2:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 80023f4:	4b0e      	ldr	r3, [pc, #56]	; (8002430 <Ringbuf_init+0x4c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	695a      	ldr	r2, [r3, #20]
 80023fa:	4b0d      	ldr	r3, [pc, #52]	; (8002430 <Ringbuf_init+0x4c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f042 0201 	orr.w	r2, r2, #1
 8002402:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8002404:	4b0a      	ldr	r3, [pc, #40]	; (8002430 <Ringbuf_init+0x4c>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	4b09      	ldr	r3, [pc, #36]	; (8002430 <Ringbuf_init+0x4c>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f042 0220 	orr.w	r2, r2, #32
 8002412:	60da      	str	r2, [r3, #12]
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	20000724 	.word	0x20000724
 8002424:	20000314 	.word	0x20000314
 8002428:	20000728 	.word	0x20000728
 800242c:	2000051c 	.word	0x2000051c
 8002430:	20000938 	.word	0x20000938

08002434 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	6039      	str	r1, [r7, #0]
 800243e:	71fb      	strb	r3, [r7, #7]
	 * increments by 1 for future storing, it doesnt coincide with the tail
	 * the % UART_BUFFER_SIZE checking if the index of the next storing procedure
	 * is bigger than the buffer size(ex this iteration stores in 512 byte and the next one
	 * will be in the 513 so i should reset the (i) to zero to repeat again)*/

  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002446:	3301      	adds	r3, #1
 8002448:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800244c:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	429a      	cmp	r2, r3
 8002458:	d009      	beq.n	800246e <store_char+0x3a>
  {
	  /*Storing the charachter in the recent head pointed location*/
    buffer->buffer[buffer->head] = c;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	79f9      	ldrb	r1, [r7, #7]
 8002464:	54d1      	strb	r1, [r2, r3]

    /*After storing the character, incrementing the head for the next storing */
    buffer->head = i;
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  }
}
 800246e:	bf00      	nop
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
	...

0800247c <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8002482:	4b13      	ldr	r3, [pc, #76]	; (80024d0 <Uart_read+0x54>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800248a:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <Uart_read+0x54>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002492:	429a      	cmp	r2, r3
 8002494:	d102      	bne.n	800249c <Uart_read+0x20>
  {
    return -1;
 8002496:	f04f 33ff 	mov.w	r3, #4294967295
 800249a:	e013      	b.n	80024c4 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 800249c:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <Uart_read+0x54>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <Uart_read+0x54>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80024a8:	5cd3      	ldrb	r3, [r2, r3]
 80024aa:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 80024ac:	4b08      	ldr	r3, [pc, #32]	; (80024d0 <Uart_read+0x54>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80024b4:	1c5a      	adds	r2, r3, #1
 80024b6:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <Uart_read+0x54>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024be:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    return c;
 80024c2:	79fb      	ldrb	r3, [r7, #7]
  }
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	20000724 	.word	0x20000724

080024d4 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 80024d8:	4b0a      	ldr	r3, [pc, #40]	; (8002504 <IsDataAvailable+0x30>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	4b08      	ldr	r3, [pc, #32]	; (8002504 <IsDataAvailable+0x30>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	20000724 	.word	0x20000724

08002508 <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 800250c:	4b0c      	ldr	r3, [pc, #48]	; (8002540 <Uart_peek+0x38>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002514:	4b0a      	ldr	r3, [pc, #40]	; (8002540 <Uart_peek+0x38>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800251c:	429a      	cmp	r2, r3
 800251e:	d102      	bne.n	8002526 <Uart_peek+0x1e>
  {
    return -1;
 8002520:	f04f 33ff 	mov.w	r3, #4294967295
 8002524:	e006      	b.n	8002534 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8002526:	4b06      	ldr	r3, [pc, #24]	; (8002540 <Uart_peek+0x38>)
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	4b05      	ldr	r3, [pc, #20]	; (8002540 <Uart_peek+0x38>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002532:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000724 	.word	0x20000724

08002544 <Copy_upto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 * Use it either after (IsDataAvailable) or after (Wait_for) functions
 */
int Copy_upto (char *string, char *buffertocopyinto)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
	int so_far =0;
 800254e:	2300      	movs	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f7fd fefc 	bl	8000350 <strlen>
 8002558:	4603      	mov	r3, r0
 800255a:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 800255c:	2300      	movs	r3, #0
 800255e:	613b      	str	r3, [r7, #16]

again:
	while (Uart_peek() != string[so_far])
 8002560:	e01e      	b.n	80025a0 <Copy_upto+0x5c>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8002562:	4b36      	ldr	r3, [pc, #216]	; (800263c <Copy_upto+0xf8>)
 8002564:	6819      	ldr	r1, [r3, #0]
 8002566:	4b35      	ldr	r3, [pc, #212]	; (800263c <Copy_upto+0xf8>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	6838      	ldr	r0, [r7, #0]
 8002572:	4403      	add	r3, r0
 8002574:	5c8a      	ldrb	r2, [r1, r2]
 8002576:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8002578:	4b30      	ldr	r3, [pc, #192]	; (800263c <Copy_upto+0xf8>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002580:	1c5a      	adds	r2, r3, #1
 8002582:	4b2e      	ldr	r3, [pc, #184]	; (800263c <Copy_upto+0xf8>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800258a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
			indx++;
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	3301      	adds	r3, #1
 8002592:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 8002594:	bf00      	nop
 8002596:	f7ff ff9d 	bl	80024d4 <IsDataAvailable>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d0fa      	beq.n	8002596 <Copy_upto+0x52>
	while (Uart_peek() != string[so_far])
 80025a0:	f7ff ffb2 	bl	8002508 <Uart_peek>
 80025a4:	4601      	mov	r1, r0
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	4413      	add	r3, r2
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	4299      	cmp	r1, r3
 80025b0:	d1d7      	bne.n	8002562 <Copy_upto+0x1e>

		}
	while (Uart_peek() == string [so_far])
 80025b2:	e027      	b.n	8002604 <Copy_upto+0xc0>
	{
		so_far++;
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	3301      	adds	r3, #1
 80025b8:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 80025ba:	f7ff ff5f 	bl	800247c <Uart_read>
 80025be:	4601      	mov	r1, r0
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	613a      	str	r2, [r7, #16]
 80025c6:	461a      	mov	r2, r3
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	4413      	add	r3, r2
 80025cc:	b2ca      	uxtb	r2, r1
 80025ce:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 80025d0:	697a      	ldr	r2, [r7, #20]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d101      	bne.n	80025dc <Copy_upto+0x98>
 80025d8:	2301      	movs	r3, #1
 80025da:	e02a      	b.n	8002632 <Copy_upto+0xee>
		timeout = TIMEOUT_DEF;
 80025dc:	4b18      	ldr	r3, [pc, #96]	; (8002640 <Copy_upto+0xfc>)
 80025de:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80025e2:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 80025e4:	bf00      	nop
 80025e6:	f7ff ff75 	bl	80024d4 <IsDataAvailable>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d103      	bne.n	80025f8 <Copy_upto+0xb4>
 80025f0:	4b13      	ldr	r3, [pc, #76]	; (8002640 <Copy_upto+0xfc>)
 80025f2:	881b      	ldrh	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d1f6      	bne.n	80025e6 <Copy_upto+0xa2>
		if (timeout == 0) return 0;
 80025f8:	4b11      	ldr	r3, [pc, #68]	; (8002640 <Copy_upto+0xfc>)
 80025fa:	881b      	ldrh	r3, [r3, #0]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <Copy_upto+0xc0>
 8002600:	2300      	movs	r3, #0
 8002602:	e016      	b.n	8002632 <Copy_upto+0xee>
	while (Uart_peek() == string [so_far])
 8002604:	f7ff ff80 	bl	8002508 <Uart_peek>
 8002608:	4601      	mov	r1, r0
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	4413      	add	r3, r2
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	4299      	cmp	r1, r3
 8002614:	d0ce      	beq.n	80025b4 <Copy_upto+0x70>
	}

	if (so_far != len)
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	429a      	cmp	r2, r3
 800261c:	d002      	beq.n	8002624 <Copy_upto+0xe0>
	{
		so_far = 0;
 800261e:	2300      	movs	r3, #0
 8002620:	617b      	str	r3, [r7, #20]
		goto again;
 8002622:	e79d      	b.n	8002560 <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 8002624:	697a      	ldr	r2, [r7, #20]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	429a      	cmp	r2, r3
 800262a:	d101      	bne.n	8002630 <Copy_upto+0xec>
 800262c:	2301      	movs	r3, #1
 800262e:	e000      	b.n	8002632 <Copy_upto+0xee>
	else return 0;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3718      	adds	r7, #24
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20000724 	.word	0x20000724
 8002640:	20000310 	.word	0x20000310

08002644 <Wait_for>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions
int Wait_for (char *string)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
	int so_far =0;
 800264c:	2300      	movs	r3, #0
 800264e:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7fd fe7d 	bl	8000350 <strlen>
 8002656:	4603      	mov	r3, r0
 8002658:	60bb      	str	r3, [r7, #8]

again:
	timeout = TIMEOUT_DEF;
 800265a:	4b3c      	ldr	r3, [pc, #240]	; (800274c <Wait_for+0x108>)
 800265c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002660:	801a      	strh	r2, [r3, #0]
	while ((!IsDataAvailable())&&timeout);  // let's wait for the data to show up
 8002662:	bf00      	nop
 8002664:	f7ff ff36 	bl	80024d4 <IsDataAvailable>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d103      	bne.n	8002676 <Wait_for+0x32>
 800266e:	4b37      	ldr	r3, [pc, #220]	; (800274c <Wait_for+0x108>)
 8002670:	881b      	ldrh	r3, [r3, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1f6      	bne.n	8002664 <Wait_for+0x20>
	if (timeout == 0) return 0;
 8002676:	4b35      	ldr	r3, [pc, #212]	; (800274c <Wait_for+0x108>)
 8002678:	881b      	ldrh	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d119      	bne.n	80026b2 <Wait_for+0x6e>
 800267e:	2300      	movs	r3, #0
 8002680:	e060      	b.n	8002744 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 8002682:	4b33      	ldr	r3, [pc, #204]	; (8002750 <Wait_for+0x10c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800268a:	4b31      	ldr	r3, [pc, #196]	; (8002750 <Wait_for+0x10c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002692:	429a      	cmp	r2, r3
 8002694:	d00b      	beq.n	80026ae <Wait_for+0x6a>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8002696:	4b2e      	ldr	r3, [pc, #184]	; (8002750 <Wait_for+0x10c>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800269e:	1c5a      	adds	r2, r3, #1
 80026a0:	4b2b      	ldr	r3, [pc, #172]	; (8002750 <Wait_for+0x10c>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80026ac:	e001      	b.n	80026b2 <Wait_for+0x6e>
		}

		else
		{
			return 0;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e048      	b.n	8002744 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 80026b2:	f7ff ff29 	bl	8002508 <Uart_peek>
 80026b6:	4601      	mov	r1, r0
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	4413      	add	r3, r2
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	4299      	cmp	r1, r3
 80026c2:	d1de      	bne.n	8002682 <Wait_for+0x3e>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 80026c4:	e027      	b.n	8002716 <Wait_for+0xd2>
	{
		// now we will peek for the other letters too
		so_far++;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	3301      	adds	r3, #1
 80026ca:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 80026cc:	4b20      	ldr	r3, [pc, #128]	; (8002750 <Wait_for+0x10c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80026d4:	1c5a      	adds	r2, r3, #1
 80026d6:	4b1e      	ldr	r3, [pc, #120]	; (8002750 <Wait_for+0x10c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026de:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		if (so_far == len) return 1;
 80026e2:	68fa      	ldr	r2, [r7, #12]
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d101      	bne.n	80026ee <Wait_for+0xaa>
 80026ea:	2301      	movs	r3, #1
 80026ec:	e02a      	b.n	8002744 <Wait_for+0x100>
		timeout = TIMEOUT_DEF;
 80026ee:	4b17      	ldr	r3, [pc, #92]	; (800274c <Wait_for+0x108>)
 80026f0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80026f4:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 80026f6:	bf00      	nop
 80026f8:	f7ff feec 	bl	80024d4 <IsDataAvailable>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d103      	bne.n	800270a <Wait_for+0xc6>
 8002702:	4b12      	ldr	r3, [pc, #72]	; (800274c <Wait_for+0x108>)
 8002704:	881b      	ldrh	r3, [r3, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1f6      	bne.n	80026f8 <Wait_for+0xb4>
		if (timeout == 0) return 0;
 800270a:	4b10      	ldr	r3, [pc, #64]	; (800274c <Wait_for+0x108>)
 800270c:	881b      	ldrh	r3, [r3, #0]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <Wait_for+0xd2>
 8002712:	2300      	movs	r3, #0
 8002714:	e016      	b.n	8002744 <Wait_for+0x100>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8002716:	f7ff fef7 	bl	8002508 <Uart_peek>
 800271a:	4601      	mov	r1, r0
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	4413      	add	r3, r2
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	4299      	cmp	r1, r3
 8002726:	d0ce      	beq.n	80026c6 <Wait_for+0x82>
	}

	if (so_far != len)
 8002728:	68fa      	ldr	r2, [r7, #12]
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	429a      	cmp	r2, r3
 800272e:	d002      	beq.n	8002736 <Wait_for+0xf2>
	{
		so_far = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	60fb      	str	r3, [r7, #12]
		goto again;
 8002734:	e791      	b.n	800265a <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	429a      	cmp	r2, r3
 800273c:	d101      	bne.n	8002742 <Wait_for+0xfe>
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <Wait_for+0x100>
	else return 0;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	20000310 	.word	0x20000310
 8002750:	20000724 	.word	0x20000724

08002754 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	f003 0320 	and.w	r3, r3, #32
 8002772:	2b00      	cmp	r3, #0
 8002774:	d013      	beq.n	800279e <Uart_isr+0x4a>
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	f003 0320 	and.w	r3, r3, #32
 800277c:	2b00      	cmp	r3, #0
 800277e:	d00e      	beq.n	800279e <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 800278e:	4b1e      	ldr	r3, [pc, #120]	; (8002808 <Uart_isr+0xb4>)
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	7bfb      	ldrb	r3, [r7, #15]
 8002794:	4611      	mov	r1, r2
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff fe4c 	bl	8002434 <store_char>
        return;
 800279c:	e031      	b.n	8002802 <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d02c      	beq.n	8002802 <Uart_isr+0xae>
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d027      	beq.n	8002802 <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 80027b2:	4b16      	ldr	r3, [pc, #88]	; (800280c <Uart_isr+0xb8>)
 80027b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80027b8:	4b14      	ldr	r3, [pc, #80]	; (800280c <Uart_isr+0xb8>)
 80027ba:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80027be:	429a      	cmp	r2, r3
 80027c0:	d108      	bne.n	80027d4 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027d0:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 80027d2:	e015      	b.n	8002800 <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 80027d4:	4b0d      	ldr	r3, [pc, #52]	; (800280c <Uart_isr+0xb8>)
 80027d6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80027da:	4a0c      	ldr	r2, [pc, #48]	; (800280c <Uart_isr+0xb8>)
 80027dc:	5cd3      	ldrb	r3, [r2, r3]
 80027de:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 80027e0:	4b0a      	ldr	r3, [pc, #40]	; (800280c <Uart_isr+0xb8>)
 80027e2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80027e6:	3301      	adds	r3, #1
 80027e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027ec:	4a07      	ldr	r2, [pc, #28]	; (800280c <Uart_isr+0xb8>)
 80027ee:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    	      huart->Instance->SR;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	7bba      	ldrb	r2, [r7, #14]
 80027fe:	605a      	str	r2, [r3, #4]
    	return;
 8002800:	bf00      	nop
    }
}
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	20000724 	.word	0x20000724
 800280c:	2000051c 	.word	0x2000051c

08002810 <Calculate_Car_Speed>:
#include "calculateSpeed.h"

extern uint32_t edges_counter;

float Calculate_Car_Speed()
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
	float Local_uint16Speed;
	Local_uint16Speed = (edges_counter/50)/(2000.0*60);
 8002816:	4b10      	ldr	r3, [pc, #64]	; (8002858 <Calculate_Car_Speed+0x48>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a10      	ldr	r2, [pc, #64]	; (800285c <Calculate_Car_Speed+0x4c>)
 800281c:	fba2 2303 	umull	r2, r3, r2, r3
 8002820:	091b      	lsrs	r3, r3, #4
 8002822:	4618      	mov	r0, r3
 8002824:	f7fd fede 	bl	80005e4 <__aeabi_ui2d>
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	4b0c      	ldr	r3, [pc, #48]	; (8002860 <Calculate_Car_Speed+0x50>)
 800282e:	f7fe f87d 	bl	800092c <__aeabi_ddiv>
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	4610      	mov	r0, r2
 8002838:	4619      	mov	r1, r3
 800283a:	f7fe fa45 	bl	8000cc8 <__aeabi_d2f>
 800283e:	4603      	mov	r3, r0
 8002840:	607b      	str	r3, [r7, #4]
	edges_counter=0;
 8002842:	4b05      	ldr	r3, [pc, #20]	; (8002858 <Calculate_Car_Speed+0x48>)
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
	return Local_uint16Speed;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	ee07 3a90 	vmov	s15, r3
}
 800284e:	eeb0 0a67 	vmov.f32	s0, s15
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	20000220 	.word	0x20000220
 800285c:	51eb851f 	.word	0x51eb851f
 8002860:	40fd4c00 	.word	0x40fd4c00

08002864 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08e      	sub	sp, #56	; 0x38
 8002868:	af02      	add	r7, sp, #8
	BaseType_t Status_ESP_Periodic;
	BaseType_t Status_ESP_Status;

	/*Creating SW Timers handle and id*/
	TimerHandle_t Handle_Timer_LCDBuzzer;
	uint8_t ID_TImer_LCDBuzzer = 3;
 800286a:	2303      	movs	r3, #3
 800286c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800286e:	f001 f90b 	bl	8003a88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002872:	f000 f8db 	bl	8002a2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002876:	f000 fb9d 	bl	8002fb4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800287a:	f000 f943 	bl	8002b04 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800287e:	f000 fb1b 	bl	8002eb8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002882:	f000 fb43 	bl	8002f0c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8002886:	f000 f999 	bl	8002bbc <MX_TIM2_Init>
  MX_I2C3_Init();
 800288a:	f000 f969 	bl	8002b60 <MX_I2C3_Init>
  MX_TIM3_Init();
 800288e:	f000 f9f5 	bl	8002c7c <MX_TIM3_Init>
  MX_UART5_Init();
 8002892:	f000 fae7 	bl	8002e64 <MX_UART5_Init>
  MX_TIM6_Init();
 8002896:	f000 fa6b 	bl	8002d70 <MX_TIM6_Init>
  MX_TIM12_Init();
 800289a:	f000 fa9f 	bl	8002ddc <MX_TIM12_Init>
  MX_USART6_UART_Init();
 800289e:	f000 fb5f 	bl	8002f60 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
	/********************************Hardware_Initializing*********************************************/
	GPS_voidInit(); // Note that LCD_Init is included in this API
 80028a2:	f7fe fe3d 	bl	8001520 <GPS_voidInit>

	/********************************Interrupts_Starting***********************************************/
	HAL_UART_Receive_IT(&huart3,&received_char , 1);
 80028a6:	2201      	movs	r2, #1
 80028a8:	494c      	ldr	r1, [pc, #304]	; (80029dc <main+0x178>)
 80028aa:	484d      	ldr	r0, [pc, #308]	; (80029e0 <main+0x17c>)
 80028ac:	f004 f931 	bl	8006b12 <HAL_UART_Receive_IT>
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 80028b0:	4b4c      	ldr	r3, [pc, #304]	; (80029e4 <main+0x180>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	4b4b      	ldr	r3, [pc, #300]	; (80029e4 <main+0x180>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0201 	orr.w	r2, r2, #1
 80028be:	60da      	str	r2, [r3, #12]
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80028c0:	2100      	movs	r1, #0
 80028c2:	4848      	ldr	r0, [pc, #288]	; (80029e4 <main+0x180>)
 80028c4:	f003 f8fc 	bl	8005ac0 <HAL_TIM_IC_Start_IT>
//	SEGGER_SYSVIEW_Conf();
//
//	SEGGER_SYSVIEW_Start();

	/************************************SW_Timers-Creation********************************************/
	Handle_Timer_LCDBuzzer= xTimerCreate("Timer_LCDBuzzer", pdMS_TO_TICKS(5000), pdFALSE, &ID_TImer_LCDBuzzer, CallBack_TimerLCDBuzzer);
 80028c8:	1cfb      	adds	r3, r7, #3
 80028ca:	4a47      	ldr	r2, [pc, #284]	; (80029e8 <main+0x184>)
 80028cc:	9200      	str	r2, [sp, #0]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f241 3188 	movw	r1, #5000	; 0x1388
 80028d4:	4845      	ldr	r0, [pc, #276]	; (80029ec <main+0x188>)
 80028d6:	f006 ff45 	bl	8009764 <xTimerCreate>
 80028da:	62f8      	str	r0, [r7, #44]	; 0x2c

	/************************************TASKS_Creation************************************************/
	Status_GPS = xTaskCreate(TASK_GPS, "GPS", 150, NULL, Priority_TASK_GPS, &Handle_GPS);
 80028dc:	4b44      	ldr	r3, [pc, #272]	; (80029f0 <main+0x18c>)
 80028de:	9301      	str	r3, [sp, #4]
 80028e0:	2302      	movs	r3, #2
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	2300      	movs	r3, #0
 80028e6:	2296      	movs	r2, #150	; 0x96
 80028e8:	4942      	ldr	r1, [pc, #264]	; (80029f4 <main+0x190>)
 80028ea:	4843      	ldr	r0, [pc, #268]	; (80029f8 <main+0x194>)
 80028ec:	f005 fbfc 	bl	80080e8 <xTaskCreate>
 80028f0:	62b8      	str	r0, [r7, #40]	; 0x28

	configASSERT(Status_GPS==pdPASS);
 80028f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d00a      	beq.n	800290e <main+0xaa>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80028f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028fc:	f383 8811 	msr	BASEPRI, r3
 8002900:	f3bf 8f6f 	isb	sy
 8002904:	f3bf 8f4f 	dsb	sy
 8002908:	617b      	str	r3, [r7, #20]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800290a:	bf00      	nop
 800290c:	e7fe      	b.n	800290c <main+0xa8>

	Status_LCDBuzzer = xTaskCreate(TASK_LCDBuzzer, "LCDBuzzer", 200, NULL, Priority_TASK_LCDBuzzer, &Handle_LCDBuzzer);
 800290e:	4b3b      	ldr	r3, [pc, #236]	; (80029fc <main+0x198>)
 8002910:	9301      	str	r3, [sp, #4]
 8002912:	2302      	movs	r3, #2
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	2300      	movs	r3, #0
 8002918:	22c8      	movs	r2, #200	; 0xc8
 800291a:	4939      	ldr	r1, [pc, #228]	; (8002a00 <main+0x19c>)
 800291c:	4839      	ldr	r0, [pc, #228]	; (8002a04 <main+0x1a0>)
 800291e:	f005 fbe3 	bl	80080e8 <xTaskCreate>
 8002922:	6278      	str	r0, [r7, #36]	; 0x24

	configASSERT(Status_LCDBuzzer==pdPASS);
 8002924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002926:	2b01      	cmp	r3, #1
 8002928:	d00a      	beq.n	8002940 <main+0xdc>
        __asm volatile
 800292a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800292e:	f383 8811 	msr	BASEPRI, r3
 8002932:	f3bf 8f6f 	isb	sy
 8002936:	f3bf 8f4f 	dsb	sy
 800293a:	613b      	str	r3, [r7, #16]
    }
 800293c:	bf00      	nop
 800293e:	e7fe      	b.n	800293e <main+0xda>

	Status_CarControl = xTaskCreate(TASK_CarControl, "CarControl", 200, NULL, Priority_TASK_CarControl, &Handle_CarControl);
 8002940:	4b31      	ldr	r3, [pc, #196]	; (8002a08 <main+0x1a4>)
 8002942:	9301      	str	r3, [sp, #4]
 8002944:	2302      	movs	r3, #2
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	2300      	movs	r3, #0
 800294a:	22c8      	movs	r2, #200	; 0xc8
 800294c:	492f      	ldr	r1, [pc, #188]	; (8002a0c <main+0x1a8>)
 800294e:	4830      	ldr	r0, [pc, #192]	; (8002a10 <main+0x1ac>)
 8002950:	f005 fbca 	bl	80080e8 <xTaskCreate>
 8002954:	6238      	str	r0, [r7, #32]

	configASSERT(Status_CarControl==pdPASS);
 8002956:	6a3b      	ldr	r3, [r7, #32]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d00a      	beq.n	8002972 <main+0x10e>
        __asm volatile
 800295c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002960:	f383 8811 	msr	BASEPRI, r3
 8002964:	f3bf 8f6f 	isb	sy
 8002968:	f3bf 8f4f 	dsb	sy
 800296c:	60fb      	str	r3, [r7, #12]
    }
 800296e:	bf00      	nop
 8002970:	e7fe      	b.n	8002970 <main+0x10c>

	Status_ESP_Periodic = xTaskCreate(TASK_ESPSend_PeriodicData, "ESP_Periodic", 200, NULL, Priority_TASK_ESP_Periodic, &Handle_ESP_Periodic);
 8002972:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <main+0x1b0>)
 8002974:	9301      	str	r3, [sp, #4]
 8002976:	2302      	movs	r3, #2
 8002978:	9300      	str	r3, [sp, #0]
 800297a:	2300      	movs	r3, #0
 800297c:	22c8      	movs	r2, #200	; 0xc8
 800297e:	4926      	ldr	r1, [pc, #152]	; (8002a18 <main+0x1b4>)
 8002980:	4826      	ldr	r0, [pc, #152]	; (8002a1c <main+0x1b8>)
 8002982:	f005 fbb1 	bl	80080e8 <xTaskCreate>
 8002986:	61f8      	str	r0, [r7, #28]

	configASSERT(Status_ESP_Periodic==pdPASS);
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d00a      	beq.n	80029a4 <main+0x140>
        __asm volatile
 800298e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002992:	f383 8811 	msr	BASEPRI, r3
 8002996:	f3bf 8f6f 	isb	sy
 800299a:	f3bf 8f4f 	dsb	sy
 800299e:	60bb      	str	r3, [r7, #8]
    }
 80029a0:	bf00      	nop
 80029a2:	e7fe      	b.n	80029a2 <main+0x13e>

	Status_ESP_Status = xTaskCreate(TASK_ESP_SendStatus, "ESP_Status", 200, NULL, Priority_TASK_ESP_Status, &Handle_ESP_Status);
 80029a4:	4b1e      	ldr	r3, [pc, #120]	; (8002a20 <main+0x1bc>)
 80029a6:	9301      	str	r3, [sp, #4]
 80029a8:	2301      	movs	r3, #1
 80029aa:	9300      	str	r3, [sp, #0]
 80029ac:	2300      	movs	r3, #0
 80029ae:	22c8      	movs	r2, #200	; 0xc8
 80029b0:	491c      	ldr	r1, [pc, #112]	; (8002a24 <main+0x1c0>)
 80029b2:	481d      	ldr	r0, [pc, #116]	; (8002a28 <main+0x1c4>)
 80029b4:	f005 fb98 	bl	80080e8 <xTaskCreate>
 80029b8:	61b8      	str	r0, [r7, #24]

	configASSERT(Status_ESP_Status==pdPASS);
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d00a      	beq.n	80029d6 <main+0x172>
        __asm volatile
 80029c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029c4:	f383 8811 	msr	BASEPRI, r3
 80029c8:	f3bf 8f6f 	isb	sy
 80029cc:	f3bf 8f4f 	dsb	sy
 80029d0:	607b      	str	r3, [r7, #4]
    }
 80029d2:	bf00      	nop
 80029d4:	e7fe      	b.n	80029d4 <main+0x170>

	/**********************************Schedular_Starting********************************************/
	vTaskStartScheduler();
 80029d6:	f005 fd47 	bl	8008468 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80029da:	e7fe      	b.n	80029da <main+0x176>
 80029dc:	20000a04 	.word	0x20000a04
 80029e0:	2000097c 	.word	0x2000097c
 80029e4:	200007d4 	.word	0x200007d4
 80029e8:	08001131 	.word	0x08001131
 80029ec:	0800f8e4 	.word	0x0800f8e4
 80029f0:	20000214 	.word	0x20000214
 80029f4:	0800f8f4 	.word	0x0800f8f4
 80029f8:	080021c5 	.word	0x080021c5
 80029fc:	2000020c 	.word	0x2000020c
 8002a00:	0800f8f8 	.word	0x0800f8f8
 8002a04:	0800221d 	.word	0x0800221d
 8002a08:	20000210 	.word	0x20000210
 8002a0c:	0800f904 	.word	0x0800f904
 8002a10:	08002251 	.word	0x08002251
 8002a14:	20000218 	.word	0x20000218
 8002a18:	0800f910 	.word	0x0800f910
 8002a1c:	080023a1 	.word	0x080023a1
 8002a20:	2000021c 	.word	0x2000021c
 8002a24:	0800f920 	.word	0x0800f920
 8002a28:	080023ad 	.word	0x080023ad

08002a2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b094      	sub	sp, #80	; 0x50
 8002a30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a32:	f107 031c 	add.w	r3, r7, #28
 8002a36:	2234      	movs	r2, #52	; 0x34
 8002a38:	2100      	movs	r1, #0
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f009 fff9 	bl	800ca32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a40:	f107 0308 	add.w	r3, r7, #8
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	60da      	str	r2, [r3, #12]
 8002a4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a50:	2300      	movs	r3, #0
 8002a52:	607b      	str	r3, [r7, #4]
 8002a54:	4b29      	ldr	r3, [pc, #164]	; (8002afc <SystemClock_Config+0xd0>)
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	4a28      	ldr	r2, [pc, #160]	; (8002afc <SystemClock_Config+0xd0>)
 8002a5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a5e:	6413      	str	r3, [r2, #64]	; 0x40
 8002a60:	4b26      	ldr	r3, [pc, #152]	; (8002afc <SystemClock_Config+0xd0>)
 8002a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a68:	607b      	str	r3, [r7, #4]
 8002a6a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	603b      	str	r3, [r7, #0]
 8002a70:	4b23      	ldr	r3, [pc, #140]	; (8002b00 <SystemClock_Config+0xd4>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a78:	4a21      	ldr	r2, [pc, #132]	; (8002b00 <SystemClock_Config+0xd4>)
 8002a7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a7e:	6013      	str	r3, [r2, #0]
 8002a80:	4b1f      	ldr	r3, [pc, #124]	; (8002b00 <SystemClock_Config+0xd4>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a88:	603b      	str	r3, [r7, #0]
 8002a8a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a90:	2301      	movs	r3, #1
 8002a92:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a94:	2310      	movs	r3, #16
 8002a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a98:	2302      	movs	r3, #2
 8002a9a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002aa0:	2308      	movs	r3, #8
 8002aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 64;
 8002aa4:	2340      	movs	r3, #64	; 0x40
 8002aa6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002aac:	2302      	movs	r3, #2
 8002aae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ab4:	f107 031c 	add.w	r3, r7, #28
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f002 facb 	bl	8005054 <HAL_RCC_OscConfig>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002ac4:	f000 fb16 	bl	80030f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ac8:	230f      	movs	r3, #15
 8002aca:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002acc:	2302      	movs	r3, #2
 8002ace:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8002ad0:	2380      	movs	r3, #128	; 0x80
 8002ad2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002adc:	f107 0308 	add.w	r3, r7, #8
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f001 ffc0 	bl	8004a68 <HAL_RCC_ClockConfig>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002aee:	f000 fb01 	bl	80030f4 <Error_Handler>
  }
}
 8002af2:	bf00      	nop
 8002af4:	3750      	adds	r7, #80	; 0x50
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	40023800 	.word	0x40023800
 8002b00:	40007000 	.word	0x40007000

08002b04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b08:	4b13      	ldr	r3, [pc, #76]	; (8002b58 <MX_I2C1_Init+0x54>)
 8002b0a:	4a14      	ldr	r2, [pc, #80]	; (8002b5c <MX_I2C1_Init+0x58>)
 8002b0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 1000;
 8002b0e:	4b12      	ldr	r3, [pc, #72]	; (8002b58 <MX_I2C1_Init+0x54>)
 8002b10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b14:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b16:	4b10      	ldr	r3, [pc, #64]	; (8002b58 <MX_I2C1_Init+0x54>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002b1c:	4b0e      	ldr	r3, [pc, #56]	; (8002b58 <MX_I2C1_Init+0x54>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b22:	4b0d      	ldr	r3, [pc, #52]	; (8002b58 <MX_I2C1_Init+0x54>)
 8002b24:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b28:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b2a:	4b0b      	ldr	r3, [pc, #44]	; (8002b58 <MX_I2C1_Init+0x54>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002b30:	4b09      	ldr	r3, [pc, #36]	; (8002b58 <MX_I2C1_Init+0x54>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b36:	4b08      	ldr	r3, [pc, #32]	; (8002b58 <MX_I2C1_Init+0x54>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b3c:	4b06      	ldr	r3, [pc, #24]	; (8002b58 <MX_I2C1_Init+0x54>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b42:	4805      	ldr	r0, [pc, #20]	; (8002b58 <MX_I2C1_Init+0x54>)
 8002b44:	f001 fb28 	bl	8004198 <HAL_I2C_Init>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8002b4e:	f000 fad1 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b52:	bf00      	nop
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	2000072c 	.word	0x2000072c
 8002b5c:	40005400 	.word	0x40005400

08002b60 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002b64:	4b12      	ldr	r3, [pc, #72]	; (8002bb0 <MX_I2C3_Init+0x50>)
 8002b66:	4a13      	ldr	r2, [pc, #76]	; (8002bb4 <MX_I2C3_Init+0x54>)
 8002b68:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002b6a:	4b11      	ldr	r3, [pc, #68]	; (8002bb0 <MX_I2C3_Init+0x50>)
 8002b6c:	4a12      	ldr	r2, [pc, #72]	; (8002bb8 <MX_I2C3_Init+0x58>)
 8002b6e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b70:	4b0f      	ldr	r3, [pc, #60]	; (8002bb0 <MX_I2C3_Init+0x50>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002b76:	4b0e      	ldr	r3, [pc, #56]	; (8002bb0 <MX_I2C3_Init+0x50>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b7c:	4b0c      	ldr	r3, [pc, #48]	; (8002bb0 <MX_I2C3_Init+0x50>)
 8002b7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b82:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b84:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <MX_I2C3_Init+0x50>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002b8a:	4b09      	ldr	r3, [pc, #36]	; (8002bb0 <MX_I2C3_Init+0x50>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b90:	4b07      	ldr	r3, [pc, #28]	; (8002bb0 <MX_I2C3_Init+0x50>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b96:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <MX_I2C3_Init+0x50>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002b9c:	4804      	ldr	r0, [pc, #16]	; (8002bb0 <MX_I2C3_Init+0x50>)
 8002b9e:	f001 fafb 	bl	8004198 <HAL_I2C_Init>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002ba8:	f000 faa4 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002bac:	bf00      	nop
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	20000780 	.word	0x20000780
 8002bb4:	40005c00 	.word	0x40005c00
 8002bb8:	000186a0 	.word	0x000186a0

08002bbc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bc2:	f107 0310 	add.w	r3, r7, #16
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	601a      	str	r2, [r3, #0]
 8002bca:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002bcc:	463b      	mov	r3, r7
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	605a      	str	r2, [r3, #4]
 8002bd4:	609a      	str	r2, [r3, #8]
 8002bd6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002bd8:	4b27      	ldr	r3, [pc, #156]	; (8002c78 <MX_TIM2_Init+0xbc>)
 8002bda:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bde:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15999;
 8002be0:	4b25      	ldr	r3, [pc, #148]	; (8002c78 <MX_TIM2_Init+0xbc>)
 8002be2:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8002be6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002be8:	4b23      	ldr	r3, [pc, #140]	; (8002c78 <MX_TIM2_Init+0xbc>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 12000;
 8002bee:	4b22      	ldr	r3, [pc, #136]	; (8002c78 <MX_TIM2_Init+0xbc>)
 8002bf0:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8002bf4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bf6:	4b20      	ldr	r3, [pc, #128]	; (8002c78 <MX_TIM2_Init+0xbc>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bfc:	4b1e      	ldr	r3, [pc, #120]	; (8002c78 <MX_TIM2_Init+0xbc>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002c02:	481d      	ldr	r0, [pc, #116]	; (8002c78 <MX_TIM2_Init+0xbc>)
 8002c04:	f002 ff0c 	bl	8005a20 <HAL_TIM_IC_Init>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002c0e:	f000 fa71 	bl	80030f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c12:	2300      	movs	r3, #0
 8002c14:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c16:	2300      	movs	r3, #0
 8002c18:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c1a:	f107 0310 	add.w	r3, r7, #16
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4815      	ldr	r0, [pc, #84]	; (8002c78 <MX_TIM2_Init+0xbc>)
 8002c22:	f003 fe99 	bl	8006958 <HAL_TIMEx_MasterConfigSynchronization>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002c2c:	f000 fa62 	bl	80030f4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002c30:	230a      	movs	r3, #10
 8002c32:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002c34:	2301      	movs	r3, #1
 8002c36:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002c40:	463b      	mov	r3, r7
 8002c42:	2200      	movs	r2, #0
 8002c44:	4619      	mov	r1, r3
 8002c46:	480c      	ldr	r0, [pc, #48]	; (8002c78 <MX_TIM2_Init+0xbc>)
 8002c48:	f003 f96a 	bl	8005f20 <HAL_TIM_IC_ConfigChannel>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002c52:	f000 fa4f 	bl	80030f4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002c56:	2300      	movs	r3, #0
 8002c58:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002c5a:	463b      	mov	r3, r7
 8002c5c:	2204      	movs	r2, #4
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4805      	ldr	r0, [pc, #20]	; (8002c78 <MX_TIM2_Init+0xbc>)
 8002c62:	f003 f95d 	bl	8005f20 <HAL_TIM_IC_ConfigChannel>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002c6c:	f000 fa42 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c70:	bf00      	nop
 8002c72:	3718      	adds	r7, #24
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	200007d4 	.word	0x200007d4

08002c7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b08a      	sub	sp, #40	; 0x28
 8002c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c82:	f107 0320 	add.w	r3, r7, #32
 8002c86:	2200      	movs	r2, #0
 8002c88:	601a      	str	r2, [r3, #0]
 8002c8a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c8c:	1d3b      	adds	r3, r7, #4
 8002c8e:	2200      	movs	r2, #0
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	605a      	str	r2, [r3, #4]
 8002c94:	609a      	str	r2, [r3, #8]
 8002c96:	60da      	str	r2, [r3, #12]
 8002c98:	611a      	str	r2, [r3, #16]
 8002c9a:	615a      	str	r2, [r3, #20]
 8002c9c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002c9e:	4b32      	ldr	r3, [pc, #200]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002ca0:	4a32      	ldr	r2, [pc, #200]	; (8002d6c <MX_TIM3_Init+0xf0>)
 8002ca2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 320-1;
 8002ca4:	4b30      	ldr	r3, [pc, #192]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002ca6:	f240 123f 	movw	r2, #319	; 0x13f
 8002caa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cac:	4b2e      	ldr	r3, [pc, #184]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002cb2:	4b2d      	ldr	r3, [pc, #180]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002cb4:	2263      	movs	r2, #99	; 0x63
 8002cb6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cb8:	4b2b      	ldr	r3, [pc, #172]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cbe:	4b2a      	ldr	r3, [pc, #168]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002cc4:	4828      	ldr	r0, [pc, #160]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002cc6:	f002 fd23 	bl	8005710 <HAL_TIM_PWM_Init>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002cd0:	f000 fa10 	bl	80030f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002cdc:	f107 0320 	add.w	r3, r7, #32
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	4821      	ldr	r0, [pc, #132]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002ce4:	f003 fe38 	bl	8006958 <HAL_TIMEx_MasterConfigSynchronization>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002cee:	f000 fa01 	bl	80030f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002cf2:	2360      	movs	r3, #96	; 0x60
 8002cf4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d02:	1d3b      	adds	r3, r7, #4
 8002d04:	2200      	movs	r2, #0
 8002d06:	4619      	mov	r1, r3
 8002d08:	4817      	ldr	r0, [pc, #92]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002d0a:	f003 f9a5 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002d14:	f000 f9ee 	bl	80030f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d18:	1d3b      	adds	r3, r7, #4
 8002d1a:	2204      	movs	r2, #4
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	4812      	ldr	r0, [pc, #72]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002d20:	f003 f99a 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002d2a:	f000 f9e3 	bl	80030f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d2e:	1d3b      	adds	r3, r7, #4
 8002d30:	2208      	movs	r2, #8
 8002d32:	4619      	mov	r1, r3
 8002d34:	480c      	ldr	r0, [pc, #48]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002d36:	f003 f98f 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8002d40:	f000 f9d8 	bl	80030f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002d44:	1d3b      	adds	r3, r7, #4
 8002d46:	220c      	movs	r2, #12
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4807      	ldr	r0, [pc, #28]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002d4c:	f003 f984 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 8002d50:	4603      	mov	r3, r0
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8002d56:	f000 f9cd 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002d5a:	4803      	ldr	r0, [pc, #12]	; (8002d68 <MX_TIM3_Init+0xec>)
 8002d5c:	f000 fb3c 	bl	80033d8 <HAL_TIM_MspPostInit>

}
 8002d60:	bf00      	nop
 8002d62:	3728      	adds	r7, #40	; 0x28
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	2000081c 	.word	0x2000081c
 8002d6c:	40000400 	.word	0x40000400

08002d70 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d76:	463b      	mov	r3, r7
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002d7e:	4b15      	ldr	r3, [pc, #84]	; (8002dd4 <MX_TIM6_Init+0x64>)
 8002d80:	4a15      	ldr	r2, [pc, #84]	; (8002dd8 <MX_TIM6_Init+0x68>)
 8002d82:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002d84:	4b13      	ldr	r3, [pc, #76]	; (8002dd4 <MX_TIM6_Init+0x64>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d8a:	4b12      	ldr	r3, [pc, #72]	; (8002dd4 <MX_TIM6_Init+0x64>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002d90:	4b10      	ldr	r3, [pc, #64]	; (8002dd4 <MX_TIM6_Init+0x64>)
 8002d92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d96:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d98:	4b0e      	ldr	r3, [pc, #56]	; (8002dd4 <MX_TIM6_Init+0x64>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002d9e:	480d      	ldr	r0, [pc, #52]	; (8002dd4 <MX_TIM6_Init+0x64>)
 8002da0:	f002 fbf6 	bl	8005590 <HAL_TIM_Base_Init>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d001      	beq.n	8002dae <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002daa:	f000 f9a3 	bl	80030f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dae:	2300      	movs	r3, #0
 8002db0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002db2:	2300      	movs	r3, #0
 8002db4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002db6:	463b      	mov	r3, r7
 8002db8:	4619      	mov	r1, r3
 8002dba:	4806      	ldr	r0, [pc, #24]	; (8002dd4 <MX_TIM6_Init+0x64>)
 8002dbc:	f003 fdcc 	bl	8006958 <HAL_TIMEx_MasterConfigSynchronization>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d001      	beq.n	8002dca <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002dc6:	f000 f995 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	20000864 	.word	0x20000864
 8002dd8:	40001000 	.word	0x40001000

08002ddc <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b088      	sub	sp, #32
 8002de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002de2:	1d3b      	adds	r3, r7, #4
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	605a      	str	r2, [r3, #4]
 8002dea:	609a      	str	r2, [r3, #8]
 8002dec:	60da      	str	r2, [r3, #12]
 8002dee:	611a      	str	r2, [r3, #16]
 8002df0:	615a      	str	r2, [r3, #20]
 8002df2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002df4:	4b19      	ldr	r3, [pc, #100]	; (8002e5c <MX_TIM12_Init+0x80>)
 8002df6:	4a1a      	ldr	r2, [pc, #104]	; (8002e60 <MX_TIM12_Init+0x84>)
 8002df8:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 160-1;
 8002dfa:	4b18      	ldr	r3, [pc, #96]	; (8002e5c <MX_TIM12_Init+0x80>)
 8002dfc:	229f      	movs	r2, #159	; 0x9f
 8002dfe:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e00:	4b16      	ldr	r3, [pc, #88]	; (8002e5c <MX_TIM12_Init+0x80>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 100-1;
 8002e06:	4b15      	ldr	r3, [pc, #84]	; (8002e5c <MX_TIM12_Init+0x80>)
 8002e08:	2263      	movs	r2, #99	; 0x63
 8002e0a:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e0c:	4b13      	ldr	r3, [pc, #76]	; (8002e5c <MX_TIM12_Init+0x80>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e12:	4b12      	ldr	r3, [pc, #72]	; (8002e5c <MX_TIM12_Init+0x80>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002e18:	4810      	ldr	r0, [pc, #64]	; (8002e5c <MX_TIM12_Init+0x80>)
 8002e1a:	f002 fc79 	bl	8005710 <HAL_TIM_PWM_Init>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <MX_TIM12_Init+0x4c>
  {
    Error_Handler();
 8002e24:	f000 f966 	bl	80030f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e28:	2360      	movs	r3, #96	; 0x60
 8002e2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e30:	2300      	movs	r3, #0
 8002e32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e34:	2300      	movs	r3, #0
 8002e36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e38:	1d3b      	adds	r3, r7, #4
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4807      	ldr	r0, [pc, #28]	; (8002e5c <MX_TIM12_Init+0x80>)
 8002e40:	f003 f90a 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 8002e4a:	f000 f953 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8002e4e:	4803      	ldr	r0, [pc, #12]	; (8002e5c <MX_TIM12_Init+0x80>)
 8002e50:	f000 fac2 	bl	80033d8 <HAL_TIM_MspPostInit>

}
 8002e54:	bf00      	nop
 8002e56:	3720      	adds	r7, #32
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	200008ac 	.word	0x200008ac
 8002e60:	40001800 	.word	0x40001800

08002e64 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002e68:	4b11      	ldr	r3, [pc, #68]	; (8002eb0 <MX_UART5_Init+0x4c>)
 8002e6a:	4a12      	ldr	r2, [pc, #72]	; (8002eb4 <MX_UART5_Init+0x50>)
 8002e6c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002e6e:	4b10      	ldr	r3, [pc, #64]	; (8002eb0 <MX_UART5_Init+0x4c>)
 8002e70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e74:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002e76:	4b0e      	ldr	r3, [pc, #56]	; (8002eb0 <MX_UART5_Init+0x4c>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002e7c:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <MX_UART5_Init+0x4c>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002e82:	4b0b      	ldr	r3, [pc, #44]	; (8002eb0 <MX_UART5_Init+0x4c>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002e88:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <MX_UART5_Init+0x4c>)
 8002e8a:	220c      	movs	r2, #12
 8002e8c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e8e:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <MX_UART5_Init+0x4c>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e94:	4b06      	ldr	r3, [pc, #24]	; (8002eb0 <MX_UART5_Init+0x4c>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002e9a:	4805      	ldr	r0, [pc, #20]	; (8002eb0 <MX_UART5_Init+0x4c>)
 8002e9c:	f003 fdec 	bl	8006a78 <HAL_UART_Init>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8002ea6:	f000 f925 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002eaa:	bf00      	nop
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	200008f4 	.word	0x200008f4
 8002eb4:	40005000 	.word	0x40005000

08002eb8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ebc:	4b11      	ldr	r3, [pc, #68]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ebe:	4a12      	ldr	r2, [pc, #72]	; (8002f08 <MX_USART1_UART_Init+0x50>)
 8002ec0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002ec2:	4b10      	ldr	r3, [pc, #64]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ec4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002ec8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eca:	4b0e      	ldr	r3, [pc, #56]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ed0:	4b0c      	ldr	r3, [pc, #48]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ed6:	4b0b      	ldr	r3, [pc, #44]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002edc:	4b09      	ldr	r3, [pc, #36]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ede:	220c      	movs	r2, #12
 8002ee0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ee2:	4b08      	ldr	r3, [pc, #32]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ee8:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002eee:	4805      	ldr	r0, [pc, #20]	; (8002f04 <MX_USART1_UART_Init+0x4c>)
 8002ef0:	f003 fdc2 	bl	8006a78 <HAL_UART_Init>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002efa:	f000 f8fb 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	20000938 	.word	0x20000938
 8002f08:	40011000 	.word	0x40011000

08002f0c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002f10:	4b11      	ldr	r3, [pc, #68]	; (8002f58 <MX_USART3_UART_Init+0x4c>)
 8002f12:	4a12      	ldr	r2, [pc, #72]	; (8002f5c <MX_USART3_UART_Init+0x50>)
 8002f14:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002f16:	4b10      	ldr	r3, [pc, #64]	; (8002f58 <MX_USART3_UART_Init+0x4c>)
 8002f18:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002f1c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f1e:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <MX_USART3_UART_Init+0x4c>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f24:	4b0c      	ldr	r3, [pc, #48]	; (8002f58 <MX_USART3_UART_Init+0x4c>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f2a:	4b0b      	ldr	r3, [pc, #44]	; (8002f58 <MX_USART3_UART_Init+0x4c>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f30:	4b09      	ldr	r3, [pc, #36]	; (8002f58 <MX_USART3_UART_Init+0x4c>)
 8002f32:	220c      	movs	r2, #12
 8002f34:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f36:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <MX_USART3_UART_Init+0x4c>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f3c:	4b06      	ldr	r3, [pc, #24]	; (8002f58 <MX_USART3_UART_Init+0x4c>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f42:	4805      	ldr	r0, [pc, #20]	; (8002f58 <MX_USART3_UART_Init+0x4c>)
 8002f44:	f003 fd98 	bl	8006a78 <HAL_UART_Init>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002f4e:	f000 f8d1 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002f52:	bf00      	nop
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	2000097c 	.word	0x2000097c
 8002f5c:	40004800 	.word	0x40004800

08002f60 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002f64:	4b11      	ldr	r3, [pc, #68]	; (8002fac <MX_USART6_UART_Init+0x4c>)
 8002f66:	4a12      	ldr	r2, [pc, #72]	; (8002fb0 <MX_USART6_UART_Init+0x50>)
 8002f68:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002f6a:	4b10      	ldr	r3, [pc, #64]	; (8002fac <MX_USART6_UART_Init+0x4c>)
 8002f6c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002f70:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002f72:	4b0e      	ldr	r3, [pc, #56]	; (8002fac <MX_USART6_UART_Init+0x4c>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002f78:	4b0c      	ldr	r3, [pc, #48]	; (8002fac <MX_USART6_UART_Init+0x4c>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <MX_USART6_UART_Init+0x4c>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002f84:	4b09      	ldr	r3, [pc, #36]	; (8002fac <MX_USART6_UART_Init+0x4c>)
 8002f86:	220c      	movs	r2, #12
 8002f88:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f8a:	4b08      	ldr	r3, [pc, #32]	; (8002fac <MX_USART6_UART_Init+0x4c>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f90:	4b06      	ldr	r3, [pc, #24]	; (8002fac <MX_USART6_UART_Init+0x4c>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002f96:	4805      	ldr	r0, [pc, #20]	; (8002fac <MX_USART6_UART_Init+0x4c>)
 8002f98:	f003 fd6e 	bl	8006a78 <HAL_UART_Init>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002fa2:	f000 f8a7 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	200009c0 	.word	0x200009c0
 8002fb0:	40011400 	.word	0x40011400

08002fb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b08a      	sub	sp, #40	; 0x28
 8002fb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fba:	f107 0314 	add.w	r3, r7, #20
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	605a      	str	r2, [r3, #4]
 8002fc4:	609a      	str	r2, [r3, #8]
 8002fc6:	60da      	str	r2, [r3, #12]
 8002fc8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fca:	2300      	movs	r3, #0
 8002fcc:	613b      	str	r3, [r7, #16]
 8002fce:	4b3c      	ldr	r3, [pc, #240]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	4a3b      	ldr	r2, [pc, #236]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8002fd4:	f043 0304 	orr.w	r3, r3, #4
 8002fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fda:	4b39      	ldr	r3, [pc, #228]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	f003 0304 	and.w	r3, r3, #4
 8002fe2:	613b      	str	r3, [r7, #16]
 8002fe4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	4b35      	ldr	r3, [pc, #212]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	4a34      	ldr	r2, [pc, #208]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8002ff0:	f043 0301 	orr.w	r3, r3, #1
 8002ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff6:	4b32      	ldr	r3, [pc, #200]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003002:	2300      	movs	r3, #0
 8003004:	60bb      	str	r3, [r7, #8]
 8003006:	4b2e      	ldr	r3, [pc, #184]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300a:	4a2d      	ldr	r2, [pc, #180]	; (80030c0 <MX_GPIO_Init+0x10c>)
 800300c:	f043 0302 	orr.w	r3, r3, #2
 8003010:	6313      	str	r3, [r2, #48]	; 0x30
 8003012:	4b2b      	ldr	r3, [pc, #172]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	60bb      	str	r3, [r7, #8]
 800301c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800301e:	2300      	movs	r3, #0
 8003020:	607b      	str	r3, [r7, #4]
 8003022:	4b27      	ldr	r3, [pc, #156]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003026:	4a26      	ldr	r2, [pc, #152]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8003028:	f043 0308 	orr.w	r3, r3, #8
 800302c:	6313      	str	r3, [r2, #48]	; 0x30
 800302e:	4b24      	ldr	r3, [pc, #144]	; (80030c0 <MX_GPIO_Init+0x10c>)
 8003030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003032:	f003 0308 	and.w	r3, r3, #8
 8003036:	607b      	str	r3, [r7, #4]
 8003038:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800303a:	2200      	movs	r2, #0
 800303c:	f242 311c 	movw	r1, #8988	; 0x231c
 8003040:	4820      	ldr	r0, [pc, #128]	; (80030c4 <MX_GPIO_Init+0x110>)
 8003042:	f001 f88f 	bl	8004164 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8003046:	2200      	movs	r2, #0
 8003048:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800304c:	481e      	ldr	r0, [pc, #120]	; (80030c8 <MX_GPIO_Init+0x114>)
 800304e:	f001 f889 	bl	8004164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 8003052:	2200      	movs	r2, #0
 8003054:	f44f 7108 	mov.w	r1, #544	; 0x220
 8003058:	481c      	ldr	r0, [pc, #112]	; (80030cc <MX_GPIO_Init+0x118>)
 800305a:	f001 f883 	bl	8004164 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC2 PC3 PC4
                           PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800305e:	f242 331c 	movw	r3, #8988	; 0x231c
 8003062:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003064:	2301      	movs	r3, #1
 8003066:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003068:	2300      	movs	r3, #0
 800306a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306c:	2300      	movs	r3, #0
 800306e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003070:	f107 0314 	add.w	r3, r7, #20
 8003074:	4619      	mov	r1, r3
 8003076:	4813      	ldr	r0, [pc, #76]	; (80030c4 <MX_GPIO_Init+0x110>)
 8003078:	f000 fee0 	bl	8003e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800307c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003080:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003082:	2301      	movs	r3, #1
 8003084:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003086:	2300      	movs	r3, #0
 8003088:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800308a:	2300      	movs	r3, #0
 800308c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800308e:	f107 0314 	add.w	r3, r7, #20
 8003092:	4619      	mov	r1, r3
 8003094:	480c      	ldr	r0, [pc, #48]	; (80030c8 <MX_GPIO_Init+0x114>)
 8003096:	f000 fed1 	bl	8003e3c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_9;
 800309a:	f44f 7308 	mov.w	r3, #544	; 0x220
 800309e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030a0:	2301      	movs	r3, #1
 80030a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a4:	2300      	movs	r3, #0
 80030a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030a8:	2300      	movs	r3, #0
 80030aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ac:	f107 0314 	add.w	r3, r7, #20
 80030b0:	4619      	mov	r1, r3
 80030b2:	4806      	ldr	r0, [pc, #24]	; (80030cc <MX_GPIO_Init+0x118>)
 80030b4:	f000 fec2 	bl	8003e3c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80030b8:	bf00      	nop
 80030ba:	3728      	adds	r7, #40	; 0x28
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	40023800 	.word	0x40023800
 80030c4:	40020800 	.word	0x40020800
 80030c8:	40020000 	.word	0x40020000
 80030cc:	40020400 	.word	0x40020400

080030d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a04      	ldr	r2, [pc, #16]	; (80030f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d101      	bne.n	80030e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80030e2:	f000 fcf3 	bl	8003acc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80030e6:	bf00      	nop
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40001400 	.word	0x40001400

080030f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030f8:	b672      	cpsid	i
}
 80030fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80030fc:	e7fe      	b.n	80030fc <Error_Handler+0x8>
	...

08003100 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003106:	2300      	movs	r3, #0
 8003108:	607b      	str	r3, [r7, #4]
 800310a:	4b10      	ldr	r3, [pc, #64]	; (800314c <HAL_MspInit+0x4c>)
 800310c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800310e:	4a0f      	ldr	r2, [pc, #60]	; (800314c <HAL_MspInit+0x4c>)
 8003110:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003114:	6453      	str	r3, [r2, #68]	; 0x44
 8003116:	4b0d      	ldr	r3, [pc, #52]	; (800314c <HAL_MspInit+0x4c>)
 8003118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800311a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800311e:	607b      	str	r3, [r7, #4]
 8003120:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003122:	2300      	movs	r3, #0
 8003124:	603b      	str	r3, [r7, #0]
 8003126:	4b09      	ldr	r3, [pc, #36]	; (800314c <HAL_MspInit+0x4c>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	4a08      	ldr	r2, [pc, #32]	; (800314c <HAL_MspInit+0x4c>)
 800312c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003130:	6413      	str	r3, [r2, #64]	; 0x40
 8003132:	4b06      	ldr	r3, [pc, #24]	; (800314c <HAL_MspInit+0x4c>)
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800313a:	603b      	str	r3, [r7, #0]
 800313c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	40023800 	.word	0x40023800

08003150 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b08c      	sub	sp, #48	; 0x30
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003158:	f107 031c 	add.w	r3, r7, #28
 800315c:	2200      	movs	r2, #0
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	605a      	str	r2, [r3, #4]
 8003162:	609a      	str	r2, [r3, #8]
 8003164:	60da      	str	r2, [r3, #12]
 8003166:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a41      	ldr	r2, [pc, #260]	; (8003274 <HAL_I2C_MspInit+0x124>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d12c      	bne.n	80031cc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003172:	2300      	movs	r3, #0
 8003174:	61bb      	str	r3, [r7, #24]
 8003176:	4b40      	ldr	r3, [pc, #256]	; (8003278 <HAL_I2C_MspInit+0x128>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317a:	4a3f      	ldr	r2, [pc, #252]	; (8003278 <HAL_I2C_MspInit+0x128>)
 800317c:	f043 0302 	orr.w	r3, r3, #2
 8003180:	6313      	str	r3, [r2, #48]	; 0x30
 8003182:	4b3d      	ldr	r3, [pc, #244]	; (8003278 <HAL_I2C_MspInit+0x128>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003186:	f003 0302 	and.w	r3, r3, #2
 800318a:	61bb      	str	r3, [r7, #24]
 800318c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800318e:	23c0      	movs	r3, #192	; 0xc0
 8003190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003192:	2312      	movs	r3, #18
 8003194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003196:	2300      	movs	r3, #0
 8003198:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800319a:	2303      	movs	r3, #3
 800319c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800319e:	2304      	movs	r3, #4
 80031a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a2:	f107 031c 	add.w	r3, r7, #28
 80031a6:	4619      	mov	r1, r3
 80031a8:	4834      	ldr	r0, [pc, #208]	; (800327c <HAL_I2C_MspInit+0x12c>)
 80031aa:	f000 fe47 	bl	8003e3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
 80031b2:	4b31      	ldr	r3, [pc, #196]	; (8003278 <HAL_I2C_MspInit+0x128>)
 80031b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b6:	4a30      	ldr	r2, [pc, #192]	; (8003278 <HAL_I2C_MspInit+0x128>)
 80031b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80031bc:	6413      	str	r3, [r2, #64]	; 0x40
 80031be:	4b2e      	ldr	r3, [pc, #184]	; (8003278 <HAL_I2C_MspInit+0x128>)
 80031c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80031ca:	e04f      	b.n	800326c <HAL_I2C_MspInit+0x11c>
  else if(hi2c->Instance==I2C3)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a2b      	ldr	r2, [pc, #172]	; (8003280 <HAL_I2C_MspInit+0x130>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d14a      	bne.n	800326c <HAL_I2C_MspInit+0x11c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031d6:	2300      	movs	r3, #0
 80031d8:	613b      	str	r3, [r7, #16]
 80031da:	4b27      	ldr	r3, [pc, #156]	; (8003278 <HAL_I2C_MspInit+0x128>)
 80031dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031de:	4a26      	ldr	r2, [pc, #152]	; (8003278 <HAL_I2C_MspInit+0x128>)
 80031e0:	f043 0301 	orr.w	r3, r3, #1
 80031e4:	6313      	str	r3, [r2, #48]	; 0x30
 80031e6:	4b24      	ldr	r3, [pc, #144]	; (8003278 <HAL_I2C_MspInit+0x128>)
 80031e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	613b      	str	r3, [r7, #16]
 80031f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	60fb      	str	r3, [r7, #12]
 80031f6:	4b20      	ldr	r3, [pc, #128]	; (8003278 <HAL_I2C_MspInit+0x128>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fa:	4a1f      	ldr	r2, [pc, #124]	; (8003278 <HAL_I2C_MspInit+0x128>)
 80031fc:	f043 0302 	orr.w	r3, r3, #2
 8003200:	6313      	str	r3, [r2, #48]	; 0x30
 8003202:	4b1d      	ldr	r3, [pc, #116]	; (8003278 <HAL_I2C_MspInit+0x128>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	60fb      	str	r3, [r7, #12]
 800320c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800320e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003214:	2312      	movs	r3, #18
 8003216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003218:	2300      	movs	r3, #0
 800321a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800321c:	2303      	movs	r3, #3
 800321e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003220:	2304      	movs	r3, #4
 8003222:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003224:	f107 031c 	add.w	r3, r7, #28
 8003228:	4619      	mov	r1, r3
 800322a:	4816      	ldr	r0, [pc, #88]	; (8003284 <HAL_I2C_MspInit+0x134>)
 800322c:	f000 fe06 	bl	8003e3c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003230:	2310      	movs	r3, #16
 8003232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003234:	2312      	movs	r3, #18
 8003236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	2300      	movs	r3, #0
 800323a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800323c:	2303      	movs	r3, #3
 800323e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003240:	2304      	movs	r3, #4
 8003242:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003244:	f107 031c 	add.w	r3, r7, #28
 8003248:	4619      	mov	r1, r3
 800324a:	480c      	ldr	r0, [pc, #48]	; (800327c <HAL_I2C_MspInit+0x12c>)
 800324c:	f000 fdf6 	bl	8003e3c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003250:	2300      	movs	r3, #0
 8003252:	60bb      	str	r3, [r7, #8]
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <HAL_I2C_MspInit+0x128>)
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	4a07      	ldr	r2, [pc, #28]	; (8003278 <HAL_I2C_MspInit+0x128>)
 800325a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800325e:	6413      	str	r3, [r2, #64]	; 0x40
 8003260:	4b05      	ldr	r3, [pc, #20]	; (8003278 <HAL_I2C_MspInit+0x128>)
 8003262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003264:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003268:	60bb      	str	r3, [r7, #8]
 800326a:	68bb      	ldr	r3, [r7, #8]
}
 800326c:	bf00      	nop
 800326e:	3730      	adds	r7, #48	; 0x30
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40005400 	.word	0x40005400
 8003278:	40023800 	.word	0x40023800
 800327c:	40020400 	.word	0x40020400
 8003280:	40005c00 	.word	0x40005c00
 8003284:	40020000 	.word	0x40020000

08003288 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b08a      	sub	sp, #40	; 0x28
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003290:	f107 0314 	add.w	r3, r7, #20
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	605a      	str	r2, [r3, #4]
 800329a:	609a      	str	r2, [r3, #8]
 800329c:	60da      	str	r2, [r3, #12]
 800329e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032a8:	d133      	bne.n	8003312 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	613b      	str	r3, [r7, #16]
 80032ae:	4b1b      	ldr	r3, [pc, #108]	; (800331c <HAL_TIM_IC_MspInit+0x94>)
 80032b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b2:	4a1a      	ldr	r2, [pc, #104]	; (800331c <HAL_TIM_IC_MspInit+0x94>)
 80032b4:	f043 0301 	orr.w	r3, r3, #1
 80032b8:	6413      	str	r3, [r2, #64]	; 0x40
 80032ba:	4b18      	ldr	r3, [pc, #96]	; (800331c <HAL_TIM_IC_MspInit+0x94>)
 80032bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	613b      	str	r3, [r7, #16]
 80032c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c6:	2300      	movs	r3, #0
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	4b14      	ldr	r3, [pc, #80]	; (800331c <HAL_TIM_IC_MspInit+0x94>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	4a13      	ldr	r2, [pc, #76]	; (800331c <HAL_TIM_IC_MspInit+0x94>)
 80032d0:	f043 0301 	orr.w	r3, r3, #1
 80032d4:	6313      	str	r3, [r2, #48]	; 0x30
 80032d6:	4b11      	ldr	r3, [pc, #68]	; (800331c <HAL_TIM_IC_MspInit+0x94>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80032e2:	2303      	movs	r3, #3
 80032e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e6:	2302      	movs	r3, #2
 80032e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ea:	2300      	movs	r3, #0
 80032ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ee:	2300      	movs	r3, #0
 80032f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032f2:	2301      	movs	r3, #1
 80032f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032f6:	f107 0314 	add.w	r3, r7, #20
 80032fa:	4619      	mov	r1, r3
 80032fc:	4808      	ldr	r0, [pc, #32]	; (8003320 <HAL_TIM_IC_MspInit+0x98>)
 80032fe:	f000 fd9d 	bl	8003e3c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003302:	2200      	movs	r2, #0
 8003304:	2100      	movs	r1, #0
 8003306:	201c      	movs	r0, #28
 8003308:	f000 fcdc 	bl	8003cc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800330c:	201c      	movs	r0, #28
 800330e:	f000 fcf5 	bl	8003cfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003312:	bf00      	nop
 8003314:	3728      	adds	r7, #40	; 0x28
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40023800 	.word	0x40023800
 8003320:	40020000 	.word	0x40020000

08003324 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a15      	ldr	r2, [pc, #84]	; (8003388 <HAL_TIM_PWM_MspInit+0x64>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d10e      	bne.n	8003354 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	4b14      	ldr	r3, [pc, #80]	; (800338c <HAL_TIM_PWM_MspInit+0x68>)
 800333c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333e:	4a13      	ldr	r2, [pc, #76]	; (800338c <HAL_TIM_PWM_MspInit+0x68>)
 8003340:	f043 0302 	orr.w	r3, r3, #2
 8003344:	6413      	str	r3, [r2, #64]	; 0x40
 8003346:	4b11      	ldr	r3, [pc, #68]	; (800338c <HAL_TIM_PWM_MspInit+0x68>)
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8003352:	e012      	b.n	800337a <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM12)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a0d      	ldr	r2, [pc, #52]	; (8003390 <HAL_TIM_PWM_MspInit+0x6c>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d10d      	bne.n	800337a <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]
 8003362:	4b0a      	ldr	r3, [pc, #40]	; (800338c <HAL_TIM_PWM_MspInit+0x68>)
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	4a09      	ldr	r2, [pc, #36]	; (800338c <HAL_TIM_PWM_MspInit+0x68>)
 8003368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800336c:	6413      	str	r3, [r2, #64]	; 0x40
 800336e:	4b07      	ldr	r3, [pc, #28]	; (800338c <HAL_TIM_PWM_MspInit+0x68>)
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003376:	60bb      	str	r3, [r7, #8]
 8003378:	68bb      	ldr	r3, [r7, #8]
}
 800337a:	bf00      	nop
 800337c:	3714      	adds	r7, #20
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	40000400 	.word	0x40000400
 800338c:	40023800 	.word	0x40023800
 8003390:	40001800 	.word	0x40001800

08003394 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003394:	b480      	push	{r7}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a0b      	ldr	r2, [pc, #44]	; (80033d0 <HAL_TIM_Base_MspInit+0x3c>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d10d      	bne.n	80033c2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80033a6:	2300      	movs	r3, #0
 80033a8:	60fb      	str	r3, [r7, #12]
 80033aa:	4b0a      	ldr	r3, [pc, #40]	; (80033d4 <HAL_TIM_Base_MspInit+0x40>)
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	4a09      	ldr	r2, [pc, #36]	; (80033d4 <HAL_TIM_Base_MspInit+0x40>)
 80033b0:	f043 0310 	orr.w	r3, r3, #16
 80033b4:	6413      	str	r3, [r2, #64]	; 0x40
 80033b6:	4b07      	ldr	r3, [pc, #28]	; (80033d4 <HAL_TIM_Base_MspInit+0x40>)
 80033b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ba:	f003 0310 	and.w	r3, r3, #16
 80033be:	60fb      	str	r3, [r7, #12]
 80033c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80033c2:	bf00      	nop
 80033c4:	3714      	adds	r7, #20
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	40001000 	.word	0x40001000
 80033d4:	40023800 	.word	0x40023800

080033d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b08a      	sub	sp, #40	; 0x28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e0:	f107 0314 	add.w	r3, r7, #20
 80033e4:	2200      	movs	r2, #0
 80033e6:	601a      	str	r2, [r3, #0]
 80033e8:	605a      	str	r2, [r3, #4]
 80033ea:	609a      	str	r2, [r3, #8]
 80033ec:	60da      	str	r2, [r3, #12]
 80033ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a33      	ldr	r2, [pc, #204]	; (80034c4 <HAL_TIM_MspPostInit+0xec>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d13c      	bne.n	8003474 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033fa:	2300      	movs	r3, #0
 80033fc:	613b      	str	r3, [r7, #16]
 80033fe:	4b32      	ldr	r3, [pc, #200]	; (80034c8 <HAL_TIM_MspPostInit+0xf0>)
 8003400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003402:	4a31      	ldr	r2, [pc, #196]	; (80034c8 <HAL_TIM_MspPostInit+0xf0>)
 8003404:	f043 0301 	orr.w	r3, r3, #1
 8003408:	6313      	str	r3, [r2, #48]	; 0x30
 800340a:	4b2f      	ldr	r3, [pc, #188]	; (80034c8 <HAL_TIM_MspPostInit+0xf0>)
 800340c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	613b      	str	r3, [r7, #16]
 8003414:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003416:	2300      	movs	r3, #0
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	4b2b      	ldr	r3, [pc, #172]	; (80034c8 <HAL_TIM_MspPostInit+0xf0>)
 800341c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341e:	4a2a      	ldr	r2, [pc, #168]	; (80034c8 <HAL_TIM_MspPostInit+0xf0>)
 8003420:	f043 0302 	orr.w	r3, r3, #2
 8003424:	6313      	str	r3, [r2, #48]	; 0x30
 8003426:	4b28      	ldr	r3, [pc, #160]	; (80034c8 <HAL_TIM_MspPostInit+0xf0>)
 8003428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003432:	23c0      	movs	r3, #192	; 0xc0
 8003434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003436:	2302      	movs	r3, #2
 8003438:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800343a:	2300      	movs	r3, #0
 800343c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800343e:	2300      	movs	r3, #0
 8003440:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003442:	2302      	movs	r3, #2
 8003444:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003446:	f107 0314 	add.w	r3, r7, #20
 800344a:	4619      	mov	r1, r3
 800344c:	481f      	ldr	r0, [pc, #124]	; (80034cc <HAL_TIM_MspPostInit+0xf4>)
 800344e:	f000 fcf5 	bl	8003e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003452:	2303      	movs	r3, #3
 8003454:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003456:	2302      	movs	r3, #2
 8003458:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345a:	2300      	movs	r3, #0
 800345c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345e:	2300      	movs	r3, #0
 8003460:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003462:	2302      	movs	r3, #2
 8003464:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003466:	f107 0314 	add.w	r3, r7, #20
 800346a:	4619      	mov	r1, r3
 800346c:	4818      	ldr	r0, [pc, #96]	; (80034d0 <HAL_TIM_MspPostInit+0xf8>)
 800346e:	f000 fce5 	bl	8003e3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8003472:	e023      	b.n	80034bc <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM12)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a16      	ldr	r2, [pc, #88]	; (80034d4 <HAL_TIM_MspPostInit+0xfc>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d11e      	bne.n	80034bc <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800347e:	2300      	movs	r3, #0
 8003480:	60bb      	str	r3, [r7, #8]
 8003482:	4b11      	ldr	r3, [pc, #68]	; (80034c8 <HAL_TIM_MspPostInit+0xf0>)
 8003484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003486:	4a10      	ldr	r2, [pc, #64]	; (80034c8 <HAL_TIM_MspPostInit+0xf0>)
 8003488:	f043 0302 	orr.w	r3, r3, #2
 800348c:	6313      	str	r3, [r2, #48]	; 0x30
 800348e:	4b0e      	ldr	r3, [pc, #56]	; (80034c8 <HAL_TIM_MspPostInit+0xf0>)
 8003490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	60bb      	str	r3, [r7, #8]
 8003498:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800349a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800349e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034a0:	2302      	movs	r3, #2
 80034a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a4:	2300      	movs	r3, #0
 80034a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034a8:	2300      	movs	r3, #0
 80034aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80034ac:	2309      	movs	r3, #9
 80034ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034b0:	f107 0314 	add.w	r3, r7, #20
 80034b4:	4619      	mov	r1, r3
 80034b6:	4806      	ldr	r0, [pc, #24]	; (80034d0 <HAL_TIM_MspPostInit+0xf8>)
 80034b8:	f000 fcc0 	bl	8003e3c <HAL_GPIO_Init>
}
 80034bc:	bf00      	nop
 80034be:	3728      	adds	r7, #40	; 0x28
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40000400 	.word	0x40000400
 80034c8:	40023800 	.word	0x40023800
 80034cc:	40020000 	.word	0x40020000
 80034d0:	40020400 	.word	0x40020400
 80034d4:	40001800 	.word	0x40001800

080034d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b090      	sub	sp, #64	; 0x40
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034e4:	2200      	movs	r2, #0
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	605a      	str	r2, [r3, #4]
 80034ea:	609a      	str	r2, [r3, #8]
 80034ec:	60da      	str	r2, [r3, #12]
 80034ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a80      	ldr	r2, [pc, #512]	; (80036f8 <HAL_UART_MspInit+0x220>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d153      	bne.n	80035a2 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80034fe:	4b7f      	ldr	r3, [pc, #508]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	4a7e      	ldr	r2, [pc, #504]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003508:	6413      	str	r3, [r2, #64]	; 0x40
 800350a:	4b7c      	ldr	r3, [pc, #496]	; (80036fc <HAL_UART_MspInit+0x224>)
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003512:	62bb      	str	r3, [r7, #40]	; 0x28
 8003514:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	627b      	str	r3, [r7, #36]	; 0x24
 800351a:	4b78      	ldr	r3, [pc, #480]	; (80036fc <HAL_UART_MspInit+0x224>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	4a77      	ldr	r2, [pc, #476]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003520:	f043 0304 	orr.w	r3, r3, #4
 8003524:	6313      	str	r3, [r2, #48]	; 0x30
 8003526:	4b75      	ldr	r3, [pc, #468]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352a:	f003 0304 	and.w	r3, r3, #4
 800352e:	627b      	str	r3, [r7, #36]	; 0x24
 8003530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	623b      	str	r3, [r7, #32]
 8003536:	4b71      	ldr	r3, [pc, #452]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353a:	4a70      	ldr	r2, [pc, #448]	; (80036fc <HAL_UART_MspInit+0x224>)
 800353c:	f043 0308 	orr.w	r3, r3, #8
 8003540:	6313      	str	r3, [r2, #48]	; 0x30
 8003542:	4b6e      	ldr	r3, [pc, #440]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003546:	f003 0308 	and.w	r3, r3, #8
 800354a:	623b      	str	r3, [r7, #32]
 800354c:	6a3b      	ldr	r3, [r7, #32]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800354e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003552:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003554:	2302      	movs	r3, #2
 8003556:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003558:	2300      	movs	r3, #0
 800355a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800355c:	2303      	movs	r3, #3
 800355e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003560:	2308      	movs	r3, #8
 8003562:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003564:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003568:	4619      	mov	r1, r3
 800356a:	4865      	ldr	r0, [pc, #404]	; (8003700 <HAL_UART_MspInit+0x228>)
 800356c:	f000 fc66 	bl	8003e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003570:	2304      	movs	r3, #4
 8003572:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003574:	2302      	movs	r3, #2
 8003576:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003578:	2300      	movs	r3, #0
 800357a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800357c:	2303      	movs	r3, #3
 800357e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003580:	2308      	movs	r3, #8
 8003582:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003584:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003588:	4619      	mov	r1, r3
 800358a:	485e      	ldr	r0, [pc, #376]	; (8003704 <HAL_UART_MspInit+0x22c>)
 800358c:	f000 fc56 	bl	8003e3c <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8003590:	2200      	movs	r2, #0
 8003592:	2100      	movs	r1, #0
 8003594:	2035      	movs	r0, #53	; 0x35
 8003596:	f000 fb95 	bl	8003cc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800359a:	2035      	movs	r0, #53	; 0x35
 800359c:	f000 fbae 	bl	8003cfc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80035a0:	e0a6      	b.n	80036f0 <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a58      	ldr	r2, [pc, #352]	; (8003708 <HAL_UART_MspInit+0x230>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d135      	bne.n	8003618 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART1_CLK_ENABLE();
 80035ac:	2300      	movs	r3, #0
 80035ae:	61fb      	str	r3, [r7, #28]
 80035b0:	4b52      	ldr	r3, [pc, #328]	; (80036fc <HAL_UART_MspInit+0x224>)
 80035b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b4:	4a51      	ldr	r2, [pc, #324]	; (80036fc <HAL_UART_MspInit+0x224>)
 80035b6:	f043 0310 	orr.w	r3, r3, #16
 80035ba:	6453      	str	r3, [r2, #68]	; 0x44
 80035bc:	4b4f      	ldr	r3, [pc, #316]	; (80036fc <HAL_UART_MspInit+0x224>)
 80035be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c0:	f003 0310 	and.w	r3, r3, #16
 80035c4:	61fb      	str	r3, [r7, #28]
 80035c6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035c8:	2300      	movs	r3, #0
 80035ca:	61bb      	str	r3, [r7, #24]
 80035cc:	4b4b      	ldr	r3, [pc, #300]	; (80036fc <HAL_UART_MspInit+0x224>)
 80035ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d0:	4a4a      	ldr	r2, [pc, #296]	; (80036fc <HAL_UART_MspInit+0x224>)
 80035d2:	f043 0301 	orr.w	r3, r3, #1
 80035d6:	6313      	str	r3, [r2, #48]	; 0x30
 80035d8:	4b48      	ldr	r3, [pc, #288]	; (80036fc <HAL_UART_MspInit+0x224>)
 80035da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	61bb      	str	r3, [r7, #24]
 80035e2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80035e4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80035e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ea:	2302      	movs	r3, #2
 80035ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ee:	2300      	movs	r3, #0
 80035f0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035f2:	2303      	movs	r3, #3
 80035f4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80035f6:	2307      	movs	r3, #7
 80035f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035fe:	4619      	mov	r1, r3
 8003600:	4842      	ldr	r0, [pc, #264]	; (800370c <HAL_UART_MspInit+0x234>)
 8003602:	f000 fc1b 	bl	8003e3c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8003606:	2200      	movs	r2, #0
 8003608:	2106      	movs	r1, #6
 800360a:	2025      	movs	r0, #37	; 0x25
 800360c:	f000 fb5a 	bl	8003cc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003610:	2025      	movs	r0, #37	; 0x25
 8003612:	f000 fb73 	bl	8003cfc <HAL_NVIC_EnableIRQ>
}
 8003616:	e06b      	b.n	80036f0 <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART3)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a3c      	ldr	r2, [pc, #240]	; (8003710 <HAL_UART_MspInit+0x238>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d135      	bne.n	800368e <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003622:	2300      	movs	r3, #0
 8003624:	617b      	str	r3, [r7, #20]
 8003626:	4b35      	ldr	r3, [pc, #212]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	4a34      	ldr	r2, [pc, #208]	; (80036fc <HAL_UART_MspInit+0x224>)
 800362c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003630:	6413      	str	r3, [r2, #64]	; 0x40
 8003632:	4b32      	ldr	r3, [pc, #200]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800363a:	617b      	str	r3, [r7, #20]
 800363c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800363e:	2300      	movs	r3, #0
 8003640:	613b      	str	r3, [r7, #16]
 8003642:	4b2e      	ldr	r3, [pc, #184]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003646:	4a2d      	ldr	r2, [pc, #180]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003648:	f043 0304 	orr.w	r3, r3, #4
 800364c:	6313      	str	r3, [r2, #48]	; 0x30
 800364e:	4b2b      	ldr	r3, [pc, #172]	; (80036fc <HAL_UART_MspInit+0x224>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003652:	f003 0304 	and.w	r3, r3, #4
 8003656:	613b      	str	r3, [r7, #16]
 8003658:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 800365a:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800365e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003660:	2302      	movs	r3, #2
 8003662:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003664:	2300      	movs	r3, #0
 8003666:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003668:	2303      	movs	r3, #3
 800366a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800366c:	2307      	movs	r3, #7
 800366e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003670:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003674:	4619      	mov	r1, r3
 8003676:	4822      	ldr	r0, [pc, #136]	; (8003700 <HAL_UART_MspInit+0x228>)
 8003678:	f000 fbe0 	bl	8003e3c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800367c:	2200      	movs	r2, #0
 800367e:	2101      	movs	r1, #1
 8003680:	2027      	movs	r0, #39	; 0x27
 8003682:	f000 fb1f 	bl	8003cc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003686:	2027      	movs	r0, #39	; 0x27
 8003688:	f000 fb38 	bl	8003cfc <HAL_NVIC_EnableIRQ>
}
 800368c:	e030      	b.n	80036f0 <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART6)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a20      	ldr	r2, [pc, #128]	; (8003714 <HAL_UART_MspInit+0x23c>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d12b      	bne.n	80036f0 <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003698:	2300      	movs	r3, #0
 800369a:	60fb      	str	r3, [r7, #12]
 800369c:	4b17      	ldr	r3, [pc, #92]	; (80036fc <HAL_UART_MspInit+0x224>)
 800369e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a0:	4a16      	ldr	r2, [pc, #88]	; (80036fc <HAL_UART_MspInit+0x224>)
 80036a2:	f043 0320 	orr.w	r3, r3, #32
 80036a6:	6453      	str	r3, [r2, #68]	; 0x44
 80036a8:	4b14      	ldr	r3, [pc, #80]	; (80036fc <HAL_UART_MspInit+0x224>)
 80036aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ac:	f003 0320 	and.w	r3, r3, #32
 80036b0:	60fb      	str	r3, [r7, #12]
 80036b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036b4:	2300      	movs	r3, #0
 80036b6:	60bb      	str	r3, [r7, #8]
 80036b8:	4b10      	ldr	r3, [pc, #64]	; (80036fc <HAL_UART_MspInit+0x224>)
 80036ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036bc:	4a0f      	ldr	r2, [pc, #60]	; (80036fc <HAL_UART_MspInit+0x224>)
 80036be:	f043 0304 	orr.w	r3, r3, #4
 80036c2:	6313      	str	r3, [r2, #48]	; 0x30
 80036c4:	4b0d      	ldr	r3, [pc, #52]	; (80036fc <HAL_UART_MspInit+0x224>)
 80036c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c8:	f003 0304 	and.w	r3, r3, #4
 80036cc:	60bb      	str	r3, [r7, #8]
 80036ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80036d0:	23c0      	movs	r3, #192	; 0xc0
 80036d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036d4:	2302      	movs	r3, #2
 80036d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d8:	2300      	movs	r3, #0
 80036da:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036dc:	2303      	movs	r3, #3
 80036de:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80036e0:	2308      	movs	r3, #8
 80036e2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036e8:	4619      	mov	r1, r3
 80036ea:	4805      	ldr	r0, [pc, #20]	; (8003700 <HAL_UART_MspInit+0x228>)
 80036ec:	f000 fba6 	bl	8003e3c <HAL_GPIO_Init>
}
 80036f0:	bf00      	nop
 80036f2:	3740      	adds	r7, #64	; 0x40
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40005000 	.word	0x40005000
 80036fc:	40023800 	.word	0x40023800
 8003700:	40020800 	.word	0x40020800
 8003704:	40020c00 	.word	0x40020c00
 8003708:	40011000 	.word	0x40011000
 800370c:	40020000 	.word	0x40020000
 8003710:	40004800 	.word	0x40004800
 8003714:	40011400 	.word	0x40011400

08003718 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b08e      	sub	sp, #56	; 0x38
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003724:	2300      	movs	r3, #0
 8003726:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8003728:	2300      	movs	r3, #0
 800372a:	60fb      	str	r3, [r7, #12]
 800372c:	4b33      	ldr	r3, [pc, #204]	; (80037fc <HAL_InitTick+0xe4>)
 800372e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003730:	4a32      	ldr	r2, [pc, #200]	; (80037fc <HAL_InitTick+0xe4>)
 8003732:	f043 0320 	orr.w	r3, r3, #32
 8003736:	6413      	str	r3, [r2, #64]	; 0x40
 8003738:	4b30      	ldr	r3, [pc, #192]	; (80037fc <HAL_InitTick+0xe4>)
 800373a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373c:	f003 0320 	and.w	r3, r3, #32
 8003740:	60fb      	str	r3, [r7, #12]
 8003742:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003744:	f107 0210 	add.w	r2, r7, #16
 8003748:	f107 0314 	add.w	r3, r7, #20
 800374c:	4611      	mov	r1, r2
 800374e:	4618      	mov	r0, r3
 8003750:	f001 faa4 	bl	8004c9c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800375a:	2b00      	cmp	r3, #0
 800375c:	d103      	bne.n	8003766 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800375e:	f001 fa75 	bl	8004c4c <HAL_RCC_GetPCLK1Freq>
 8003762:	6378      	str	r0, [r7, #52]	; 0x34
 8003764:	e004      	b.n	8003770 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003766:	f001 fa71 	bl	8004c4c <HAL_RCC_GetPCLK1Freq>
 800376a:	4603      	mov	r3, r0
 800376c:	005b      	lsls	r3, r3, #1
 800376e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003772:	4a23      	ldr	r2, [pc, #140]	; (8003800 <HAL_InitTick+0xe8>)
 8003774:	fba2 2303 	umull	r2, r3, r2, r3
 8003778:	0c9b      	lsrs	r3, r3, #18
 800377a:	3b01      	subs	r3, #1
 800377c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800377e:	4b21      	ldr	r3, [pc, #132]	; (8003804 <HAL_InitTick+0xec>)
 8003780:	4a21      	ldr	r2, [pc, #132]	; (8003808 <HAL_InitTick+0xf0>)
 8003782:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8003784:	4b1f      	ldr	r3, [pc, #124]	; (8003804 <HAL_InitTick+0xec>)
 8003786:	f240 32e7 	movw	r2, #999	; 0x3e7
 800378a:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800378c:	4a1d      	ldr	r2, [pc, #116]	; (8003804 <HAL_InitTick+0xec>)
 800378e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003790:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003792:	4b1c      	ldr	r3, [pc, #112]	; (8003804 <HAL_InitTick+0xec>)
 8003794:	2200      	movs	r2, #0
 8003796:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003798:	4b1a      	ldr	r3, [pc, #104]	; (8003804 <HAL_InitTick+0xec>)
 800379a:	2200      	movs	r2, #0
 800379c:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800379e:	4b19      	ldr	r3, [pc, #100]	; (8003804 <HAL_InitTick+0xec>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 80037a4:	4817      	ldr	r0, [pc, #92]	; (8003804 <HAL_InitTick+0xec>)
 80037a6:	f001 fef3 	bl	8005590 <HAL_TIM_Base_Init>
 80037aa:	4603      	mov	r3, r0
 80037ac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80037b0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d11b      	bne.n	80037f0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80037b8:	4812      	ldr	r0, [pc, #72]	; (8003804 <HAL_InitTick+0xec>)
 80037ba:	f001 ff39 	bl	8005630 <HAL_TIM_Base_Start_IT>
 80037be:	4603      	mov	r3, r0
 80037c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80037c4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d111      	bne.n	80037f0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80037cc:	2037      	movs	r0, #55	; 0x37
 80037ce:	f000 fa95 	bl	8003cfc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2b0f      	cmp	r3, #15
 80037d6:	d808      	bhi.n	80037ea <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80037d8:	2200      	movs	r2, #0
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	2037      	movs	r0, #55	; 0x37
 80037de:	f000 fa71 	bl	8003cc4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80037e2:	4a0a      	ldr	r2, [pc, #40]	; (800380c <HAL_InitTick+0xf4>)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6013      	str	r3, [r2, #0]
 80037e8:	e002      	b.n	80037f0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80037f0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3738      	adds	r7, #56	; 0x38
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	40023800 	.word	0x40023800
 8003800:	431bde83 	.word	0x431bde83
 8003804:	20000a08 	.word	0x20000a08
 8003808:	40001400 	.word	0x40001400
 800380c:	20000008 	.word	0x20000008

08003810 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003810:	b480      	push	{r7}
 8003812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003814:	e7fe      	b.n	8003814 <NMI_Handler+0x4>

08003816 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003816:	b480      	push	{r7}
 8003818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800381a:	e7fe      	b.n	800381a <HardFault_Handler+0x4>

0800381c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800381c:	b480      	push	{r7}
 800381e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003820:	e7fe      	b.n	8003820 <MemManage_Handler+0x4>

08003822 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003822:	b480      	push	{r7}
 8003824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003826:	e7fe      	b.n	8003826 <BusFault_Handler+0x4>

08003828 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800382c:	e7fe      	b.n	800382c <UsageFault_Handler+0x4>
	...

08003830 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN TIM2_IRQn 0 */
  if (__HAL_TIM_GET_IT_SOURCE(&htim2, TIM_IT_UPDATE) != RESET) {
 8003836:	4b22      	ldr	r3, [pc, #136]	; (80038c0 <TIM2_IRQHandler+0x90>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f003 0301 	and.w	r3, r3, #1
 8003840:	2b01      	cmp	r3, #1
 8003842:	d131      	bne.n	80038a8 <TIM2_IRQHandler+0x78>
		// Timer overflow interrupt
		Global_Speed = round(Calculate_Car_Speed());
 8003844:	f7fe ffe4 	bl	8002810 <Calculate_Car_Speed>
 8003848:	ee10 3a10 	vmov	r3, s0
 800384c:	4618      	mov	r0, r3
 800384e:	f7fc feeb 	bl	8000628 <__aeabi_f2d>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	ec43 2b10 	vmov	d0, r2, r3
 800385a:	f00b f981 	bl	800eb60 <round>
 800385e:	ec53 2b10 	vmov	r2, r3, d0
 8003862:	4610      	mov	r0, r2
 8003864:	4619      	mov	r1, r3
 8003866:	f7fd fa0f 	bl	8000c88 <__aeabi_d2uiz>
 800386a:	4603      	mov	r3, r0
 800386c:	b29a      	uxth	r2, r3
 800386e:	4b15      	ldr	r3, [pc, #84]	; (80038c4 <TIM2_IRQHandler+0x94>)
 8003870:	801a      	strh	r2, [r3, #0]
        if(Global_GPS_Speed_Completetion==Nothing_Completed)
 8003872:	4b15      	ldr	r3, [pc, #84]	; (80038c8 <TIM2_IRQHandler+0x98>)
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d103      	bne.n	8003882 <TIM2_IRQHandler+0x52>
        {
        	Global_GPS_Speed_Completetion=Half_Completed_Speed;
 800387a:	4b13      	ldr	r3, [pc, #76]	; (80038c8 <TIM2_IRQHandler+0x98>)
 800387c:	2201      	movs	r2, #1
 800387e:	701a      	strb	r2, [r3, #0]
 8003880:	e017      	b.n	80038b2 <TIM2_IRQHandler+0x82>

        }
        else if(Global_GPS_Speed_Completetion==Half_Completed_GPS)
 8003882:	4b11      	ldr	r3, [pc, #68]	; (80038c8 <TIM2_IRQHandler+0x98>)
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b02      	cmp	r3, #2
 8003888:	d113      	bne.n	80038b2 <TIM2_IRQHandler+0x82>
        {
        	Global_GPS_Speed_Completetion=Nothing_Completed;
 800388a:	4b0f      	ldr	r3, [pc, #60]	; (80038c8 <TIM2_IRQHandler+0x98>)
 800388c:	2200      	movs	r2, #0
 800388e:	701a      	strb	r2, [r3, #0]

        	/*Notify the ESPPeriodicTask*/
        	xTaskNotifyFromISR(Handle_ESP_Periodic,0,eNoAction,NULL);
 8003890:	4b0e      	ldr	r3, [pc, #56]	; (80038cc <TIM2_IRQHandler+0x9c>)
 8003892:	6818      	ldr	r0, [r3, #0]
 8003894:	2300      	movs	r3, #0
 8003896:	9301      	str	r3, [sp, #4]
 8003898:	2300      	movs	r3, #0
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	2300      	movs	r3, #0
 800389e:	2200      	movs	r2, #0
 80038a0:	2100      	movs	r1, #0
 80038a2:	f005 fd3f 	bl	8009324 <xTaskGenericNotifyFromISR>
 80038a6:	e004      	b.n	80038b2 <TIM2_IRQHandler+0x82>
        }

	}else {
		edges_counter++;
 80038a8:	4b09      	ldr	r3, [pc, #36]	; (80038d0 <TIM2_IRQHandler+0xa0>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	3301      	adds	r3, #1
 80038ae:	4a08      	ldr	r2, [pc, #32]	; (80038d0 <TIM2_IRQHandler+0xa0>)
 80038b0:	6013      	str	r3, [r2, #0]
	}
  
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80038b2:	4803      	ldr	r0, [pc, #12]	; (80038c0 <TIM2_IRQHandler+0x90>)
 80038b4:	f002 fa2c 	bl	8005d10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80038b8:	bf00      	nop
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	200007d4 	.word	0x200007d4
 80038c4:	20000a06 	.word	0x20000a06
 80038c8:	20000308 	.word	0x20000308
 80038cc:	20000218 	.word	0x20000218
 80038d0:	20000220 	.word	0x20000220

080038d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 80038d8:	4803      	ldr	r0, [pc, #12]	; (80038e8 <USART1_IRQHandler+0x14>)
 80038da:	f7fe ff3b 	bl	8002754 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80038de:	4802      	ldr	r0, [pc, #8]	; (80038e8 <USART1_IRQHandler+0x14>)
 80038e0:	f003 f948 	bl	8006b74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80038e4:	bf00      	nop
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	20000938 	.word	0x20000938

080038ec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80038f0:	4802      	ldr	r0, [pc, #8]	; (80038fc <USART3_IRQHandler+0x10>)
 80038f2:	f003 f93f 	bl	8006b74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80038f6:	bf00      	nop
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	2000097c 	.word	0x2000097c

08003900 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003904:	4802      	ldr	r0, [pc, #8]	; (8003910 <UART5_IRQHandler+0x10>)
 8003906:	f003 f935 	bl	8006b74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800390a:	bf00      	nop
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	200008f4 	.word	0x200008f4

08003914 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003918:	4802      	ldr	r0, [pc, #8]	; (8003924 <TIM7_IRQHandler+0x10>)
 800391a:	f002 f9f9 	bl	8005d10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800391e:	bf00      	nop
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	20000a08 	.word	0x20000a08

08003928 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  return 1;
 800392c:	2301      	movs	r3, #1
}
 800392e:	4618      	mov	r0, r3
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <_kill>:

int _kill(int pid, int sig)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003942:	f009 f8b7 	bl	800cab4 <__errno>
 8003946:	4603      	mov	r3, r0
 8003948:	2216      	movs	r2, #22
 800394a:	601a      	str	r2, [r3, #0]
  return -1;
 800394c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003950:	4618      	mov	r0, r3
 8003952:	3708      	adds	r7, #8
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <_exit>:

void _exit (int status)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003960:	f04f 31ff 	mov.w	r1, #4294967295
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f7ff ffe7 	bl	8003938 <_kill>
  while (1) {}    /* Make sure we hang here */
 800396a:	e7fe      	b.n	800396a <_exit+0x12>

0800396c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003978:	2300      	movs	r3, #0
 800397a:	617b      	str	r3, [r7, #20]
 800397c:	e00a      	b.n	8003994 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800397e:	f3af 8000 	nop.w
 8003982:	4601      	mov	r1, r0
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	1c5a      	adds	r2, r3, #1
 8003988:	60ba      	str	r2, [r7, #8]
 800398a:	b2ca      	uxtb	r2, r1
 800398c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	3301      	adds	r3, #1
 8003992:	617b      	str	r3, [r7, #20]
 8003994:	697a      	ldr	r2, [r7, #20]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	429a      	cmp	r2, r3
 800399a:	dbf0      	blt.n	800397e <_read+0x12>
  }

  return len;
 800399c:	687b      	ldr	r3, [r7, #4]
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3718      	adds	r7, #24
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80039a6:	b480      	push	{r7}
 80039a8:	b083      	sub	sp, #12
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80039ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr

080039be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039be:	b480      	push	{r7}
 80039c0:	b083      	sub	sp, #12
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
 80039c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039ce:	605a      	str	r2, [r3, #4]
  return 0;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr

080039de <_isatty>:

int _isatty(int file)
{
 80039de:	b480      	push	{r7}
 80039e0:	b083      	sub	sp, #12
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80039e6:	2301      	movs	r3, #1
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3714      	adds	r7, #20
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
	...

08003a10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a10:	b480      	push	{r7}
 8003a12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a14:	4b06      	ldr	r3, [pc, #24]	; (8003a30 <SystemInit+0x20>)
 8003a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a1a:	4a05      	ldr	r2, [pc, #20]	; (8003a30 <SystemInit+0x20>)
 8003a1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a24:	bf00      	nop
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	e000ed00 	.word	0xe000ed00

08003a34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003a34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a6c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a38:	480d      	ldr	r0, [pc, #52]	; (8003a70 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003a3a:	490e      	ldr	r1, [pc, #56]	; (8003a74 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003a3c:	4a0e      	ldr	r2, [pc, #56]	; (8003a78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a40:	e002      	b.n	8003a48 <LoopCopyDataInit>

08003a42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a46:	3304      	adds	r3, #4

08003a48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a4c:	d3f9      	bcc.n	8003a42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a4e:	4a0b      	ldr	r2, [pc, #44]	; (8003a7c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003a50:	4c0b      	ldr	r4, [pc, #44]	; (8003a80 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003a52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a54:	e001      	b.n	8003a5a <LoopFillZerobss>

08003a56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a58:	3204      	adds	r2, #4

08003a5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a5c:	d3fb      	bcc.n	8003a56 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003a5e:	f7ff ffd7 	bl	8003a10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a62:	f009 f82d 	bl	800cac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a66:	f7fe fefd 	bl	8002864 <main>
  bx  lr    
 8003a6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003a6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003a70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a74:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8003a78:	0800fd90 	.word	0x0800fd90
  ldr r2, =_sbss
 8003a7c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003a80:	20013fb8 	.word	0x20013fb8

08003a84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a84:	e7fe      	b.n	8003a84 <ADC_IRQHandler>
	...

08003a88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a8c:	4b0e      	ldr	r3, [pc, #56]	; (8003ac8 <HAL_Init+0x40>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a0d      	ldr	r2, [pc, #52]	; (8003ac8 <HAL_Init+0x40>)
 8003a92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a98:	4b0b      	ldr	r3, [pc, #44]	; (8003ac8 <HAL_Init+0x40>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a0a      	ldr	r2, [pc, #40]	; (8003ac8 <HAL_Init+0x40>)
 8003a9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003aa2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003aa4:	4b08      	ldr	r3, [pc, #32]	; (8003ac8 <HAL_Init+0x40>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a07      	ldr	r2, [pc, #28]	; (8003ac8 <HAL_Init+0x40>)
 8003aaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ab0:	2003      	movs	r0, #3
 8003ab2:	f000 f8fc 	bl	8003cae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ab6:	200f      	movs	r0, #15
 8003ab8:	f7ff fe2e 	bl	8003718 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003abc:	f7ff fb20 	bl	8003100 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	40023c00 	.word	0x40023c00

08003acc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003acc:	b480      	push	{r7}
 8003ace:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ad0:	4b06      	ldr	r3, [pc, #24]	; (8003aec <HAL_IncTick+0x20>)
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	4b06      	ldr	r3, [pc, #24]	; (8003af0 <HAL_IncTick+0x24>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4413      	add	r3, r2
 8003adc:	4a04      	ldr	r2, [pc, #16]	; (8003af0 <HAL_IncTick+0x24>)
 8003ade:	6013      	str	r3, [r2, #0]
}
 8003ae0:	bf00      	nop
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	2000000c 	.word	0x2000000c
 8003af0:	20000a50 	.word	0x20000a50

08003af4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003af4:	b480      	push	{r7}
 8003af6:	af00      	add	r7, sp, #0
  return uwTick;
 8003af8:	4b03      	ldr	r3, [pc, #12]	; (8003b08 <HAL_GetTick+0x14>)
 8003afa:	681b      	ldr	r3, [r3, #0]
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	20000a50 	.word	0x20000a50

08003b0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b14:	f7ff ffee 	bl	8003af4 <HAL_GetTick>
 8003b18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b24:	d005      	beq.n	8003b32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b26:	4b0a      	ldr	r3, [pc, #40]	; (8003b50 <HAL_Delay+0x44>)
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	4413      	add	r3, r2
 8003b30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003b32:	bf00      	nop
 8003b34:	f7ff ffde 	bl	8003af4 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d8f7      	bhi.n	8003b34 <HAL_Delay+0x28>
  {
  }
}
 8003b44:	bf00      	nop
 8003b46:	bf00      	nop
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	2000000c 	.word	0x2000000c

08003b54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f003 0307 	and.w	r3, r3, #7
 8003b62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b64:	4b0c      	ldr	r3, [pc, #48]	; (8003b98 <__NVIC_SetPriorityGrouping+0x44>)
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b6a:	68ba      	ldr	r2, [r7, #8]
 8003b6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b70:	4013      	ands	r3, r2
 8003b72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b86:	4a04      	ldr	r2, [pc, #16]	; (8003b98 <__NVIC_SetPriorityGrouping+0x44>)
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	60d3      	str	r3, [r2, #12]
}
 8003b8c:	bf00      	nop
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr
 8003b98:	e000ed00 	.word	0xe000ed00

08003b9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ba0:	4b04      	ldr	r3, [pc, #16]	; (8003bb4 <__NVIC_GetPriorityGrouping+0x18>)
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	0a1b      	lsrs	r3, r3, #8
 8003ba6:	f003 0307 	and.w	r3, r3, #7
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	e000ed00 	.word	0xe000ed00

08003bb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	db0b      	blt.n	8003be2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bca:	79fb      	ldrb	r3, [r7, #7]
 8003bcc:	f003 021f 	and.w	r2, r3, #31
 8003bd0:	4907      	ldr	r1, [pc, #28]	; (8003bf0 <__NVIC_EnableIRQ+0x38>)
 8003bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd6:	095b      	lsrs	r3, r3, #5
 8003bd8:	2001      	movs	r0, #1
 8003bda:	fa00 f202 	lsl.w	r2, r0, r2
 8003bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003be2:	bf00      	nop
 8003be4:	370c      	adds	r7, #12
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	e000e100 	.word	0xe000e100

08003bf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	6039      	str	r1, [r7, #0]
 8003bfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	db0a      	blt.n	8003c1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	b2da      	uxtb	r2, r3
 8003c0c:	490c      	ldr	r1, [pc, #48]	; (8003c40 <__NVIC_SetPriority+0x4c>)
 8003c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c12:	0112      	lsls	r2, r2, #4
 8003c14:	b2d2      	uxtb	r2, r2
 8003c16:	440b      	add	r3, r1
 8003c18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c1c:	e00a      	b.n	8003c34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	b2da      	uxtb	r2, r3
 8003c22:	4908      	ldr	r1, [pc, #32]	; (8003c44 <__NVIC_SetPriority+0x50>)
 8003c24:	79fb      	ldrb	r3, [r7, #7]
 8003c26:	f003 030f 	and.w	r3, r3, #15
 8003c2a:	3b04      	subs	r3, #4
 8003c2c:	0112      	lsls	r2, r2, #4
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	440b      	add	r3, r1
 8003c32:	761a      	strb	r2, [r3, #24]
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr
 8003c40:	e000e100 	.word	0xe000e100
 8003c44:	e000ed00 	.word	0xe000ed00

08003c48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b089      	sub	sp, #36	; 0x24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f003 0307 	and.w	r3, r3, #7
 8003c5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	f1c3 0307 	rsb	r3, r3, #7
 8003c62:	2b04      	cmp	r3, #4
 8003c64:	bf28      	it	cs
 8003c66:	2304      	movcs	r3, #4
 8003c68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	3304      	adds	r3, #4
 8003c6e:	2b06      	cmp	r3, #6
 8003c70:	d902      	bls.n	8003c78 <NVIC_EncodePriority+0x30>
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	3b03      	subs	r3, #3
 8003c76:	e000      	b.n	8003c7a <NVIC_EncodePriority+0x32>
 8003c78:	2300      	movs	r3, #0
 8003c7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	fa02 f303 	lsl.w	r3, r2, r3
 8003c86:	43da      	mvns	r2, r3
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	401a      	ands	r2, r3
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c90:	f04f 31ff 	mov.w	r1, #4294967295
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	fa01 f303 	lsl.w	r3, r1, r3
 8003c9a:	43d9      	mvns	r1, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ca0:	4313      	orrs	r3, r2
         );
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3724      	adds	r7, #36	; 0x24
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b082      	sub	sp, #8
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f7ff ff4c 	bl	8003b54 <__NVIC_SetPriorityGrouping>
}
 8003cbc:	bf00      	nop
 8003cbe:	3708      	adds	r7, #8
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	4603      	mov	r3, r0
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
 8003cd0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003cd6:	f7ff ff61 	bl	8003b9c <__NVIC_GetPriorityGrouping>
 8003cda:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	68b9      	ldr	r1, [r7, #8]
 8003ce0:	6978      	ldr	r0, [r7, #20]
 8003ce2:	f7ff ffb1 	bl	8003c48 <NVIC_EncodePriority>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cec:	4611      	mov	r1, r2
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7ff ff80 	bl	8003bf4 <__NVIC_SetPriority>
}
 8003cf4:	bf00      	nop
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	4603      	mov	r3, r0
 8003d04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7ff ff54 	bl	8003bb8 <__NVIC_EnableIRQ>
}
 8003d10:	bf00      	nop
 8003d12:	3708      	adds	r7, #8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d24:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d26:	f7ff fee5 	bl	8003af4 <HAL_GetTick>
 8003d2a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d008      	beq.n	8003d4a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2280      	movs	r2, #128	; 0x80
 8003d3c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e052      	b.n	8003df0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0216 	bic.w	r2, r2, #22
 8003d58:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	695a      	ldr	r2, [r3, #20]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d68:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d103      	bne.n	8003d7a <HAL_DMA_Abort+0x62>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d007      	beq.n	8003d8a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 0208 	bic.w	r2, r2, #8
 8003d88:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0201 	bic.w	r2, r2, #1
 8003d98:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d9a:	e013      	b.n	8003dc4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d9c:	f7ff feaa 	bl	8003af4 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b05      	cmp	r3, #5
 8003da8:	d90c      	bls.n	8003dc4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2220      	movs	r2, #32
 8003dae:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2203      	movs	r2, #3
 8003db4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e015      	b.n	8003df0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1e4      	bne.n	8003d9c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd6:	223f      	movs	r2, #63	; 0x3f
 8003dd8:	409a      	lsls	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d004      	beq.n	8003e16 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2280      	movs	r2, #128	; 0x80
 8003e10:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e00c      	b.n	8003e30 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2205      	movs	r2, #5
 8003e1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f022 0201 	bic.w	r2, r2, #1
 8003e2c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b089      	sub	sp, #36	; 0x24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e52:	2300      	movs	r3, #0
 8003e54:	61fb      	str	r3, [r7, #28]
 8003e56:	e165      	b.n	8004124 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e58:	2201      	movs	r2, #1
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	f040 8154 	bne.w	800411e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f003 0303 	and.w	r3, r3, #3
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d005      	beq.n	8003e8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d130      	bne.n	8003ef0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	2203      	movs	r2, #3
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	43db      	mvns	r3, r3
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	68da      	ldr	r2, [r3, #12]
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	005b      	lsls	r3, r3, #1
 8003eae:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	43db      	mvns	r3, r3
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	091b      	lsrs	r3, r3, #4
 8003eda:	f003 0201 	and.w	r2, r3, #1
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	2b03      	cmp	r3, #3
 8003efa:	d017      	beq.n	8003f2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	005b      	lsls	r3, r3, #1
 8003f06:	2203      	movs	r2, #3
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4013      	ands	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	689a      	ldr	r2, [r3, #8]
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	005b      	lsls	r3, r3, #1
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f003 0303 	and.w	r3, r3, #3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d123      	bne.n	8003f80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	08da      	lsrs	r2, r3, #3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3208      	adds	r2, #8
 8003f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	220f      	movs	r2, #15
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	43db      	mvns	r3, r3
 8003f56:	69ba      	ldr	r2, [r7, #24]
 8003f58:	4013      	ands	r3, r2
 8003f5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	691a      	ldr	r2, [r3, #16]
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	08da      	lsrs	r2, r3, #3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	3208      	adds	r2, #8
 8003f7a:	69b9      	ldr	r1, [r7, #24]
 8003f7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	005b      	lsls	r3, r3, #1
 8003f8a:	2203      	movs	r2, #3
 8003f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f90:	43db      	mvns	r3, r3
 8003f92:	69ba      	ldr	r2, [r7, #24]
 8003f94:	4013      	ands	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f003 0203 	and.w	r2, r3, #3
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	005b      	lsls	r3, r3, #1
 8003fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 80ae 	beq.w	800411e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
 8003fc6:	4b5d      	ldr	r3, [pc, #372]	; (800413c <HAL_GPIO_Init+0x300>)
 8003fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fca:	4a5c      	ldr	r2, [pc, #368]	; (800413c <HAL_GPIO_Init+0x300>)
 8003fcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8003fd2:	4b5a      	ldr	r3, [pc, #360]	; (800413c <HAL_GPIO_Init+0x300>)
 8003fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fde:	4a58      	ldr	r2, [pc, #352]	; (8004140 <HAL_GPIO_Init+0x304>)
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	089b      	lsrs	r3, r3, #2
 8003fe4:	3302      	adds	r3, #2
 8003fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	f003 0303 	and.w	r3, r3, #3
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	220f      	movs	r2, #15
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	43db      	mvns	r3, r3
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	4013      	ands	r3, r2
 8004000:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a4f      	ldr	r2, [pc, #316]	; (8004144 <HAL_GPIO_Init+0x308>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d025      	beq.n	8004056 <HAL_GPIO_Init+0x21a>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a4e      	ldr	r2, [pc, #312]	; (8004148 <HAL_GPIO_Init+0x30c>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d01f      	beq.n	8004052 <HAL_GPIO_Init+0x216>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a4d      	ldr	r2, [pc, #308]	; (800414c <HAL_GPIO_Init+0x310>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d019      	beq.n	800404e <HAL_GPIO_Init+0x212>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a4c      	ldr	r2, [pc, #304]	; (8004150 <HAL_GPIO_Init+0x314>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d013      	beq.n	800404a <HAL_GPIO_Init+0x20e>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a4b      	ldr	r2, [pc, #300]	; (8004154 <HAL_GPIO_Init+0x318>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d00d      	beq.n	8004046 <HAL_GPIO_Init+0x20a>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a4a      	ldr	r2, [pc, #296]	; (8004158 <HAL_GPIO_Init+0x31c>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d007      	beq.n	8004042 <HAL_GPIO_Init+0x206>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a49      	ldr	r2, [pc, #292]	; (800415c <HAL_GPIO_Init+0x320>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d101      	bne.n	800403e <HAL_GPIO_Init+0x202>
 800403a:	2306      	movs	r3, #6
 800403c:	e00c      	b.n	8004058 <HAL_GPIO_Init+0x21c>
 800403e:	2307      	movs	r3, #7
 8004040:	e00a      	b.n	8004058 <HAL_GPIO_Init+0x21c>
 8004042:	2305      	movs	r3, #5
 8004044:	e008      	b.n	8004058 <HAL_GPIO_Init+0x21c>
 8004046:	2304      	movs	r3, #4
 8004048:	e006      	b.n	8004058 <HAL_GPIO_Init+0x21c>
 800404a:	2303      	movs	r3, #3
 800404c:	e004      	b.n	8004058 <HAL_GPIO_Init+0x21c>
 800404e:	2302      	movs	r3, #2
 8004050:	e002      	b.n	8004058 <HAL_GPIO_Init+0x21c>
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <HAL_GPIO_Init+0x21c>
 8004056:	2300      	movs	r3, #0
 8004058:	69fa      	ldr	r2, [r7, #28]
 800405a:	f002 0203 	and.w	r2, r2, #3
 800405e:	0092      	lsls	r2, r2, #2
 8004060:	4093      	lsls	r3, r2
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	4313      	orrs	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004068:	4935      	ldr	r1, [pc, #212]	; (8004140 <HAL_GPIO_Init+0x304>)
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	089b      	lsrs	r3, r3, #2
 800406e:	3302      	adds	r3, #2
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004076:	4b3a      	ldr	r3, [pc, #232]	; (8004160 <HAL_GPIO_Init+0x324>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	43db      	mvns	r3, r3
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	4013      	ands	r3, r2
 8004084:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d003      	beq.n	800409a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	4313      	orrs	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800409a:	4a31      	ldr	r2, [pc, #196]	; (8004160 <HAL_GPIO_Init+0x324>)
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040a0:	4b2f      	ldr	r3, [pc, #188]	; (8004160 <HAL_GPIO_Init+0x324>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	43db      	mvns	r3, r3
 80040aa:	69ba      	ldr	r2, [r7, #24]
 80040ac:	4013      	ands	r3, r2
 80040ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d003      	beq.n	80040c4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040c4:	4a26      	ldr	r2, [pc, #152]	; (8004160 <HAL_GPIO_Init+0x324>)
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040ca:	4b25      	ldr	r3, [pc, #148]	; (8004160 <HAL_GPIO_Init+0x324>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	43db      	mvns	r3, r3
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	4013      	ands	r3, r2
 80040d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040ee:	4a1c      	ldr	r2, [pc, #112]	; (8004160 <HAL_GPIO_Init+0x324>)
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040f4:	4b1a      	ldr	r3, [pc, #104]	; (8004160 <HAL_GPIO_Init+0x324>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	43db      	mvns	r3, r3
 80040fe:	69ba      	ldr	r2, [r7, #24]
 8004100:	4013      	ands	r3, r2
 8004102:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d003      	beq.n	8004118 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	4313      	orrs	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004118:	4a11      	ldr	r2, [pc, #68]	; (8004160 <HAL_GPIO_Init+0x324>)
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	3301      	adds	r3, #1
 8004122:	61fb      	str	r3, [r7, #28]
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	2b0f      	cmp	r3, #15
 8004128:	f67f ae96 	bls.w	8003e58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800412c:	bf00      	nop
 800412e:	bf00      	nop
 8004130:	3724      	adds	r7, #36	; 0x24
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	40023800 	.word	0x40023800
 8004140:	40013800 	.word	0x40013800
 8004144:	40020000 	.word	0x40020000
 8004148:	40020400 	.word	0x40020400
 800414c:	40020800 	.word	0x40020800
 8004150:	40020c00 	.word	0x40020c00
 8004154:	40021000 	.word	0x40021000
 8004158:	40021400 	.word	0x40021400
 800415c:	40021800 	.word	0x40021800
 8004160:	40013c00 	.word	0x40013c00

08004164 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	460b      	mov	r3, r1
 800416e:	807b      	strh	r3, [r7, #2]
 8004170:	4613      	mov	r3, r2
 8004172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004174:	787b      	ldrb	r3, [r7, #1]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d003      	beq.n	8004182 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800417a:	887a      	ldrh	r2, [r7, #2]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004180:	e003      	b.n	800418a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004182:	887b      	ldrh	r3, [r7, #2]
 8004184:	041a      	lsls	r2, r3, #16
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	619a      	str	r2, [r3, #24]
}
 800418a:	bf00      	nop
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
	...

08004198 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e12b      	b.n	8004402 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d106      	bne.n	80041c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7fe ffc6 	bl	8003150 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2224      	movs	r2, #36	; 0x24
 80041c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f022 0201 	bic.w	r2, r2, #1
 80041da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041fc:	f000 fd26 	bl	8004c4c <HAL_RCC_GetPCLK1Freq>
 8004200:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	4a81      	ldr	r2, [pc, #516]	; (800440c <HAL_I2C_Init+0x274>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d807      	bhi.n	800421c <HAL_I2C_Init+0x84>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4a80      	ldr	r2, [pc, #512]	; (8004410 <HAL_I2C_Init+0x278>)
 8004210:	4293      	cmp	r3, r2
 8004212:	bf94      	ite	ls
 8004214:	2301      	movls	r3, #1
 8004216:	2300      	movhi	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	e006      	b.n	800422a <HAL_I2C_Init+0x92>
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	4a7d      	ldr	r2, [pc, #500]	; (8004414 <HAL_I2C_Init+0x27c>)
 8004220:	4293      	cmp	r3, r2
 8004222:	bf94      	ite	ls
 8004224:	2301      	movls	r3, #1
 8004226:	2300      	movhi	r3, #0
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d001      	beq.n	8004232 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e0e7      	b.n	8004402 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	4a78      	ldr	r2, [pc, #480]	; (8004418 <HAL_I2C_Init+0x280>)
 8004236:	fba2 2303 	umull	r2, r3, r2, r3
 800423a:	0c9b      	lsrs	r3, r3, #18
 800423c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68ba      	ldr	r2, [r7, #8]
 800424e:	430a      	orrs	r2, r1
 8004250:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	4a6a      	ldr	r2, [pc, #424]	; (800440c <HAL_I2C_Init+0x274>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d802      	bhi.n	800426c <HAL_I2C_Init+0xd4>
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	3301      	adds	r3, #1
 800426a:	e009      	b.n	8004280 <HAL_I2C_Init+0xe8>
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004272:	fb02 f303 	mul.w	r3, r2, r3
 8004276:	4a69      	ldr	r2, [pc, #420]	; (800441c <HAL_I2C_Init+0x284>)
 8004278:	fba2 2303 	umull	r2, r3, r2, r3
 800427c:	099b      	lsrs	r3, r3, #6
 800427e:	3301      	adds	r3, #1
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	6812      	ldr	r2, [r2, #0]
 8004284:	430b      	orrs	r3, r1
 8004286:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	69db      	ldr	r3, [r3, #28]
 800428e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004292:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	495c      	ldr	r1, [pc, #368]	; (800440c <HAL_I2C_Init+0x274>)
 800429c:	428b      	cmp	r3, r1
 800429e:	d819      	bhi.n	80042d4 <HAL_I2C_Init+0x13c>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	1e59      	subs	r1, r3, #1
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80042ae:	1c59      	adds	r1, r3, #1
 80042b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80042b4:	400b      	ands	r3, r1
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00a      	beq.n	80042d0 <HAL_I2C_Init+0x138>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	1e59      	subs	r1, r3, #1
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80042c8:	3301      	adds	r3, #1
 80042ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ce:	e051      	b.n	8004374 <HAL_I2C_Init+0x1dc>
 80042d0:	2304      	movs	r3, #4
 80042d2:	e04f      	b.n	8004374 <HAL_I2C_Init+0x1dc>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d111      	bne.n	8004300 <HAL_I2C_Init+0x168>
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	1e58      	subs	r0, r3, #1
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6859      	ldr	r1, [r3, #4]
 80042e4:	460b      	mov	r3, r1
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	440b      	add	r3, r1
 80042ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80042ee:	3301      	adds	r3, #1
 80042f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	bf0c      	ite	eq
 80042f8:	2301      	moveq	r3, #1
 80042fa:	2300      	movne	r3, #0
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	e012      	b.n	8004326 <HAL_I2C_Init+0x18e>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	1e58      	subs	r0, r3, #1
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6859      	ldr	r1, [r3, #4]
 8004308:	460b      	mov	r3, r1
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	440b      	add	r3, r1
 800430e:	0099      	lsls	r1, r3, #2
 8004310:	440b      	add	r3, r1
 8004312:	fbb0 f3f3 	udiv	r3, r0, r3
 8004316:	3301      	adds	r3, #1
 8004318:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800431c:	2b00      	cmp	r3, #0
 800431e:	bf0c      	ite	eq
 8004320:	2301      	moveq	r3, #1
 8004322:	2300      	movne	r3, #0
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <HAL_I2C_Init+0x196>
 800432a:	2301      	movs	r3, #1
 800432c:	e022      	b.n	8004374 <HAL_I2C_Init+0x1dc>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10e      	bne.n	8004354 <HAL_I2C_Init+0x1bc>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	1e58      	subs	r0, r3, #1
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6859      	ldr	r1, [r3, #4]
 800433e:	460b      	mov	r3, r1
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	440b      	add	r3, r1
 8004344:	fbb0 f3f3 	udiv	r3, r0, r3
 8004348:	3301      	adds	r3, #1
 800434a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800434e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004352:	e00f      	b.n	8004374 <HAL_I2C_Init+0x1dc>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	1e58      	subs	r0, r3, #1
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6859      	ldr	r1, [r3, #4]
 800435c:	460b      	mov	r3, r1
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	0099      	lsls	r1, r3, #2
 8004364:	440b      	add	r3, r1
 8004366:	fbb0 f3f3 	udiv	r3, r0, r3
 800436a:	3301      	adds	r3, #1
 800436c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004370:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	6809      	ldr	r1, [r1, #0]
 8004378:	4313      	orrs	r3, r2
 800437a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	69da      	ldr	r2, [r3, #28]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	430a      	orrs	r2, r1
 8004396:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80043a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	6911      	ldr	r1, [r2, #16]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	68d2      	ldr	r2, [r2, #12]
 80043ae:	4311      	orrs	r1, r2
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6812      	ldr	r2, [r2, #0]
 80043b4:	430b      	orrs	r3, r1
 80043b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	695a      	ldr	r2, [r3, #20]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	431a      	orrs	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	430a      	orrs	r2, r1
 80043d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f042 0201 	orr.w	r2, r2, #1
 80043e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2220      	movs	r2, #32
 80043ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	000186a0 	.word	0x000186a0
 8004410:	001e847f 	.word	0x001e847f
 8004414:	003d08ff 	.word	0x003d08ff
 8004418:	431bde83 	.word	0x431bde83
 800441c:	10624dd3 	.word	0x10624dd3

08004420 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b088      	sub	sp, #32
 8004424:	af02      	add	r7, sp, #8
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	607a      	str	r2, [r7, #4]
 800442a:	461a      	mov	r2, r3
 800442c:	460b      	mov	r3, r1
 800442e:	817b      	strh	r3, [r7, #10]
 8004430:	4613      	mov	r3, r2
 8004432:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004434:	f7ff fb5e 	bl	8003af4 <HAL_GetTick>
 8004438:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b20      	cmp	r3, #32
 8004444:	f040 80e0 	bne.w	8004608 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	2319      	movs	r3, #25
 800444e:	2201      	movs	r2, #1
 8004450:	4970      	ldr	r1, [pc, #448]	; (8004614 <HAL_I2C_Master_Transmit+0x1f4>)
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f000 f964 	bl	8004720 <I2C_WaitOnFlagUntilTimeout>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800445e:	2302      	movs	r3, #2
 8004460:	e0d3      	b.n	800460a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004468:	2b01      	cmp	r3, #1
 800446a:	d101      	bne.n	8004470 <HAL_I2C_Master_Transmit+0x50>
 800446c:	2302      	movs	r3, #2
 800446e:	e0cc      	b.n	800460a <HAL_I2C_Master_Transmit+0x1ea>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b01      	cmp	r3, #1
 8004484:	d007      	beq.n	8004496 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f042 0201 	orr.w	r2, r2, #1
 8004494:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2221      	movs	r2, #33	; 0x21
 80044aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2210      	movs	r2, #16
 80044b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	893a      	ldrh	r2, [r7, #8]
 80044c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044cc:	b29a      	uxth	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	4a50      	ldr	r2, [pc, #320]	; (8004618 <HAL_I2C_Master_Transmit+0x1f8>)
 80044d6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80044d8:	8979      	ldrh	r1, [r7, #10]
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	6a3a      	ldr	r2, [r7, #32]
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f000 f89c 	bl	800461c <I2C_MasterRequestWrite>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e08d      	b.n	800460a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044ee:	2300      	movs	r3, #0
 80044f0:	613b      	str	r3, [r7, #16]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	695b      	ldr	r3, [r3, #20]
 80044f8:	613b      	str	r3, [r7, #16]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	613b      	str	r3, [r7, #16]
 8004502:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004504:	e066      	b.n	80045d4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	6a39      	ldr	r1, [r7, #32]
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f000 f9de 	bl	80048cc <I2C_WaitOnTXEFlagUntilTimeout>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00d      	beq.n	8004532 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451a:	2b04      	cmp	r3, #4
 800451c:	d107      	bne.n	800452e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800452c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e06b      	b.n	800460a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004536:	781a      	ldrb	r2, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800454c:	b29b      	uxth	r3, r3
 800454e:	3b01      	subs	r3, #1
 8004550:	b29a      	uxth	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800455a:	3b01      	subs	r3, #1
 800455c:	b29a      	uxth	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	695b      	ldr	r3, [r3, #20]
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	2b04      	cmp	r3, #4
 800456e:	d11b      	bne.n	80045a8 <HAL_I2C_Master_Transmit+0x188>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004574:	2b00      	cmp	r3, #0
 8004576:	d017      	beq.n	80045a8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457c:	781a      	ldrb	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004588:	1c5a      	adds	r2, r3, #1
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045a0:	3b01      	subs	r3, #1
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	6a39      	ldr	r1, [r7, #32]
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	f000 f9ce 	bl	800494e <I2C_WaitOnBTFFlagUntilTimeout>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00d      	beq.n	80045d4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045bc:	2b04      	cmp	r3, #4
 80045be:	d107      	bne.n	80045d0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045ce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e01a      	b.n	800460a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d194      	bne.n	8004506 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2220      	movs	r2, #32
 80045f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004604:	2300      	movs	r3, #0
 8004606:	e000      	b.n	800460a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004608:	2302      	movs	r3, #2
  }
}
 800460a:	4618      	mov	r0, r3
 800460c:	3718      	adds	r7, #24
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	00100002 	.word	0x00100002
 8004618:	ffff0000 	.word	0xffff0000

0800461c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b088      	sub	sp, #32
 8004620:	af02      	add	r7, sp, #8
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	607a      	str	r2, [r7, #4]
 8004626:	603b      	str	r3, [r7, #0]
 8004628:	460b      	mov	r3, r1
 800462a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004630:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	2b08      	cmp	r3, #8
 8004636:	d006      	beq.n	8004646 <I2C_MasterRequestWrite+0x2a>
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d003      	beq.n	8004646 <I2C_MasterRequestWrite+0x2a>
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004644:	d108      	bne.n	8004658 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004654:	601a      	str	r2, [r3, #0]
 8004656:	e00b      	b.n	8004670 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465c:	2b12      	cmp	r3, #18
 800465e:	d107      	bne.n	8004670 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800466e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	9300      	str	r3, [sp, #0]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 f84f 	bl	8004720 <I2C_WaitOnFlagUntilTimeout>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00d      	beq.n	80046a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004692:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004696:	d103      	bne.n	80046a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800469e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e035      	b.n	8004710 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046ac:	d108      	bne.n	80046c0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046ae:	897b      	ldrh	r3, [r7, #10]
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	461a      	mov	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80046bc:	611a      	str	r2, [r3, #16]
 80046be:	e01b      	b.n	80046f8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80046c0:	897b      	ldrh	r3, [r7, #10]
 80046c2:	11db      	asrs	r3, r3, #7
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	f003 0306 	and.w	r3, r3, #6
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	f063 030f 	orn	r3, r3, #15
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	490e      	ldr	r1, [pc, #56]	; (8004718 <I2C_MasterRequestWrite+0xfc>)
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 f875 	bl	80047ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d001      	beq.n	80046ee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e010      	b.n	8004710 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80046ee:	897b      	ldrh	r3, [r7, #10]
 80046f0:	b2da      	uxtb	r2, r3
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	4907      	ldr	r1, [pc, #28]	; (800471c <I2C_MasterRequestWrite+0x100>)
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f000 f865 	bl	80047ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e000      	b.n	8004710 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800470e:	2300      	movs	r3, #0
}
 8004710:	4618      	mov	r0, r3
 8004712:	3718      	adds	r7, #24
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}
 8004718:	00010008 	.word	0x00010008
 800471c:	00010002 	.word	0x00010002

08004720 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	603b      	str	r3, [r7, #0]
 800472c:	4613      	mov	r3, r2
 800472e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004730:	e025      	b.n	800477e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004738:	d021      	beq.n	800477e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800473a:	f7ff f9db 	bl	8003af4 <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	683a      	ldr	r2, [r7, #0]
 8004746:	429a      	cmp	r2, r3
 8004748:	d302      	bcc.n	8004750 <I2C_WaitOnFlagUntilTimeout+0x30>
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d116      	bne.n	800477e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2220      	movs	r2, #32
 800475a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	f043 0220 	orr.w	r2, r3, #32
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e023      	b.n	80047c6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	0c1b      	lsrs	r3, r3, #16
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b01      	cmp	r3, #1
 8004786:	d10d      	bne.n	80047a4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	43da      	mvns	r2, r3
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	4013      	ands	r3, r2
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	bf0c      	ite	eq
 800479a:	2301      	moveq	r3, #1
 800479c:	2300      	movne	r3, #0
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	461a      	mov	r2, r3
 80047a2:	e00c      	b.n	80047be <I2C_WaitOnFlagUntilTimeout+0x9e>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	43da      	mvns	r2, r3
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	4013      	ands	r3, r2
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	bf0c      	ite	eq
 80047b6:	2301      	moveq	r3, #1
 80047b8:	2300      	movne	r3, #0
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	461a      	mov	r2, r3
 80047be:	79fb      	ldrb	r3, [r7, #7]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d0b6      	beq.n	8004732 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3710      	adds	r7, #16
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b084      	sub	sp, #16
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	60f8      	str	r0, [r7, #12]
 80047d6:	60b9      	str	r1, [r7, #8]
 80047d8:	607a      	str	r2, [r7, #4]
 80047da:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047dc:	e051      	b.n	8004882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ec:	d123      	bne.n	8004836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047fc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004806:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2220      	movs	r2, #32
 8004812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004822:	f043 0204 	orr.w	r2, r3, #4
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e046      	b.n	80048c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800483c:	d021      	beq.n	8004882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800483e:	f7ff f959 	bl	8003af4 <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	429a      	cmp	r2, r3
 800484c:	d302      	bcc.n	8004854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d116      	bne.n	8004882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2220      	movs	r2, #32
 800485e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	f043 0220 	orr.w	r2, r3, #32
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e020      	b.n	80048c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	0c1b      	lsrs	r3, r3, #16
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b01      	cmp	r3, #1
 800488a:	d10c      	bne.n	80048a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	43da      	mvns	r2, r3
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	4013      	ands	r3, r2
 8004898:	b29b      	uxth	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	bf14      	ite	ne
 800489e:	2301      	movne	r3, #1
 80048a0:	2300      	moveq	r3, #0
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	e00b      	b.n	80048be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	43da      	mvns	r2, r3
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	4013      	ands	r3, r2
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	bf14      	ite	ne
 80048b8:	2301      	movne	r3, #1
 80048ba:	2300      	moveq	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d18d      	bne.n	80047de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048d8:	e02d      	b.n	8004936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f000 f878 	bl	80049d0 <I2C_IsAcknowledgeFailed>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d001      	beq.n	80048ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e02d      	b.n	8004946 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f0:	d021      	beq.n	8004936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048f2:	f7ff f8ff 	bl	8003af4 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	429a      	cmp	r2, r3
 8004900:	d302      	bcc.n	8004908 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d116      	bne.n	8004936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2220      	movs	r2, #32
 8004912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004922:	f043 0220 	orr.w	r2, r3, #32
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e007      	b.n	8004946 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004940:	2b80      	cmp	r3, #128	; 0x80
 8004942:	d1ca      	bne.n	80048da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}

0800494e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b084      	sub	sp, #16
 8004952:	af00      	add	r7, sp, #0
 8004954:	60f8      	str	r0, [r7, #12]
 8004956:	60b9      	str	r1, [r7, #8]
 8004958:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800495a:	e02d      	b.n	80049b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 f837 	bl	80049d0 <I2C_IsAcknowledgeFailed>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d001      	beq.n	800496c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e02d      	b.n	80049c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004972:	d021      	beq.n	80049b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004974:	f7ff f8be 	bl	8003af4 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	68ba      	ldr	r2, [r7, #8]
 8004980:	429a      	cmp	r2, r3
 8004982:	d302      	bcc.n	800498a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d116      	bne.n	80049b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2220      	movs	r2, #32
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a4:	f043 0220 	orr.w	r2, r3, #32
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2200      	movs	r2, #0
 80049b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e007      	b.n	80049c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	f003 0304 	and.w	r3, r3, #4
 80049c2:	2b04      	cmp	r3, #4
 80049c4:	d1ca      	bne.n	800495c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	695b      	ldr	r3, [r3, #20]
 80049de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049e6:	d11b      	bne.n	8004a20 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80049f0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2220      	movs	r2, #32
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0c:	f043 0204 	orr.w	r2, r3, #4
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e000      	b.n	8004a22 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	370c      	adds	r7, #12
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
	...

08004a30 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004a3c:	4b09      	ldr	r3, [pc, #36]	; (8004a64 <HAL_PWR_EnterSLEEPMode+0x34>)
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	4a08      	ldr	r2, [pc, #32]	; (8004a64 <HAL_PWR_EnterSLEEPMode+0x34>)
 8004a42:	f023 0304 	bic.w	r3, r3, #4
 8004a46:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004a48:	78fb      	ldrb	r3, [r7, #3]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d101      	bne.n	8004a52 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004a4e:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8004a50:	e002      	b.n	8004a58 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8004a52:	bf40      	sev
    __WFE();
 8004a54:	bf20      	wfe
    __WFE();
 8004a56:	bf20      	wfe
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr
 8004a64:	e000ed00 	.word	0xe000ed00

08004a68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d101      	bne.n	8004a7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e0cc      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a7c:	4b68      	ldr	r3, [pc, #416]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 030f 	and.w	r3, r3, #15
 8004a84:	683a      	ldr	r2, [r7, #0]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d90c      	bls.n	8004aa4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a8a:	4b65      	ldr	r3, [pc, #404]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004a8c:	683a      	ldr	r2, [r7, #0]
 8004a8e:	b2d2      	uxtb	r2, r2
 8004a90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a92:	4b63      	ldr	r3, [pc, #396]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 030f 	and.w	r3, r3, #15
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d001      	beq.n	8004aa4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e0b8      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d020      	beq.n	8004af2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d005      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004abc:	4b59      	ldr	r3, [pc, #356]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	4a58      	ldr	r2, [pc, #352]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ac6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0308 	and.w	r3, r3, #8
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d005      	beq.n	8004ae0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ad4:	4b53      	ldr	r3, [pc, #332]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	4a52      	ldr	r2, [pc, #328]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004ada:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ade:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ae0:	4b50      	ldr	r3, [pc, #320]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	494d      	ldr	r1, [pc, #308]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0301 	and.w	r3, r3, #1
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d044      	beq.n	8004b88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d107      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b06:	4b47      	ldr	r3, [pc, #284]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d119      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e07f      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d003      	beq.n	8004b26 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b22:	2b03      	cmp	r3, #3
 8004b24:	d107      	bne.n	8004b36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b26:	4b3f      	ldr	r3, [pc, #252]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d109      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e06f      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b36:	4b3b      	ldr	r3, [pc, #236]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e067      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b46:	4b37      	ldr	r3, [pc, #220]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f023 0203 	bic.w	r2, r3, #3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	4934      	ldr	r1, [pc, #208]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b58:	f7fe ffcc 	bl	8003af4 <HAL_GetTick>
 8004b5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b5e:	e00a      	b.n	8004b76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b60:	f7fe ffc8 	bl	8003af4 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e04f      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b76:	4b2b      	ldr	r3, [pc, #172]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f003 020c 	and.w	r2, r3, #12
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d1eb      	bne.n	8004b60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b88:	4b25      	ldr	r3, [pc, #148]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 030f 	and.w	r3, r3, #15
 8004b90:	683a      	ldr	r2, [r7, #0]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d20c      	bcs.n	8004bb0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b96:	4b22      	ldr	r3, [pc, #136]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004b98:	683a      	ldr	r2, [r7, #0]
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b9e:	4b20      	ldr	r3, [pc, #128]	; (8004c20 <HAL_RCC_ClockConfig+0x1b8>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 030f 	and.w	r3, r3, #15
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d001      	beq.n	8004bb0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e032      	b.n	8004c16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d008      	beq.n	8004bce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bbc:	4b19      	ldr	r3, [pc, #100]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	4916      	ldr	r1, [pc, #88]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0308 	and.w	r3, r3, #8
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d009      	beq.n	8004bee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bda:	4b12      	ldr	r3, [pc, #72]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	490e      	ldr	r1, [pc, #56]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004bea:	4313      	orrs	r3, r2
 8004bec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bee:	f000 f887 	bl	8004d00 <HAL_RCC_GetSysClockFreq>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	4b0b      	ldr	r3, [pc, #44]	; (8004c24 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	091b      	lsrs	r3, r3, #4
 8004bfa:	f003 030f 	and.w	r3, r3, #15
 8004bfe:	490a      	ldr	r1, [pc, #40]	; (8004c28 <HAL_RCC_ClockConfig+0x1c0>)
 8004c00:	5ccb      	ldrb	r3, [r1, r3]
 8004c02:	fa22 f303 	lsr.w	r3, r2, r3
 8004c06:	4a09      	ldr	r2, [pc, #36]	; (8004c2c <HAL_RCC_ClockConfig+0x1c4>)
 8004c08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c0a:	4b09      	ldr	r3, [pc, #36]	; (8004c30 <HAL_RCC_ClockConfig+0x1c8>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7fe fd82 	bl	8003718 <HAL_InitTick>

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3710      	adds	r7, #16
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	40023c00 	.word	0x40023c00
 8004c24:	40023800 	.word	0x40023800
 8004c28:	0800f9b4 	.word	0x0800f9b4
 8004c2c:	20000004 	.word	0x20000004
 8004c30:	20000008 	.word	0x20000008

08004c34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c34:	b480      	push	{r7}
 8004c36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c38:	4b03      	ldr	r3, [pc, #12]	; (8004c48 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	20000004 	.word	0x20000004

08004c4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004c50:	f7ff fff0 	bl	8004c34 <HAL_RCC_GetHCLKFreq>
 8004c54:	4602      	mov	r2, r0
 8004c56:	4b05      	ldr	r3, [pc, #20]	; (8004c6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	0a9b      	lsrs	r3, r3, #10
 8004c5c:	f003 0307 	and.w	r3, r3, #7
 8004c60:	4903      	ldr	r1, [pc, #12]	; (8004c70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c62:	5ccb      	ldrb	r3, [r1, r3]
 8004c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	40023800 	.word	0x40023800
 8004c70:	0800f9c4 	.word	0x0800f9c4

08004c74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c78:	f7ff ffdc 	bl	8004c34 <HAL_RCC_GetHCLKFreq>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	4b05      	ldr	r3, [pc, #20]	; (8004c94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	0b5b      	lsrs	r3, r3, #13
 8004c84:	f003 0307 	and.w	r3, r3, #7
 8004c88:	4903      	ldr	r1, [pc, #12]	; (8004c98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c8a:	5ccb      	ldrb	r3, [r1, r3]
 8004c8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	40023800 	.word	0x40023800
 8004c98:	0800f9c4 	.word	0x0800f9c4

08004c9c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	220f      	movs	r2, #15
 8004caa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004cac:	4b12      	ldr	r3, [pc, #72]	; (8004cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f003 0203 	and.w	r2, r3, #3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004cb8:	4b0f      	ldr	r3, [pc, #60]	; (8004cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004cc4:	4b0c      	ldr	r3, [pc, #48]	; (8004cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004cd0:	4b09      	ldr	r3, [pc, #36]	; (8004cf8 <HAL_RCC_GetClockConfig+0x5c>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	08db      	lsrs	r3, r3, #3
 8004cd6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004cde:	4b07      	ldr	r3, [pc, #28]	; (8004cfc <HAL_RCC_GetClockConfig+0x60>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 020f 	and.w	r2, r3, #15
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	601a      	str	r2, [r3, #0]
}
 8004cea:	bf00      	nop
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop
 8004cf8:	40023800 	.word	0x40023800
 8004cfc:	40023c00 	.word	0x40023c00

08004d00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d04:	b0a6      	sub	sp, #152	; 0x98
 8004d06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8004d14:	2300      	movs	r3, #0
 8004d16:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8004d20:	2300      	movs	r3, #0
 8004d22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d26:	4bc8      	ldr	r3, [pc, #800]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 030c 	and.w	r3, r3, #12
 8004d2e:	2b0c      	cmp	r3, #12
 8004d30:	f200 817e 	bhi.w	8005030 <HAL_RCC_GetSysClockFreq+0x330>
 8004d34:	a201      	add	r2, pc, #4	; (adr r2, 8004d3c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d3a:	bf00      	nop
 8004d3c:	08004d71 	.word	0x08004d71
 8004d40:	08005031 	.word	0x08005031
 8004d44:	08005031 	.word	0x08005031
 8004d48:	08005031 	.word	0x08005031
 8004d4c:	08004d79 	.word	0x08004d79
 8004d50:	08005031 	.word	0x08005031
 8004d54:	08005031 	.word	0x08005031
 8004d58:	08005031 	.word	0x08005031
 8004d5c:	08004d81 	.word	0x08004d81
 8004d60:	08005031 	.word	0x08005031
 8004d64:	08005031 	.word	0x08005031
 8004d68:	08005031 	.word	0x08005031
 8004d6c:	08004eeb 	.word	0x08004eeb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d70:	4bb6      	ldr	r3, [pc, #728]	; (800504c <HAL_RCC_GetSysClockFreq+0x34c>)
 8004d72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8004d76:	e15f      	b.n	8005038 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d78:	4bb5      	ldr	r3, [pc, #724]	; (8005050 <HAL_RCC_GetSysClockFreq+0x350>)
 8004d7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004d7e:	e15b      	b.n	8005038 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d80:	4bb1      	ldr	r3, [pc, #708]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d88:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d8c:	4bae      	ldr	r3, [pc, #696]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d031      	beq.n	8004dfc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d98:	4bab      	ldr	r3, [pc, #684]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	099b      	lsrs	r3, r3, #6
 8004d9e:	2200      	movs	r2, #0
 8004da0:	66bb      	str	r3, [r7, #104]	; 0x68
 8004da2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004da4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004da6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004daa:	663b      	str	r3, [r7, #96]	; 0x60
 8004dac:	2300      	movs	r3, #0
 8004dae:	667b      	str	r3, [r7, #100]	; 0x64
 8004db0:	4ba7      	ldr	r3, [pc, #668]	; (8005050 <HAL_RCC_GetSysClockFreq+0x350>)
 8004db2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004db6:	462a      	mov	r2, r5
 8004db8:	fb03 f202 	mul.w	r2, r3, r2
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	4621      	mov	r1, r4
 8004dc0:	fb01 f303 	mul.w	r3, r1, r3
 8004dc4:	4413      	add	r3, r2
 8004dc6:	4aa2      	ldr	r2, [pc, #648]	; (8005050 <HAL_RCC_GetSysClockFreq+0x350>)
 8004dc8:	4621      	mov	r1, r4
 8004dca:	fba1 1202 	umull	r1, r2, r1, r2
 8004dce:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004dd0:	460a      	mov	r2, r1
 8004dd2:	67ba      	str	r2, [r7, #120]	; 0x78
 8004dd4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004dd6:	4413      	add	r3, r2
 8004dd8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004dda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004dde:	2200      	movs	r2, #0
 8004de0:	65bb      	str	r3, [r7, #88]	; 0x58
 8004de2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004de4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004de8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8004dec:	f7fb ffbc 	bl	8000d68 <__aeabi_uldivmod>
 8004df0:	4602      	mov	r2, r0
 8004df2:	460b      	mov	r3, r1
 8004df4:	4613      	mov	r3, r2
 8004df6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004dfa:	e064      	b.n	8004ec6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dfc:	4b92      	ldr	r3, [pc, #584]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	099b      	lsrs	r3, r3, #6
 8004e02:	2200      	movs	r2, #0
 8004e04:	653b      	str	r3, [r7, #80]	; 0x50
 8004e06:	657a      	str	r2, [r7, #84]	; 0x54
 8004e08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e10:	2300      	movs	r3, #0
 8004e12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e14:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8004e18:	4622      	mov	r2, r4
 8004e1a:	462b      	mov	r3, r5
 8004e1c:	f04f 0000 	mov.w	r0, #0
 8004e20:	f04f 0100 	mov.w	r1, #0
 8004e24:	0159      	lsls	r1, r3, #5
 8004e26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e2a:	0150      	lsls	r0, r2, #5
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	460b      	mov	r3, r1
 8004e30:	4621      	mov	r1, r4
 8004e32:	1a51      	subs	r1, r2, r1
 8004e34:	6139      	str	r1, [r7, #16]
 8004e36:	4629      	mov	r1, r5
 8004e38:	eb63 0301 	sbc.w	r3, r3, r1
 8004e3c:	617b      	str	r3, [r7, #20]
 8004e3e:	f04f 0200 	mov.w	r2, #0
 8004e42:	f04f 0300 	mov.w	r3, #0
 8004e46:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e4a:	4659      	mov	r1, fp
 8004e4c:	018b      	lsls	r3, r1, #6
 8004e4e:	4651      	mov	r1, sl
 8004e50:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e54:	4651      	mov	r1, sl
 8004e56:	018a      	lsls	r2, r1, #6
 8004e58:	4651      	mov	r1, sl
 8004e5a:	ebb2 0801 	subs.w	r8, r2, r1
 8004e5e:	4659      	mov	r1, fp
 8004e60:	eb63 0901 	sbc.w	r9, r3, r1
 8004e64:	f04f 0200 	mov.w	r2, #0
 8004e68:	f04f 0300 	mov.w	r3, #0
 8004e6c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e70:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e74:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e78:	4690      	mov	r8, r2
 8004e7a:	4699      	mov	r9, r3
 8004e7c:	4623      	mov	r3, r4
 8004e7e:	eb18 0303 	adds.w	r3, r8, r3
 8004e82:	60bb      	str	r3, [r7, #8]
 8004e84:	462b      	mov	r3, r5
 8004e86:	eb49 0303 	adc.w	r3, r9, r3
 8004e8a:	60fb      	str	r3, [r7, #12]
 8004e8c:	f04f 0200 	mov.w	r2, #0
 8004e90:	f04f 0300 	mov.w	r3, #0
 8004e94:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004e98:	4629      	mov	r1, r5
 8004e9a:	028b      	lsls	r3, r1, #10
 8004e9c:	4621      	mov	r1, r4
 8004e9e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ea2:	4621      	mov	r1, r4
 8004ea4:	028a      	lsls	r2, r1, #10
 8004ea6:	4610      	mov	r0, r2
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004eae:	2200      	movs	r2, #0
 8004eb0:	643b      	str	r3, [r7, #64]	; 0x40
 8004eb2:	647a      	str	r2, [r7, #68]	; 0x44
 8004eb4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004eb8:	f7fb ff56 	bl	8000d68 <__aeabi_uldivmod>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	460b      	mov	r3, r1
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ec6:	4b60      	ldr	r3, [pc, #384]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	0c1b      	lsrs	r3, r3, #16
 8004ecc:	f003 0303 	and.w	r3, r3, #3
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	005b      	lsls	r3, r3, #1
 8004ed4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8004ed8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004edc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004ee8:	e0a6      	b.n	8005038 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004eea:	4b57      	ldr	r3, [pc, #348]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ef2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ef6:	4b54      	ldr	r3, [pc, #336]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d02a      	beq.n	8004f58 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f02:	4b51      	ldr	r3, [pc, #324]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	099b      	lsrs	r3, r3, #6
 8004f08:	2200      	movs	r2, #0
 8004f0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f0c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f10:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004f14:	2100      	movs	r1, #0
 8004f16:	4b4e      	ldr	r3, [pc, #312]	; (8005050 <HAL_RCC_GetSysClockFreq+0x350>)
 8004f18:	fb03 f201 	mul.w	r2, r3, r1
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	fb00 f303 	mul.w	r3, r0, r3
 8004f22:	4413      	add	r3, r2
 8004f24:	4a4a      	ldr	r2, [pc, #296]	; (8005050 <HAL_RCC_GetSysClockFreq+0x350>)
 8004f26:	fba0 1202 	umull	r1, r2, r0, r2
 8004f2a:	677a      	str	r2, [r7, #116]	; 0x74
 8004f2c:	460a      	mov	r2, r1
 8004f2e:	673a      	str	r2, [r7, #112]	; 0x70
 8004f30:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004f32:	4413      	add	r3, r2
 8004f34:	677b      	str	r3, [r7, #116]	; 0x74
 8004f36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	633b      	str	r3, [r7, #48]	; 0x30
 8004f3e:	637a      	str	r2, [r7, #52]	; 0x34
 8004f40:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004f44:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8004f48:	f7fb ff0e 	bl	8000d68 <__aeabi_uldivmod>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	460b      	mov	r3, r1
 8004f50:	4613      	mov	r3, r2
 8004f52:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004f56:	e05b      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f58:	4b3b      	ldr	r3, [pc, #236]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	099b      	lsrs	r3, r3, #6
 8004f5e:	2200      	movs	r2, #0
 8004f60:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f6a:	623b      	str	r3, [r7, #32]
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8004f70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f74:	4642      	mov	r2, r8
 8004f76:	464b      	mov	r3, r9
 8004f78:	f04f 0000 	mov.w	r0, #0
 8004f7c:	f04f 0100 	mov.w	r1, #0
 8004f80:	0159      	lsls	r1, r3, #5
 8004f82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f86:	0150      	lsls	r0, r2, #5
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	4641      	mov	r1, r8
 8004f8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f92:	4649      	mov	r1, r9
 8004f94:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f98:	f04f 0200 	mov.w	r2, #0
 8004f9c:	f04f 0300 	mov.w	r3, #0
 8004fa0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004fa4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004fa8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004fac:	ebb2 040a 	subs.w	r4, r2, sl
 8004fb0:	eb63 050b 	sbc.w	r5, r3, fp
 8004fb4:	f04f 0200 	mov.w	r2, #0
 8004fb8:	f04f 0300 	mov.w	r3, #0
 8004fbc:	00eb      	lsls	r3, r5, #3
 8004fbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fc2:	00e2      	lsls	r2, r4, #3
 8004fc4:	4614      	mov	r4, r2
 8004fc6:	461d      	mov	r5, r3
 8004fc8:	4643      	mov	r3, r8
 8004fca:	18e3      	adds	r3, r4, r3
 8004fcc:	603b      	str	r3, [r7, #0]
 8004fce:	464b      	mov	r3, r9
 8004fd0:	eb45 0303 	adc.w	r3, r5, r3
 8004fd4:	607b      	str	r3, [r7, #4]
 8004fd6:	f04f 0200 	mov.w	r2, #0
 8004fda:	f04f 0300 	mov.w	r3, #0
 8004fde:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004fe2:	4629      	mov	r1, r5
 8004fe4:	028b      	lsls	r3, r1, #10
 8004fe6:	4621      	mov	r1, r4
 8004fe8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004fec:	4621      	mov	r1, r4
 8004fee:	028a      	lsls	r2, r1, #10
 8004ff0:	4610      	mov	r0, r2
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	61bb      	str	r3, [r7, #24]
 8004ffc:	61fa      	str	r2, [r7, #28]
 8004ffe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005002:	f7fb feb1 	bl	8000d68 <__aeabi_uldivmod>
 8005006:	4602      	mov	r2, r0
 8005008:	460b      	mov	r3, r1
 800500a:	4613      	mov	r3, r2
 800500c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005010:	4b0d      	ldr	r3, [pc, #52]	; (8005048 <HAL_RCC_GetSysClockFreq+0x348>)
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	0f1b      	lsrs	r3, r3, #28
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 800501e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005022:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005026:	fbb2 f3f3 	udiv	r3, r2, r3
 800502a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800502e:	e003      	b.n	8005038 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005030:	4b06      	ldr	r3, [pc, #24]	; (800504c <HAL_RCC_GetSysClockFreq+0x34c>)
 8005032:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8005036:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005038:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 800503c:	4618      	mov	r0, r3
 800503e:	3798      	adds	r7, #152	; 0x98
 8005040:	46bd      	mov	sp, r7
 8005042:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005046:	bf00      	nop
 8005048:	40023800 	.word	0x40023800
 800504c:	00f42400 	.word	0x00f42400
 8005050:	017d7840 	.word	0x017d7840

08005054 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b086      	sub	sp, #24
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d101      	bne.n	8005066 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e28d      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	f000 8083 	beq.w	800517a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005074:	4b94      	ldr	r3, [pc, #592]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	f003 030c 	and.w	r3, r3, #12
 800507c:	2b04      	cmp	r3, #4
 800507e:	d019      	beq.n	80050b4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005080:	4b91      	ldr	r3, [pc, #580]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005088:	2b08      	cmp	r3, #8
 800508a:	d106      	bne.n	800509a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800508c:	4b8e      	ldr	r3, [pc, #568]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005094:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005098:	d00c      	beq.n	80050b4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800509a:	4b8b      	ldr	r3, [pc, #556]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80050a2:	2b0c      	cmp	r3, #12
 80050a4:	d112      	bne.n	80050cc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80050a6:	4b88      	ldr	r3, [pc, #544]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050b2:	d10b      	bne.n	80050cc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050b4:	4b84      	ldr	r3, [pc, #528]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d05b      	beq.n	8005178 <HAL_RCC_OscConfig+0x124>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d157      	bne.n	8005178 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e25a      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050d4:	d106      	bne.n	80050e4 <HAL_RCC_OscConfig+0x90>
 80050d6:	4b7c      	ldr	r3, [pc, #496]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a7b      	ldr	r2, [pc, #492]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80050dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050e0:	6013      	str	r3, [r2, #0]
 80050e2:	e01d      	b.n	8005120 <HAL_RCC_OscConfig+0xcc>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050ec:	d10c      	bne.n	8005108 <HAL_RCC_OscConfig+0xb4>
 80050ee:	4b76      	ldr	r3, [pc, #472]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a75      	ldr	r2, [pc, #468]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80050f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050f8:	6013      	str	r3, [r2, #0]
 80050fa:	4b73      	ldr	r3, [pc, #460]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a72      	ldr	r2, [pc, #456]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 8005100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005104:	6013      	str	r3, [r2, #0]
 8005106:	e00b      	b.n	8005120 <HAL_RCC_OscConfig+0xcc>
 8005108:	4b6f      	ldr	r3, [pc, #444]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a6e      	ldr	r2, [pc, #440]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 800510e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005112:	6013      	str	r3, [r2, #0]
 8005114:	4b6c      	ldr	r3, [pc, #432]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a6b      	ldr	r2, [pc, #428]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 800511a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800511e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d013      	beq.n	8005150 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005128:	f7fe fce4 	bl	8003af4 <HAL_GetTick>
 800512c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800512e:	e008      	b.n	8005142 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005130:	f7fe fce0 	bl	8003af4 <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	2b64      	cmp	r3, #100	; 0x64
 800513c:	d901      	bls.n	8005142 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e21f      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005142:	4b61      	ldr	r3, [pc, #388]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d0f0      	beq.n	8005130 <HAL_RCC_OscConfig+0xdc>
 800514e:	e014      	b.n	800517a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005150:	f7fe fcd0 	bl	8003af4 <HAL_GetTick>
 8005154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005156:	e008      	b.n	800516a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005158:	f7fe fccc 	bl	8003af4 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b64      	cmp	r3, #100	; 0x64
 8005164:	d901      	bls.n	800516a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e20b      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800516a:	4b57      	ldr	r3, [pc, #348]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d1f0      	bne.n	8005158 <HAL_RCC_OscConfig+0x104>
 8005176:	e000      	b.n	800517a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005178:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0302 	and.w	r3, r3, #2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d06f      	beq.n	8005266 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005186:	4b50      	ldr	r3, [pc, #320]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	f003 030c 	and.w	r3, r3, #12
 800518e:	2b00      	cmp	r3, #0
 8005190:	d017      	beq.n	80051c2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005192:	4b4d      	ldr	r3, [pc, #308]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800519a:	2b08      	cmp	r3, #8
 800519c:	d105      	bne.n	80051aa <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800519e:	4b4a      	ldr	r3, [pc, #296]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00b      	beq.n	80051c2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051aa:	4b47      	ldr	r3, [pc, #284]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80051b2:	2b0c      	cmp	r3, #12
 80051b4:	d11c      	bne.n	80051f0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80051b6:	4b44      	ldr	r3, [pc, #272]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d116      	bne.n	80051f0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051c2:	4b41      	ldr	r3, [pc, #260]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0302 	and.w	r3, r3, #2
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d005      	beq.n	80051da <HAL_RCC_OscConfig+0x186>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d001      	beq.n	80051da <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e1d3      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051da:	4b3b      	ldr	r3, [pc, #236]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	00db      	lsls	r3, r3, #3
 80051e8:	4937      	ldr	r1, [pc, #220]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051ee:	e03a      	b.n	8005266 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d020      	beq.n	800523a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051f8:	4b34      	ldr	r3, [pc, #208]	; (80052cc <HAL_RCC_OscConfig+0x278>)
 80051fa:	2201      	movs	r2, #1
 80051fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051fe:	f7fe fc79 	bl	8003af4 <HAL_GetTick>
 8005202:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005204:	e008      	b.n	8005218 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005206:	f7fe fc75 	bl	8003af4 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	2b02      	cmp	r3, #2
 8005212:	d901      	bls.n	8005218 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e1b4      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005218:	4b2b      	ldr	r3, [pc, #172]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0302 	and.w	r3, r3, #2
 8005220:	2b00      	cmp	r3, #0
 8005222:	d0f0      	beq.n	8005206 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005224:	4b28      	ldr	r3, [pc, #160]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	00db      	lsls	r3, r3, #3
 8005232:	4925      	ldr	r1, [pc, #148]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 8005234:	4313      	orrs	r3, r2
 8005236:	600b      	str	r3, [r1, #0]
 8005238:	e015      	b.n	8005266 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800523a:	4b24      	ldr	r3, [pc, #144]	; (80052cc <HAL_RCC_OscConfig+0x278>)
 800523c:	2200      	movs	r2, #0
 800523e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005240:	f7fe fc58 	bl	8003af4 <HAL_GetTick>
 8005244:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005246:	e008      	b.n	800525a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005248:	f7fe fc54 	bl	8003af4 <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	2b02      	cmp	r3, #2
 8005254:	d901      	bls.n	800525a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e193      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800525a:	4b1b      	ldr	r3, [pc, #108]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1f0      	bne.n	8005248 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0308 	and.w	r3, r3, #8
 800526e:	2b00      	cmp	r3, #0
 8005270:	d036      	beq.n	80052e0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d016      	beq.n	80052a8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800527a:	4b15      	ldr	r3, [pc, #84]	; (80052d0 <HAL_RCC_OscConfig+0x27c>)
 800527c:	2201      	movs	r2, #1
 800527e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005280:	f7fe fc38 	bl	8003af4 <HAL_GetTick>
 8005284:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005286:	e008      	b.n	800529a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005288:	f7fe fc34 	bl	8003af4 <HAL_GetTick>
 800528c:	4602      	mov	r2, r0
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	2b02      	cmp	r3, #2
 8005294:	d901      	bls.n	800529a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e173      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800529a:	4b0b      	ldr	r3, [pc, #44]	; (80052c8 <HAL_RCC_OscConfig+0x274>)
 800529c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d0f0      	beq.n	8005288 <HAL_RCC_OscConfig+0x234>
 80052a6:	e01b      	b.n	80052e0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052a8:	4b09      	ldr	r3, [pc, #36]	; (80052d0 <HAL_RCC_OscConfig+0x27c>)
 80052aa:	2200      	movs	r2, #0
 80052ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ae:	f7fe fc21 	bl	8003af4 <HAL_GetTick>
 80052b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052b4:	e00e      	b.n	80052d4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052b6:	f7fe fc1d 	bl	8003af4 <HAL_GetTick>
 80052ba:	4602      	mov	r2, r0
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	2b02      	cmp	r3, #2
 80052c2:	d907      	bls.n	80052d4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	e15c      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
 80052c8:	40023800 	.word	0x40023800
 80052cc:	42470000 	.word	0x42470000
 80052d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052d4:	4b8a      	ldr	r3, [pc, #552]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 80052d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052d8:	f003 0302 	and.w	r3, r3, #2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1ea      	bne.n	80052b6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0304 	and.w	r3, r3, #4
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f000 8097 	beq.w	800541c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052ee:	2300      	movs	r3, #0
 80052f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052f2:	4b83      	ldr	r3, [pc, #524]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 80052f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10f      	bne.n	800531e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052fe:	2300      	movs	r3, #0
 8005300:	60bb      	str	r3, [r7, #8]
 8005302:	4b7f      	ldr	r3, [pc, #508]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	4a7e      	ldr	r2, [pc, #504]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800530c:	6413      	str	r3, [r2, #64]	; 0x40
 800530e:	4b7c      	ldr	r3, [pc, #496]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005316:	60bb      	str	r3, [r7, #8]
 8005318:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800531a:	2301      	movs	r3, #1
 800531c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800531e:	4b79      	ldr	r3, [pc, #484]	; (8005504 <HAL_RCC_OscConfig+0x4b0>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005326:	2b00      	cmp	r3, #0
 8005328:	d118      	bne.n	800535c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800532a:	4b76      	ldr	r3, [pc, #472]	; (8005504 <HAL_RCC_OscConfig+0x4b0>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a75      	ldr	r2, [pc, #468]	; (8005504 <HAL_RCC_OscConfig+0x4b0>)
 8005330:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005334:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005336:	f7fe fbdd 	bl	8003af4 <HAL_GetTick>
 800533a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800533c:	e008      	b.n	8005350 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800533e:	f7fe fbd9 	bl	8003af4 <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d901      	bls.n	8005350 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e118      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005350:	4b6c      	ldr	r3, [pc, #432]	; (8005504 <HAL_RCC_OscConfig+0x4b0>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0f0      	beq.n	800533e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	2b01      	cmp	r3, #1
 8005362:	d106      	bne.n	8005372 <HAL_RCC_OscConfig+0x31e>
 8005364:	4b66      	ldr	r3, [pc, #408]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005368:	4a65      	ldr	r2, [pc, #404]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 800536a:	f043 0301 	orr.w	r3, r3, #1
 800536e:	6713      	str	r3, [r2, #112]	; 0x70
 8005370:	e01c      	b.n	80053ac <HAL_RCC_OscConfig+0x358>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	2b05      	cmp	r3, #5
 8005378:	d10c      	bne.n	8005394 <HAL_RCC_OscConfig+0x340>
 800537a:	4b61      	ldr	r3, [pc, #388]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 800537c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800537e:	4a60      	ldr	r2, [pc, #384]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005380:	f043 0304 	orr.w	r3, r3, #4
 8005384:	6713      	str	r3, [r2, #112]	; 0x70
 8005386:	4b5e      	ldr	r3, [pc, #376]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800538a:	4a5d      	ldr	r2, [pc, #372]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 800538c:	f043 0301 	orr.w	r3, r3, #1
 8005390:	6713      	str	r3, [r2, #112]	; 0x70
 8005392:	e00b      	b.n	80053ac <HAL_RCC_OscConfig+0x358>
 8005394:	4b5a      	ldr	r3, [pc, #360]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005398:	4a59      	ldr	r2, [pc, #356]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 800539a:	f023 0301 	bic.w	r3, r3, #1
 800539e:	6713      	str	r3, [r2, #112]	; 0x70
 80053a0:	4b57      	ldr	r3, [pc, #348]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 80053a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053a4:	4a56      	ldr	r2, [pc, #344]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 80053a6:	f023 0304 	bic.w	r3, r3, #4
 80053aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d015      	beq.n	80053e0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b4:	f7fe fb9e 	bl	8003af4 <HAL_GetTick>
 80053b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053ba:	e00a      	b.n	80053d2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053bc:	f7fe fb9a 	bl	8003af4 <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d901      	bls.n	80053d2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e0d7      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053d2:	4b4b      	ldr	r3, [pc, #300]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 80053d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d6:	f003 0302 	and.w	r3, r3, #2
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d0ee      	beq.n	80053bc <HAL_RCC_OscConfig+0x368>
 80053de:	e014      	b.n	800540a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e0:	f7fe fb88 	bl	8003af4 <HAL_GetTick>
 80053e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053e6:	e00a      	b.n	80053fe <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80053e8:	f7fe fb84 	bl	8003af4 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d901      	bls.n	80053fe <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e0c1      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053fe:	4b40      	ldr	r3, [pc, #256]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1ee      	bne.n	80053e8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800540a:	7dfb      	ldrb	r3, [r7, #23]
 800540c:	2b01      	cmp	r3, #1
 800540e:	d105      	bne.n	800541c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005410:	4b3b      	ldr	r3, [pc, #236]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005414:	4a3a      	ldr	r2, [pc, #232]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005416:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800541a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	2b00      	cmp	r3, #0
 8005422:	f000 80ad 	beq.w	8005580 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005426:	4b36      	ldr	r3, [pc, #216]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	f003 030c 	and.w	r3, r3, #12
 800542e:	2b08      	cmp	r3, #8
 8005430:	d060      	beq.n	80054f4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	2b02      	cmp	r3, #2
 8005438:	d145      	bne.n	80054c6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800543a:	4b33      	ldr	r3, [pc, #204]	; (8005508 <HAL_RCC_OscConfig+0x4b4>)
 800543c:	2200      	movs	r2, #0
 800543e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005440:	f7fe fb58 	bl	8003af4 <HAL_GetTick>
 8005444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005446:	e008      	b.n	800545a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005448:	f7fe fb54 	bl	8003af4 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b02      	cmp	r3, #2
 8005454:	d901      	bls.n	800545a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e093      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800545a:	4b29      	ldr	r3, [pc, #164]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1f0      	bne.n	8005448 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	69da      	ldr	r2, [r3, #28]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	431a      	orrs	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005474:	019b      	lsls	r3, r3, #6
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800547c:	085b      	lsrs	r3, r3, #1
 800547e:	3b01      	subs	r3, #1
 8005480:	041b      	lsls	r3, r3, #16
 8005482:	431a      	orrs	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005488:	061b      	lsls	r3, r3, #24
 800548a:	431a      	orrs	r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005490:	071b      	lsls	r3, r3, #28
 8005492:	491b      	ldr	r1, [pc, #108]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 8005494:	4313      	orrs	r3, r2
 8005496:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005498:	4b1b      	ldr	r3, [pc, #108]	; (8005508 <HAL_RCC_OscConfig+0x4b4>)
 800549a:	2201      	movs	r2, #1
 800549c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800549e:	f7fe fb29 	bl	8003af4 <HAL_GetTick>
 80054a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054a4:	e008      	b.n	80054b8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054a6:	f7fe fb25 	bl	8003af4 <HAL_GetTick>
 80054aa:	4602      	mov	r2, r0
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	1ad3      	subs	r3, r2, r3
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d901      	bls.n	80054b8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e064      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054b8:	4b11      	ldr	r3, [pc, #68]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d0f0      	beq.n	80054a6 <HAL_RCC_OscConfig+0x452>
 80054c4:	e05c      	b.n	8005580 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054c6:	4b10      	ldr	r3, [pc, #64]	; (8005508 <HAL_RCC_OscConfig+0x4b4>)
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054cc:	f7fe fb12 	bl	8003af4 <HAL_GetTick>
 80054d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054d2:	e008      	b.n	80054e6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054d4:	f7fe fb0e 	bl	8003af4 <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e04d      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054e6:	4b06      	ldr	r3, [pc, #24]	; (8005500 <HAL_RCC_OscConfig+0x4ac>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1f0      	bne.n	80054d4 <HAL_RCC_OscConfig+0x480>
 80054f2:	e045      	b.n	8005580 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d107      	bne.n	800550c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e040      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
 8005500:	40023800 	.word	0x40023800
 8005504:	40007000 	.word	0x40007000
 8005508:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800550c:	4b1f      	ldr	r3, [pc, #124]	; (800558c <HAL_RCC_OscConfig+0x538>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	2b01      	cmp	r3, #1
 8005518:	d030      	beq.n	800557c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005524:	429a      	cmp	r2, r3
 8005526:	d129      	bne.n	800557c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005532:	429a      	cmp	r2, r3
 8005534:	d122      	bne.n	800557c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800553c:	4013      	ands	r3, r2
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005542:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005544:	4293      	cmp	r3, r2
 8005546:	d119      	bne.n	800557c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005552:	085b      	lsrs	r3, r3, #1
 8005554:	3b01      	subs	r3, #1
 8005556:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005558:	429a      	cmp	r2, r3
 800555a:	d10f      	bne.n	800557c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005566:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005568:	429a      	cmp	r2, r3
 800556a:	d107      	bne.n	800557c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005576:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005578:	429a      	cmp	r2, r3
 800557a:	d001      	beq.n	8005580 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e000      	b.n	8005582 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3718      	adds	r7, #24
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	40023800 	.word	0x40023800

08005590 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d101      	bne.n	80055a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e041      	b.n	8005626 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d106      	bne.n	80055bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f7fd feec 	bl	8003394 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2202      	movs	r2, #2
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	3304      	adds	r3, #4
 80055cc:	4619      	mov	r1, r3
 80055ce:	4610      	mov	r0, r2
 80055d0:	f000 fe22 	bl	8006218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3708      	adds	r7, #8
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
	...

08005630 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800563e:	b2db      	uxtb	r3, r3
 8005640:	2b01      	cmp	r3, #1
 8005642:	d001      	beq.n	8005648 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e04e      	b.n	80056e6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68da      	ldr	r2, [r3, #12]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f042 0201 	orr.w	r2, r2, #1
 800565e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a23      	ldr	r2, [pc, #140]	; (80056f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d022      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005672:	d01d      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a1f      	ldr	r2, [pc, #124]	; (80056f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d018      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a1e      	ldr	r2, [pc, #120]	; (80056fc <HAL_TIM_Base_Start_IT+0xcc>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d013      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a1c      	ldr	r2, [pc, #112]	; (8005700 <HAL_TIM_Base_Start_IT+0xd0>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d00e      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a1b      	ldr	r2, [pc, #108]	; (8005704 <HAL_TIM_Base_Start_IT+0xd4>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d009      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a19      	ldr	r2, [pc, #100]	; (8005708 <HAL_TIM_Base_Start_IT+0xd8>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d004      	beq.n	80056b0 <HAL_TIM_Base_Start_IT+0x80>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a18      	ldr	r2, [pc, #96]	; (800570c <HAL_TIM_Base_Start_IT+0xdc>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d111      	bne.n	80056d4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f003 0307 	and.w	r3, r3, #7
 80056ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2b06      	cmp	r3, #6
 80056c0:	d010      	beq.n	80056e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f042 0201 	orr.w	r2, r2, #1
 80056d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056d2:	e007      	b.n	80056e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f042 0201 	orr.w	r2, r2, #1
 80056e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	40010000 	.word	0x40010000
 80056f8:	40000400 	.word	0x40000400
 80056fc:	40000800 	.word	0x40000800
 8005700:	40000c00 	.word	0x40000c00
 8005704:	40010400 	.word	0x40010400
 8005708:	40014000 	.word	0x40014000
 800570c:	40001800 	.word	0x40001800

08005710 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d101      	bne.n	8005722 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e041      	b.n	80057a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b00      	cmp	r3, #0
 800572c:	d106      	bne.n	800573c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f7fd fdf4 	bl	8003324 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	3304      	adds	r3, #4
 800574c:	4619      	mov	r1, r3
 800574e:	4610      	mov	r0, r2
 8005750:	f000 fd62 	bl	8006218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
	...

080057b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d109      	bne.n	80057d4 <HAL_TIM_PWM_Start+0x24>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	bf14      	ite	ne
 80057cc:	2301      	movne	r3, #1
 80057ce:	2300      	moveq	r3, #0
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	e022      	b.n	800581a <HAL_TIM_PWM_Start+0x6a>
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	d109      	bne.n	80057ee <HAL_TIM_PWM_Start+0x3e>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	bf14      	ite	ne
 80057e6:	2301      	movne	r3, #1
 80057e8:	2300      	moveq	r3, #0
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	e015      	b.n	800581a <HAL_TIM_PWM_Start+0x6a>
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d109      	bne.n	8005808 <HAL_TIM_PWM_Start+0x58>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	bf14      	ite	ne
 8005800:	2301      	movne	r3, #1
 8005802:	2300      	moveq	r3, #0
 8005804:	b2db      	uxtb	r3, r3
 8005806:	e008      	b.n	800581a <HAL_TIM_PWM_Start+0x6a>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800580e:	b2db      	uxtb	r3, r3
 8005810:	2b01      	cmp	r3, #1
 8005812:	bf14      	ite	ne
 8005814:	2301      	movne	r3, #1
 8005816:	2300      	moveq	r3, #0
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d001      	beq.n	8005822 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e07c      	b.n	800591c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d104      	bne.n	8005832 <HAL_TIM_PWM_Start+0x82>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2202      	movs	r2, #2
 800582c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005830:	e013      	b.n	800585a <HAL_TIM_PWM_Start+0xaa>
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	2b04      	cmp	r3, #4
 8005836:	d104      	bne.n	8005842 <HAL_TIM_PWM_Start+0x92>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2202      	movs	r2, #2
 800583c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005840:	e00b      	b.n	800585a <HAL_TIM_PWM_Start+0xaa>
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	2b08      	cmp	r3, #8
 8005846:	d104      	bne.n	8005852 <HAL_TIM_PWM_Start+0xa2>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2202      	movs	r2, #2
 800584c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005850:	e003      	b.n	800585a <HAL_TIM_PWM_Start+0xaa>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2202      	movs	r2, #2
 8005856:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	2201      	movs	r2, #1
 8005860:	6839      	ldr	r1, [r7, #0]
 8005862:	4618      	mov	r0, r3
 8005864:	f001 f852 	bl	800690c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a2d      	ldr	r2, [pc, #180]	; (8005924 <HAL_TIM_PWM_Start+0x174>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d004      	beq.n	800587c <HAL_TIM_PWM_Start+0xcc>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a2c      	ldr	r2, [pc, #176]	; (8005928 <HAL_TIM_PWM_Start+0x178>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d101      	bne.n	8005880 <HAL_TIM_PWM_Start+0xd0>
 800587c:	2301      	movs	r3, #1
 800587e:	e000      	b.n	8005882 <HAL_TIM_PWM_Start+0xd2>
 8005880:	2300      	movs	r3, #0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d007      	beq.n	8005896 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005894:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a22      	ldr	r2, [pc, #136]	; (8005924 <HAL_TIM_PWM_Start+0x174>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d022      	beq.n	80058e6 <HAL_TIM_PWM_Start+0x136>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058a8:	d01d      	beq.n	80058e6 <HAL_TIM_PWM_Start+0x136>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a1f      	ldr	r2, [pc, #124]	; (800592c <HAL_TIM_PWM_Start+0x17c>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d018      	beq.n	80058e6 <HAL_TIM_PWM_Start+0x136>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a1d      	ldr	r2, [pc, #116]	; (8005930 <HAL_TIM_PWM_Start+0x180>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d013      	beq.n	80058e6 <HAL_TIM_PWM_Start+0x136>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a1c      	ldr	r2, [pc, #112]	; (8005934 <HAL_TIM_PWM_Start+0x184>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d00e      	beq.n	80058e6 <HAL_TIM_PWM_Start+0x136>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a16      	ldr	r2, [pc, #88]	; (8005928 <HAL_TIM_PWM_Start+0x178>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d009      	beq.n	80058e6 <HAL_TIM_PWM_Start+0x136>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a18      	ldr	r2, [pc, #96]	; (8005938 <HAL_TIM_PWM_Start+0x188>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d004      	beq.n	80058e6 <HAL_TIM_PWM_Start+0x136>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a16      	ldr	r2, [pc, #88]	; (800593c <HAL_TIM_PWM_Start+0x18c>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d111      	bne.n	800590a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f003 0307 	and.w	r3, r3, #7
 80058f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2b06      	cmp	r3, #6
 80058f6:	d010      	beq.n	800591a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0201 	orr.w	r2, r2, #1
 8005906:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005908:	e007      	b.n	800591a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f042 0201 	orr.w	r2, r2, #1
 8005918:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	40010000 	.word	0x40010000
 8005928:	40010400 	.word	0x40010400
 800592c:	40000400 	.word	0x40000400
 8005930:	40000800 	.word	0x40000800
 8005934:	40000c00 	.word	0x40000c00
 8005938:	40014000 	.word	0x40014000
 800593c:	40001800 	.word	0x40001800

08005940 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b082      	sub	sp, #8
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2200      	movs	r2, #0
 8005950:	6839      	ldr	r1, [r7, #0]
 8005952:	4618      	mov	r0, r3
 8005954:	f000 ffda 	bl	800690c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a2e      	ldr	r2, [pc, #184]	; (8005a18 <HAL_TIM_PWM_Stop+0xd8>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d004      	beq.n	800596c <HAL_TIM_PWM_Stop+0x2c>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a2d      	ldr	r2, [pc, #180]	; (8005a1c <HAL_TIM_PWM_Stop+0xdc>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d101      	bne.n	8005970 <HAL_TIM_PWM_Stop+0x30>
 800596c:	2301      	movs	r3, #1
 800596e:	e000      	b.n	8005972 <HAL_TIM_PWM_Stop+0x32>
 8005970:	2300      	movs	r3, #0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d017      	beq.n	80059a6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	6a1a      	ldr	r2, [r3, #32]
 800597c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005980:	4013      	ands	r3, r2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d10f      	bne.n	80059a6 <HAL_TIM_PWM_Stop+0x66>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	6a1a      	ldr	r2, [r3, #32]
 800598c:	f240 4344 	movw	r3, #1092	; 0x444
 8005990:	4013      	ands	r3, r2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d107      	bne.n	80059a6 <HAL_TIM_PWM_Stop+0x66>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80059a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6a1a      	ldr	r2, [r3, #32]
 80059ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80059b0:	4013      	ands	r3, r2
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10f      	bne.n	80059d6 <HAL_TIM_PWM_Stop+0x96>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	6a1a      	ldr	r2, [r3, #32]
 80059bc:	f240 4344 	movw	r3, #1092	; 0x444
 80059c0:	4013      	ands	r3, r2
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d107      	bne.n	80059d6 <HAL_TIM_PWM_Stop+0x96>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 0201 	bic.w	r2, r2, #1
 80059d4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d104      	bne.n	80059e6 <HAL_TIM_PWM_Stop+0xa6>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059e4:	e013      	b.n	8005a0e <HAL_TIM_PWM_Stop+0xce>
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	2b04      	cmp	r3, #4
 80059ea:	d104      	bne.n	80059f6 <HAL_TIM_PWM_Stop+0xb6>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059f4:	e00b      	b.n	8005a0e <HAL_TIM_PWM_Stop+0xce>
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	2b08      	cmp	r3, #8
 80059fa:	d104      	bne.n	8005a06 <HAL_TIM_PWM_Stop+0xc6>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a04:	e003      	b.n	8005a0e <HAL_TIM_PWM_Stop+0xce>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3708      	adds	r7, #8
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	40010000 	.word	0x40010000
 8005a1c:	40010400 	.word	0x40010400

08005a20 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d101      	bne.n	8005a32 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e041      	b.n	8005ab6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d106      	bne.n	8005a4c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f7fd fc1e 	bl	8003288 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2202      	movs	r2, #2
 8005a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	3304      	adds	r3, #4
 8005a5c:	4619      	mov	r1, r3
 8005a5e:	4610      	mov	r0, r2
 8005a60:	f000 fbda 	bl	8006218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3708      	adds	r7, #8
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
	...

08005ac0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aca:	2300      	movs	r3, #0
 8005acc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d104      	bne.n	8005ade <HAL_TIM_IC_Start_IT+0x1e>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	e013      	b.n	8005b06 <HAL_TIM_IC_Start_IT+0x46>
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	2b04      	cmp	r3, #4
 8005ae2:	d104      	bne.n	8005aee <HAL_TIM_IC_Start_IT+0x2e>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	e00b      	b.n	8005b06 <HAL_TIM_IC_Start_IT+0x46>
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	2b08      	cmp	r3, #8
 8005af2:	d104      	bne.n	8005afe <HAL_TIM_IC_Start_IT+0x3e>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	e003      	b.n	8005b06 <HAL_TIM_IC_Start_IT+0x46>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d104      	bne.n	8005b18 <HAL_TIM_IC_Start_IT+0x58>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	e013      	b.n	8005b40 <HAL_TIM_IC_Start_IT+0x80>
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	2b04      	cmp	r3, #4
 8005b1c:	d104      	bne.n	8005b28 <HAL_TIM_IC_Start_IT+0x68>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	e00b      	b.n	8005b40 <HAL_TIM_IC_Start_IT+0x80>
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	2b08      	cmp	r3, #8
 8005b2c:	d104      	bne.n	8005b38 <HAL_TIM_IC_Start_IT+0x78>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	e003      	b.n	8005b40 <HAL_TIM_IC_Start_IT+0x80>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b42:	7bbb      	ldrb	r3, [r7, #14]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d102      	bne.n	8005b4e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b48:	7b7b      	ldrb	r3, [r7, #13]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d001      	beq.n	8005b52 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e0cc      	b.n	8005cec <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d104      	bne.n	8005b62 <HAL_TIM_IC_Start_IT+0xa2>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b60:	e013      	b.n	8005b8a <HAL_TIM_IC_Start_IT+0xca>
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	2b04      	cmp	r3, #4
 8005b66:	d104      	bne.n	8005b72 <HAL_TIM_IC_Start_IT+0xb2>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b70:	e00b      	b.n	8005b8a <HAL_TIM_IC_Start_IT+0xca>
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	d104      	bne.n	8005b82 <HAL_TIM_IC_Start_IT+0xc2>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b80:	e003      	b.n	8005b8a <HAL_TIM_IC_Start_IT+0xca>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2202      	movs	r2, #2
 8005b86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d104      	bne.n	8005b9a <HAL_TIM_IC_Start_IT+0xda>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2202      	movs	r2, #2
 8005b94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b98:	e013      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x102>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b04      	cmp	r3, #4
 8005b9e:	d104      	bne.n	8005baa <HAL_TIM_IC_Start_IT+0xea>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ba8:	e00b      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x102>
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	2b08      	cmp	r3, #8
 8005bae:	d104      	bne.n	8005bba <HAL_TIM_IC_Start_IT+0xfa>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bb8:	e003      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x102>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2202      	movs	r2, #2
 8005bbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	2b0c      	cmp	r3, #12
 8005bc6:	d841      	bhi.n	8005c4c <HAL_TIM_IC_Start_IT+0x18c>
 8005bc8:	a201      	add	r2, pc, #4	; (adr r2, 8005bd0 <HAL_TIM_IC_Start_IT+0x110>)
 8005bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bce:	bf00      	nop
 8005bd0:	08005c05 	.word	0x08005c05
 8005bd4:	08005c4d 	.word	0x08005c4d
 8005bd8:	08005c4d 	.word	0x08005c4d
 8005bdc:	08005c4d 	.word	0x08005c4d
 8005be0:	08005c17 	.word	0x08005c17
 8005be4:	08005c4d 	.word	0x08005c4d
 8005be8:	08005c4d 	.word	0x08005c4d
 8005bec:	08005c4d 	.word	0x08005c4d
 8005bf0:	08005c29 	.word	0x08005c29
 8005bf4:	08005c4d 	.word	0x08005c4d
 8005bf8:	08005c4d 	.word	0x08005c4d
 8005bfc:	08005c4d 	.word	0x08005c4d
 8005c00:	08005c3b 	.word	0x08005c3b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68da      	ldr	r2, [r3, #12]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f042 0202 	orr.w	r2, r2, #2
 8005c12:	60da      	str	r2, [r3, #12]
      break;
 8005c14:	e01d      	b.n	8005c52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68da      	ldr	r2, [r3, #12]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f042 0204 	orr.w	r2, r2, #4
 8005c24:	60da      	str	r2, [r3, #12]
      break;
 8005c26:	e014      	b.n	8005c52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68da      	ldr	r2, [r3, #12]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f042 0208 	orr.w	r2, r2, #8
 8005c36:	60da      	str	r2, [r3, #12]
      break;
 8005c38:	e00b      	b.n	8005c52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68da      	ldr	r2, [r3, #12]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f042 0210 	orr.w	r2, r2, #16
 8005c48:	60da      	str	r2, [r3, #12]
      break;
 8005c4a:	e002      	b.n	8005c52 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c50:	bf00      	nop
  }

  if (status == HAL_OK)
 8005c52:	7bfb      	ldrb	r3, [r7, #15]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d148      	bne.n	8005cea <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	6839      	ldr	r1, [r7, #0]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f000 fe53 	bl	800690c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a22      	ldr	r2, [pc, #136]	; (8005cf4 <HAL_TIM_IC_Start_IT+0x234>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d022      	beq.n	8005cb6 <HAL_TIM_IC_Start_IT+0x1f6>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c78:	d01d      	beq.n	8005cb6 <HAL_TIM_IC_Start_IT+0x1f6>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a1e      	ldr	r2, [pc, #120]	; (8005cf8 <HAL_TIM_IC_Start_IT+0x238>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d018      	beq.n	8005cb6 <HAL_TIM_IC_Start_IT+0x1f6>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a1c      	ldr	r2, [pc, #112]	; (8005cfc <HAL_TIM_IC_Start_IT+0x23c>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d013      	beq.n	8005cb6 <HAL_TIM_IC_Start_IT+0x1f6>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a1b      	ldr	r2, [pc, #108]	; (8005d00 <HAL_TIM_IC_Start_IT+0x240>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d00e      	beq.n	8005cb6 <HAL_TIM_IC_Start_IT+0x1f6>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a19      	ldr	r2, [pc, #100]	; (8005d04 <HAL_TIM_IC_Start_IT+0x244>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d009      	beq.n	8005cb6 <HAL_TIM_IC_Start_IT+0x1f6>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a18      	ldr	r2, [pc, #96]	; (8005d08 <HAL_TIM_IC_Start_IT+0x248>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d004      	beq.n	8005cb6 <HAL_TIM_IC_Start_IT+0x1f6>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a16      	ldr	r2, [pc, #88]	; (8005d0c <HAL_TIM_IC_Start_IT+0x24c>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d111      	bne.n	8005cda <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f003 0307 	and.w	r3, r3, #7
 8005cc0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	2b06      	cmp	r3, #6
 8005cc6:	d010      	beq.n	8005cea <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f042 0201 	orr.w	r2, r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd8:	e007      	b.n	8005cea <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f042 0201 	orr.w	r2, r2, #1
 8005ce8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3710      	adds	r7, #16
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	40010000 	.word	0x40010000
 8005cf8:	40000400 	.word	0x40000400
 8005cfc:	40000800 	.word	0x40000800
 8005d00:	40000c00 	.word	0x40000c00
 8005d04:	40010400 	.word	0x40010400
 8005d08:	40014000 	.word	0x40014000
 8005d0c:	40001800 	.word	0x40001800

08005d10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b082      	sub	sp, #8
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d122      	bne.n	8005d6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	f003 0302 	and.w	r3, r3, #2
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d11b      	bne.n	8005d6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f06f 0202 	mvn.w	r2, #2
 8005d3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2201      	movs	r2, #1
 8005d42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	699b      	ldr	r3, [r3, #24]
 8005d4a:	f003 0303 	and.w	r3, r3, #3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d003      	beq.n	8005d5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f7fb f9a0 	bl	8001098 <HAL_TIM_IC_CaptureCallback>
 8005d58:	e005      	b.n	8005d66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 fa3e 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f000 fa45 	bl	80061f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	f003 0304 	and.w	r3, r3, #4
 8005d76:	2b04      	cmp	r3, #4
 8005d78:	d122      	bne.n	8005dc0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	f003 0304 	and.w	r3, r3, #4
 8005d84:	2b04      	cmp	r3, #4
 8005d86:	d11b      	bne.n	8005dc0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f06f 0204 	mvn.w	r2, #4
 8005d90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2202      	movs	r2, #2
 8005d96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	699b      	ldr	r3, [r3, #24]
 8005d9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d003      	beq.n	8005dae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f7fb f976 	bl	8001098 <HAL_TIM_IC_CaptureCallback>
 8005dac:	e005      	b.n	8005dba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 fa14 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 fa1b 	bl	80061f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	f003 0308 	and.w	r3, r3, #8
 8005dca:	2b08      	cmp	r3, #8
 8005dcc:	d122      	bne.n	8005e14 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	f003 0308 	and.w	r3, r3, #8
 8005dd8:	2b08      	cmp	r3, #8
 8005dda:	d11b      	bne.n	8005e14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f06f 0208 	mvn.w	r2, #8
 8005de4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2204      	movs	r2, #4
 8005dea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	69db      	ldr	r3, [r3, #28]
 8005df2:	f003 0303 	and.w	r3, r3, #3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f7fb f94c 	bl	8001098 <HAL_TIM_IC_CaptureCallback>
 8005e00:	e005      	b.n	8005e0e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 f9ea 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 f9f1 	bl	80061f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	f003 0310 	and.w	r3, r3, #16
 8005e1e:	2b10      	cmp	r3, #16
 8005e20:	d122      	bne.n	8005e68 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	f003 0310 	and.w	r3, r3, #16
 8005e2c:	2b10      	cmp	r3, #16
 8005e2e:	d11b      	bne.n	8005e68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f06f 0210 	mvn.w	r2, #16
 8005e38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2208      	movs	r2, #8
 8005e3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	69db      	ldr	r3, [r3, #28]
 8005e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d003      	beq.n	8005e56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f7fb f922 	bl	8001098 <HAL_TIM_IC_CaptureCallback>
 8005e54:	e005      	b.n	8005e62 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 f9c0 	bl	80061dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f9c7 	bl	80061f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d10e      	bne.n	8005e94 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	f003 0301 	and.w	r3, r3, #1
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d107      	bne.n	8005e94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f06f 0201 	mvn.w	r2, #1
 8005e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f7fd f91e 	bl	80030d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e9e:	2b80      	cmp	r3, #128	; 0x80
 8005ea0:	d10e      	bne.n	8005ec0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eac:	2b80      	cmp	r3, #128	; 0x80
 8005eae:	d107      	bne.n	8005ec0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 fdd2 	bl	8006a64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eca:	2b40      	cmp	r3, #64	; 0x40
 8005ecc:	d10e      	bne.n	8005eec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ed8:	2b40      	cmp	r3, #64	; 0x40
 8005eda:	d107      	bne.n	8005eec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 f98c 	bl	8006204 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	f003 0320 	and.w	r3, r3, #32
 8005ef6:	2b20      	cmp	r3, #32
 8005ef8:	d10e      	bne.n	8005f18 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	f003 0320 	and.w	r3, r3, #32
 8005f04:	2b20      	cmp	r3, #32
 8005f06:	d107      	bne.n	8005f18 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f06f 0220 	mvn.w	r2, #32
 8005f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 fd9c 	bl	8006a50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f18:	bf00      	nop
 8005f1a:	3708      	adds	r7, #8
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b086      	sub	sp, #24
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d101      	bne.n	8005f3e <HAL_TIM_IC_ConfigChannel+0x1e>
 8005f3a:	2302      	movs	r3, #2
 8005f3c:	e088      	b.n	8006050 <HAL_TIM_IC_ConfigChannel+0x130>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2201      	movs	r2, #1
 8005f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d11b      	bne.n	8005f84 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6818      	ldr	r0, [r3, #0]
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	6819      	ldr	r1, [r3, #0]
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	685a      	ldr	r2, [r3, #4]
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	f000 fbac 	bl	80066b8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	699a      	ldr	r2, [r3, #24]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f022 020c 	bic.w	r2, r2, #12
 8005f6e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6999      	ldr	r1, [r3, #24]
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	689a      	ldr	r2, [r3, #8]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	430a      	orrs	r2, r1
 8005f80:	619a      	str	r2, [r3, #24]
 8005f82:	e060      	b.n	8006046 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2b04      	cmp	r3, #4
 8005f88:	d11c      	bne.n	8005fc4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6818      	ldr	r0, [r3, #0]
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	6819      	ldr	r1, [r3, #0]
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	685a      	ldr	r2, [r3, #4]
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	f000 fc01 	bl	80067a0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	699a      	ldr	r2, [r3, #24]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005fac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	6999      	ldr	r1, [r3, #24]
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	021a      	lsls	r2, r3, #8
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	619a      	str	r2, [r3, #24]
 8005fc2:	e040      	b.n	8006046 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b08      	cmp	r3, #8
 8005fc8:	d11b      	bne.n	8006002 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6818      	ldr	r0, [r3, #0]
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	6819      	ldr	r1, [r3, #0]
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	685a      	ldr	r2, [r3, #4]
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	f000 fc1e 	bl	800681a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	69da      	ldr	r2, [r3, #28]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f022 020c 	bic.w	r2, r2, #12
 8005fec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	69d9      	ldr	r1, [r3, #28]
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	689a      	ldr	r2, [r3, #8]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	430a      	orrs	r2, r1
 8005ffe:	61da      	str	r2, [r3, #28]
 8006000:	e021      	b.n	8006046 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2b0c      	cmp	r3, #12
 8006006:	d11c      	bne.n	8006042 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	6818      	ldr	r0, [r3, #0]
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	6819      	ldr	r1, [r3, #0]
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	685a      	ldr	r2, [r3, #4]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	f000 fc3b 	bl	8006892 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	69da      	ldr	r2, [r3, #28]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800602a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	69d9      	ldr	r1, [r3, #28]
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	021a      	lsls	r2, r3, #8
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	430a      	orrs	r2, r1
 800603e:	61da      	str	r2, [r3, #28]
 8006040:	e001      	b.n	8006046 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2200      	movs	r2, #0
 800604a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800604e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006050:	4618      	mov	r0, r3
 8006052:	3718      	adds	r7, #24
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006064:	2300      	movs	r3, #0
 8006066:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800606e:	2b01      	cmp	r3, #1
 8006070:	d101      	bne.n	8006076 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006072:	2302      	movs	r3, #2
 8006074:	e0ae      	b.n	80061d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2b0c      	cmp	r3, #12
 8006082:	f200 809f 	bhi.w	80061c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006086:	a201      	add	r2, pc, #4	; (adr r2, 800608c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800608c:	080060c1 	.word	0x080060c1
 8006090:	080061c5 	.word	0x080061c5
 8006094:	080061c5 	.word	0x080061c5
 8006098:	080061c5 	.word	0x080061c5
 800609c:	08006101 	.word	0x08006101
 80060a0:	080061c5 	.word	0x080061c5
 80060a4:	080061c5 	.word	0x080061c5
 80060a8:	080061c5 	.word	0x080061c5
 80060ac:	08006143 	.word	0x08006143
 80060b0:	080061c5 	.word	0x080061c5
 80060b4:	080061c5 	.word	0x080061c5
 80060b8:	080061c5 	.word	0x080061c5
 80060bc:	08006183 	.word	0x08006183
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68b9      	ldr	r1, [r7, #8]
 80060c6:	4618      	mov	r0, r3
 80060c8:	f000 f946 	bl	8006358 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	699a      	ldr	r2, [r3, #24]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 0208 	orr.w	r2, r2, #8
 80060da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699a      	ldr	r2, [r3, #24]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f022 0204 	bic.w	r2, r2, #4
 80060ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6999      	ldr	r1, [r3, #24]
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	691a      	ldr	r2, [r3, #16]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	430a      	orrs	r2, r1
 80060fc:	619a      	str	r2, [r3, #24]
      break;
 80060fe:	e064      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68b9      	ldr	r1, [r7, #8]
 8006106:	4618      	mov	r0, r3
 8006108:	f000 f996 	bl	8006438 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699a      	ldr	r2, [r3, #24]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800611a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	699a      	ldr	r2, [r3, #24]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800612a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	6999      	ldr	r1, [r3, #24]
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	021a      	lsls	r2, r3, #8
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	619a      	str	r2, [r3, #24]
      break;
 8006140:	e043      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68b9      	ldr	r1, [r7, #8]
 8006148:	4618      	mov	r0, r3
 800614a:	f000 f9eb 	bl	8006524 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	69da      	ldr	r2, [r3, #28]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f042 0208 	orr.w	r2, r2, #8
 800615c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	69da      	ldr	r2, [r3, #28]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f022 0204 	bic.w	r2, r2, #4
 800616c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	69d9      	ldr	r1, [r3, #28]
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	691a      	ldr	r2, [r3, #16]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	430a      	orrs	r2, r1
 800617e:	61da      	str	r2, [r3, #28]
      break;
 8006180:	e023      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68b9      	ldr	r1, [r7, #8]
 8006188:	4618      	mov	r0, r3
 800618a:	f000 fa3f 	bl	800660c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	69da      	ldr	r2, [r3, #28]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800619c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	69da      	ldr	r2, [r3, #28]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	69d9      	ldr	r1, [r3, #28]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	021a      	lsls	r2, r3, #8
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	430a      	orrs	r2, r1
 80061c0:	61da      	str	r2, [r3, #28]
      break;
 80061c2:	e002      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	75fb      	strb	r3, [r7, #23]
      break;
 80061c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80061d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3718      	adds	r7, #24
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061e4:	bf00      	nop
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr

080061f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006218:	b480      	push	{r7}
 800621a:	b085      	sub	sp, #20
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a40      	ldr	r2, [pc, #256]	; (800632c <TIM_Base_SetConfig+0x114>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d013      	beq.n	8006258 <TIM_Base_SetConfig+0x40>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006236:	d00f      	beq.n	8006258 <TIM_Base_SetConfig+0x40>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a3d      	ldr	r2, [pc, #244]	; (8006330 <TIM_Base_SetConfig+0x118>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d00b      	beq.n	8006258 <TIM_Base_SetConfig+0x40>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a3c      	ldr	r2, [pc, #240]	; (8006334 <TIM_Base_SetConfig+0x11c>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d007      	beq.n	8006258 <TIM_Base_SetConfig+0x40>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a3b      	ldr	r2, [pc, #236]	; (8006338 <TIM_Base_SetConfig+0x120>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d003      	beq.n	8006258 <TIM_Base_SetConfig+0x40>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a3a      	ldr	r2, [pc, #232]	; (800633c <TIM_Base_SetConfig+0x124>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d108      	bne.n	800626a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800625e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	4313      	orrs	r3, r2
 8006268:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a2f      	ldr	r2, [pc, #188]	; (800632c <TIM_Base_SetConfig+0x114>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d02b      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006278:	d027      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a2c      	ldr	r2, [pc, #176]	; (8006330 <TIM_Base_SetConfig+0x118>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d023      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a2b      	ldr	r2, [pc, #172]	; (8006334 <TIM_Base_SetConfig+0x11c>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d01f      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a2a      	ldr	r2, [pc, #168]	; (8006338 <TIM_Base_SetConfig+0x120>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d01b      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a29      	ldr	r2, [pc, #164]	; (800633c <TIM_Base_SetConfig+0x124>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d017      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a28      	ldr	r2, [pc, #160]	; (8006340 <TIM_Base_SetConfig+0x128>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d013      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a27      	ldr	r2, [pc, #156]	; (8006344 <TIM_Base_SetConfig+0x12c>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d00f      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a26      	ldr	r2, [pc, #152]	; (8006348 <TIM_Base_SetConfig+0x130>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d00b      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a25      	ldr	r2, [pc, #148]	; (800634c <TIM_Base_SetConfig+0x134>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d007      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a24      	ldr	r2, [pc, #144]	; (8006350 <TIM_Base_SetConfig+0x138>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d003      	beq.n	80062ca <TIM_Base_SetConfig+0xb2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a23      	ldr	r2, [pc, #140]	; (8006354 <TIM_Base_SetConfig+0x13c>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d108      	bne.n	80062dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	4313      	orrs	r3, r2
 80062da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	695b      	ldr	r3, [r3, #20]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	689a      	ldr	r2, [r3, #8]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a0a      	ldr	r2, [pc, #40]	; (800632c <TIM_Base_SetConfig+0x114>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d003      	beq.n	8006310 <TIM_Base_SetConfig+0xf8>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a0c      	ldr	r2, [pc, #48]	; (800633c <TIM_Base_SetConfig+0x124>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d103      	bne.n	8006318 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	691a      	ldr	r2, [r3, #16]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	615a      	str	r2, [r3, #20]
}
 800631e:	bf00      	nop
 8006320:	3714      	adds	r7, #20
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	40010000 	.word	0x40010000
 8006330:	40000400 	.word	0x40000400
 8006334:	40000800 	.word	0x40000800
 8006338:	40000c00 	.word	0x40000c00
 800633c:	40010400 	.word	0x40010400
 8006340:	40014000 	.word	0x40014000
 8006344:	40014400 	.word	0x40014400
 8006348:	40014800 	.word	0x40014800
 800634c:	40001800 	.word	0x40001800
 8006350:	40001c00 	.word	0x40001c00
 8006354:	40002000 	.word	0x40002000

08006358 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006358:	b480      	push	{r7}
 800635a:	b087      	sub	sp, #28
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	f023 0201 	bic.w	r2, r3, #1
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a1b      	ldr	r3, [r3, #32]
 8006372:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	699b      	ldr	r3, [r3, #24]
 800637e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f023 0303 	bic.w	r3, r3, #3
 800638e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	4313      	orrs	r3, r2
 8006398:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	f023 0302 	bic.w	r3, r3, #2
 80063a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4a20      	ldr	r2, [pc, #128]	; (8006430 <TIM_OC1_SetConfig+0xd8>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d003      	beq.n	80063bc <TIM_OC1_SetConfig+0x64>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a1f      	ldr	r2, [pc, #124]	; (8006434 <TIM_OC1_SetConfig+0xdc>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d10c      	bne.n	80063d6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	f023 0308 	bic.w	r3, r3, #8
 80063c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	697a      	ldr	r2, [r7, #20]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f023 0304 	bic.w	r3, r3, #4
 80063d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a15      	ldr	r2, [pc, #84]	; (8006430 <TIM_OC1_SetConfig+0xd8>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d003      	beq.n	80063e6 <TIM_OC1_SetConfig+0x8e>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a14      	ldr	r2, [pc, #80]	; (8006434 <TIM_OC1_SetConfig+0xdc>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d111      	bne.n	800640a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80063f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	695b      	ldr	r3, [r3, #20]
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	699b      	ldr	r3, [r3, #24]
 8006404:	693a      	ldr	r2, [r7, #16]
 8006406:	4313      	orrs	r3, r2
 8006408:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	685a      	ldr	r2, [r3, #4]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	697a      	ldr	r2, [r7, #20]
 8006422:	621a      	str	r2, [r3, #32]
}
 8006424:	bf00      	nop
 8006426:	371c      	adds	r7, #28
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr
 8006430:	40010000 	.word	0x40010000
 8006434:	40010400 	.word	0x40010400

08006438 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006438:	b480      	push	{r7}
 800643a:	b087      	sub	sp, #28
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	f023 0210 	bic.w	r2, r3, #16
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800646e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	021b      	lsls	r3, r3, #8
 8006476:	68fa      	ldr	r2, [r7, #12]
 8006478:	4313      	orrs	r3, r2
 800647a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	f023 0320 	bic.w	r3, r3, #32
 8006482:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	011b      	lsls	r3, r3, #4
 800648a:	697a      	ldr	r2, [r7, #20]
 800648c:	4313      	orrs	r3, r2
 800648e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a22      	ldr	r2, [pc, #136]	; (800651c <TIM_OC2_SetConfig+0xe4>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d003      	beq.n	80064a0 <TIM_OC2_SetConfig+0x68>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a21      	ldr	r2, [pc, #132]	; (8006520 <TIM_OC2_SetConfig+0xe8>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d10d      	bne.n	80064bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	011b      	lsls	r3, r3, #4
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a17      	ldr	r2, [pc, #92]	; (800651c <TIM_OC2_SetConfig+0xe4>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d003      	beq.n	80064cc <TIM_OC2_SetConfig+0x94>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a16      	ldr	r2, [pc, #88]	; (8006520 <TIM_OC2_SetConfig+0xe8>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d113      	bne.n	80064f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80064d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064d4:	693b      	ldr	r3, [r7, #16]
 80064d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80064da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	695b      	ldr	r3, [r3, #20]
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	693a      	ldr	r2, [r7, #16]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	699b      	ldr	r3, [r3, #24]
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	693a      	ldr	r2, [r7, #16]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	685a      	ldr	r2, [r3, #4]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	697a      	ldr	r2, [r7, #20]
 800650c:	621a      	str	r2, [r3, #32]
}
 800650e:	bf00      	nop
 8006510:	371c      	adds	r7, #28
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	40010000 	.word	0x40010000
 8006520:	40010400 	.word	0x40010400

08006524 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006524:	b480      	push	{r7}
 8006526:	b087      	sub	sp, #28
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a1b      	ldr	r3, [r3, #32]
 800653e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	69db      	ldr	r3, [r3, #28]
 800654a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006552:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f023 0303 	bic.w	r3, r3, #3
 800655a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	4313      	orrs	r3, r2
 8006564:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800656c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	021b      	lsls	r3, r3, #8
 8006574:	697a      	ldr	r2, [r7, #20]
 8006576:	4313      	orrs	r3, r2
 8006578:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a21      	ldr	r2, [pc, #132]	; (8006604 <TIM_OC3_SetConfig+0xe0>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d003      	beq.n	800658a <TIM_OC3_SetConfig+0x66>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a20      	ldr	r2, [pc, #128]	; (8006608 <TIM_OC3_SetConfig+0xe4>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d10d      	bne.n	80065a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006590:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	021b      	lsls	r3, r3, #8
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	4313      	orrs	r3, r2
 800659c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80065a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a16      	ldr	r2, [pc, #88]	; (8006604 <TIM_OC3_SetConfig+0xe0>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d003      	beq.n	80065b6 <TIM_OC3_SetConfig+0x92>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a15      	ldr	r2, [pc, #84]	; (8006608 <TIM_OC3_SetConfig+0xe4>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d113      	bne.n	80065de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80065c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	011b      	lsls	r3, r3, #4
 80065cc:	693a      	ldr	r2, [r7, #16]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	699b      	ldr	r3, [r3, #24]
 80065d6:	011b      	lsls	r3, r3, #4
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	4313      	orrs	r3, r2
 80065dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	685a      	ldr	r2, [r3, #4]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	697a      	ldr	r2, [r7, #20]
 80065f6:	621a      	str	r2, [r3, #32]
}
 80065f8:	bf00      	nop
 80065fa:	371c      	adds	r7, #28
 80065fc:	46bd      	mov	sp, r7
 80065fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006602:	4770      	bx	lr
 8006604:	40010000 	.word	0x40010000
 8006608:	40010400 	.word	0x40010400

0800660c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800660c:	b480      	push	{r7}
 800660e:	b087      	sub	sp, #28
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a1b      	ldr	r3, [r3, #32]
 8006626:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	69db      	ldr	r3, [r3, #28]
 8006632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800663a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006642:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	021b      	lsls	r3, r3, #8
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	4313      	orrs	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006656:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	031b      	lsls	r3, r3, #12
 800665e:	693a      	ldr	r2, [r7, #16]
 8006660:	4313      	orrs	r3, r2
 8006662:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a12      	ldr	r2, [pc, #72]	; (80066b0 <TIM_OC4_SetConfig+0xa4>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d003      	beq.n	8006674 <TIM_OC4_SetConfig+0x68>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	4a11      	ldr	r2, [pc, #68]	; (80066b4 <TIM_OC4_SetConfig+0xa8>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d109      	bne.n	8006688 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800667a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	695b      	ldr	r3, [r3, #20]
 8006680:	019b      	lsls	r3, r3, #6
 8006682:	697a      	ldr	r2, [r7, #20]
 8006684:	4313      	orrs	r3, r2
 8006686:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	68fa      	ldr	r2, [r7, #12]
 8006692:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	685a      	ldr	r2, [r3, #4]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	693a      	ldr	r2, [r7, #16]
 80066a0:	621a      	str	r2, [r3, #32]
}
 80066a2:	bf00      	nop
 80066a4:	371c      	adds	r7, #28
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	40010000 	.word	0x40010000
 80066b4:	40010400 	.word	0x40010400

080066b8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b087      	sub	sp, #28
 80066bc:	af00      	add	r7, sp, #0
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	607a      	str	r2, [r7, #4]
 80066c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6a1b      	ldr	r3, [r3, #32]
 80066ca:	f023 0201 	bic.w	r2, r3, #1
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	699b      	ldr	r3, [r3, #24]
 80066d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6a1b      	ldr	r3, [r3, #32]
 80066dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	4a28      	ldr	r2, [pc, #160]	; (8006784 <TIM_TI1_SetConfig+0xcc>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d01b      	beq.n	800671e <TIM_TI1_SetConfig+0x66>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066ec:	d017      	beq.n	800671e <TIM_TI1_SetConfig+0x66>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	4a25      	ldr	r2, [pc, #148]	; (8006788 <TIM_TI1_SetConfig+0xd0>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d013      	beq.n	800671e <TIM_TI1_SetConfig+0x66>
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	4a24      	ldr	r2, [pc, #144]	; (800678c <TIM_TI1_SetConfig+0xd4>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d00f      	beq.n	800671e <TIM_TI1_SetConfig+0x66>
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	4a23      	ldr	r2, [pc, #140]	; (8006790 <TIM_TI1_SetConfig+0xd8>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d00b      	beq.n	800671e <TIM_TI1_SetConfig+0x66>
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	4a22      	ldr	r2, [pc, #136]	; (8006794 <TIM_TI1_SetConfig+0xdc>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d007      	beq.n	800671e <TIM_TI1_SetConfig+0x66>
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	4a21      	ldr	r2, [pc, #132]	; (8006798 <TIM_TI1_SetConfig+0xe0>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d003      	beq.n	800671e <TIM_TI1_SetConfig+0x66>
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	4a20      	ldr	r2, [pc, #128]	; (800679c <TIM_TI1_SetConfig+0xe4>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d101      	bne.n	8006722 <TIM_TI1_SetConfig+0x6a>
 800671e:	2301      	movs	r3, #1
 8006720:	e000      	b.n	8006724 <TIM_TI1_SetConfig+0x6c>
 8006722:	2300      	movs	r3, #0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d008      	beq.n	800673a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	f023 0303 	bic.w	r3, r3, #3
 800672e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006730:	697a      	ldr	r2, [r7, #20]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4313      	orrs	r3, r2
 8006736:	617b      	str	r3, [r7, #20]
 8006738:	e003      	b.n	8006742 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	f043 0301 	orr.w	r3, r3, #1
 8006740:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006748:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	011b      	lsls	r3, r3, #4
 800674e:	b2db      	uxtb	r3, r3
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	4313      	orrs	r3, r2
 8006754:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	f023 030a 	bic.w	r3, r3, #10
 800675c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	f003 030a 	and.w	r3, r3, #10
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	4313      	orrs	r3, r2
 8006768:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	697a      	ldr	r2, [r7, #20]
 800676e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	693a      	ldr	r2, [r7, #16]
 8006774:	621a      	str	r2, [r3, #32]
}
 8006776:	bf00      	nop
 8006778:	371c      	adds	r7, #28
 800677a:	46bd      	mov	sp, r7
 800677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	40010000 	.word	0x40010000
 8006788:	40000400 	.word	0x40000400
 800678c:	40000800 	.word	0x40000800
 8006790:	40000c00 	.word	0x40000c00
 8006794:	40010400 	.word	0x40010400
 8006798:	40014000 	.word	0x40014000
 800679c:	40001800 	.word	0x40001800

080067a0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b087      	sub	sp, #28
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	607a      	str	r2, [r7, #4]
 80067ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	f023 0210 	bic.w	r2, r3, #16
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	699b      	ldr	r3, [r3, #24]
 80067be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6a1b      	ldr	r3, [r3, #32]
 80067c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	021b      	lsls	r3, r3, #8
 80067d2:	697a      	ldr	r2, [r7, #20]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80067de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	031b      	lsls	r3, r3, #12
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80067f2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	011b      	lsls	r3, r3, #4
 80067f8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80067fc:	693a      	ldr	r2, [r7, #16]
 80067fe:	4313      	orrs	r3, r2
 8006800:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	697a      	ldr	r2, [r7, #20]
 8006806:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	693a      	ldr	r2, [r7, #16]
 800680c:	621a      	str	r2, [r3, #32]
}
 800680e:	bf00      	nop
 8006810:	371c      	adds	r7, #28
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr

0800681a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800681a:	b480      	push	{r7}
 800681c:	b087      	sub	sp, #28
 800681e:	af00      	add	r7, sp, #0
 8006820:	60f8      	str	r0, [r7, #12]
 8006822:	60b9      	str	r1, [r7, #8]
 8006824:	607a      	str	r2, [r7, #4]
 8006826:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6a1b      	ldr	r3, [r3, #32]
 800682c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	69db      	ldr	r3, [r3, #28]
 8006838:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6a1b      	ldr	r3, [r3, #32]
 800683e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	f023 0303 	bic.w	r3, r3, #3
 8006846:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4313      	orrs	r3, r2
 800684e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006856:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	011b      	lsls	r3, r3, #4
 800685c:	b2db      	uxtb	r3, r3
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	4313      	orrs	r3, r2
 8006862:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800686a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	021b      	lsls	r3, r3, #8
 8006870:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	4313      	orrs	r3, r2
 8006878:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	697a      	ldr	r2, [r7, #20]
 800687e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	693a      	ldr	r2, [r7, #16]
 8006884:	621a      	str	r2, [r3, #32]
}
 8006886:	bf00      	nop
 8006888:	371c      	adds	r7, #28
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr

08006892 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006892:	b480      	push	{r7}
 8006894:	b087      	sub	sp, #28
 8006896:	af00      	add	r7, sp, #0
 8006898:	60f8      	str	r0, [r7, #12]
 800689a:	60b9      	str	r1, [r7, #8]
 800689c:	607a      	str	r2, [r7, #4]
 800689e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6a1b      	ldr	r3, [r3, #32]
 80068a4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	69db      	ldr	r3, [r3, #28]
 80068b0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6a1b      	ldr	r3, [r3, #32]
 80068b6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068be:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	021b      	lsls	r3, r3, #8
 80068c4:	697a      	ldr	r2, [r7, #20]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068d0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	031b      	lsls	r3, r3, #12
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	697a      	ldr	r2, [r7, #20]
 80068da:	4313      	orrs	r3, r2
 80068dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80068e4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	031b      	lsls	r3, r3, #12
 80068ea:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80068ee:	693a      	ldr	r2, [r7, #16]
 80068f0:	4313      	orrs	r3, r2
 80068f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	693a      	ldr	r2, [r7, #16]
 80068fe:	621a      	str	r2, [r3, #32]
}
 8006900:	bf00      	nop
 8006902:	371c      	adds	r7, #28
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800690c:	b480      	push	{r7}
 800690e:	b087      	sub	sp, #28
 8006910:	af00      	add	r7, sp, #0
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	f003 031f 	and.w	r3, r3, #31
 800691e:	2201      	movs	r2, #1
 8006920:	fa02 f303 	lsl.w	r3, r2, r3
 8006924:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6a1a      	ldr	r2, [r3, #32]
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	43db      	mvns	r3, r3
 800692e:	401a      	ands	r2, r3
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6a1a      	ldr	r2, [r3, #32]
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	f003 031f 	and.w	r3, r3, #31
 800693e:	6879      	ldr	r1, [r7, #4]
 8006940:	fa01 f303 	lsl.w	r3, r1, r3
 8006944:	431a      	orrs	r2, r3
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	621a      	str	r2, [r3, #32]
}
 800694a:	bf00      	nop
 800694c:	371c      	adds	r7, #28
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
	...

08006958 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006958:	b480      	push	{r7}
 800695a:	b085      	sub	sp, #20
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006968:	2b01      	cmp	r3, #1
 800696a:	d101      	bne.n	8006970 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800696c:	2302      	movs	r3, #2
 800696e:	e05a      	b.n	8006a26 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2202      	movs	r2, #2
 800697c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	689b      	ldr	r3, [r3, #8]
 800698e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006996:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	4313      	orrs	r3, r2
 80069a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	68fa      	ldr	r2, [r7, #12]
 80069a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a21      	ldr	r2, [pc, #132]	; (8006a34 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d022      	beq.n	80069fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069bc:	d01d      	beq.n	80069fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a1d      	ldr	r2, [pc, #116]	; (8006a38 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d018      	beq.n	80069fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a1b      	ldr	r2, [pc, #108]	; (8006a3c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d013      	beq.n	80069fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a1a      	ldr	r2, [pc, #104]	; (8006a40 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d00e      	beq.n	80069fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a18      	ldr	r2, [pc, #96]	; (8006a44 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d009      	beq.n	80069fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a17      	ldr	r2, [pc, #92]	; (8006a48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d004      	beq.n	80069fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a15      	ldr	r2, [pc, #84]	; (8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d10c      	bne.n	8006a14 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	68ba      	ldr	r2, [r7, #8]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a24:	2300      	movs	r3, #0
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	3714      	adds	r7, #20
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	40010000 	.word	0x40010000
 8006a38:	40000400 	.word	0x40000400
 8006a3c:	40000800 	.word	0x40000800
 8006a40:	40000c00 	.word	0x40000c00
 8006a44:	40010400 	.word	0x40010400
 8006a48:	40014000 	.word	0x40014000
 8006a4c:	40001800 	.word	0x40001800

08006a50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a6c:	bf00      	nop
 8006a6e:	370c      	adds	r7, #12
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr

08006a78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b082      	sub	sp, #8
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d101      	bne.n	8006a8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e03f      	b.n	8006b0a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d106      	bne.n	8006aa4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f7fc fd1a 	bl	80034d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2224      	movs	r2, #36	; 0x24
 8006aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	68da      	ldr	r2, [r3, #12]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006aba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 fcdf 	bl	8007480 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	691a      	ldr	r2, [r3, #16]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ad0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	695a      	ldr	r2, [r3, #20]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ae0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	68da      	ldr	r2, [r3, #12]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006af0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2220      	movs	r2, #32
 8006afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2220      	movs	r2, #32
 8006b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3708      	adds	r7, #8
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b12:	b580      	push	{r7, lr}
 8006b14:	b084      	sub	sp, #16
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	60f8      	str	r0, [r7, #12]
 8006b1a:	60b9      	str	r1, [r7, #8]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	2b20      	cmp	r3, #32
 8006b2a:	d11d      	bne.n	8006b68 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d002      	beq.n	8006b38 <HAL_UART_Receive_IT+0x26>
 8006b32:	88fb      	ldrh	r3, [r7, #6]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d101      	bne.n	8006b3c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e016      	b.n	8006b6a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d101      	bne.n	8006b4a <HAL_UART_Receive_IT+0x38>
 8006b46:	2302      	movs	r3, #2
 8006b48:	e00f      	b.n	8006b6a <HAL_UART_Receive_IT+0x58>
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2200      	movs	r2, #0
 8006b56:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006b58:	88fb      	ldrh	r3, [r7, #6]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	68b9      	ldr	r1, [r7, #8]
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f000 fab6 	bl	80070d0 <UART_Start_Receive_IT>
 8006b64:	4603      	mov	r3, r0
 8006b66:	e000      	b.n	8006b6a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006b68:	2302      	movs	r3, #2
  }
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3710      	adds	r7, #16
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
	...

08006b74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b0ba      	sub	sp, #232	; 0xe8
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	695b      	ldr	r3, [r3, #20]
 8006b96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006baa:	f003 030f 	and.w	r3, r3, #15
 8006bae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006bb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d10f      	bne.n	8006bda <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bbe:	f003 0320 	and.w	r3, r3, #32
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d009      	beq.n	8006bda <HAL_UART_IRQHandler+0x66>
 8006bc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bca:	f003 0320 	and.w	r3, r3, #32
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d003      	beq.n	8006bda <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f000 fb99 	bl	800730a <UART_Receive_IT>
      return;
 8006bd8:	e256      	b.n	8007088 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006bda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f000 80de 	beq.w	8006da0 <HAL_UART_IRQHandler+0x22c>
 8006be4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006be8:	f003 0301 	and.w	r3, r3, #1
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d106      	bne.n	8006bfe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bf4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 80d1 	beq.w	8006da0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c02:	f003 0301 	and.w	r3, r3, #1
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00b      	beq.n	8006c22 <HAL_UART_IRQHandler+0xae>
 8006c0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d005      	beq.n	8006c22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1a:	f043 0201 	orr.w	r2, r3, #1
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c26:	f003 0304 	and.w	r3, r3, #4
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00b      	beq.n	8006c46 <HAL_UART_IRQHandler+0xd2>
 8006c2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d005      	beq.n	8006c46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c3e:	f043 0202 	orr.w	r2, r3, #2
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c4a:	f003 0302 	and.w	r3, r3, #2
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00b      	beq.n	8006c6a <HAL_UART_IRQHandler+0xf6>
 8006c52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d005      	beq.n	8006c6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c62:	f043 0204 	orr.w	r2, r3, #4
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c6e:	f003 0308 	and.w	r3, r3, #8
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d011      	beq.n	8006c9a <HAL_UART_IRQHandler+0x126>
 8006c76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c7a:	f003 0320 	and.w	r3, r3, #32
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d105      	bne.n	8006c8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006c82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d005      	beq.n	8006c9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c92:	f043 0208 	orr.w	r2, r3, #8
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	f000 81ed 	beq.w	800707e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ca8:	f003 0320 	and.w	r3, r3, #32
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d008      	beq.n	8006cc2 <HAL_UART_IRQHandler+0x14e>
 8006cb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cb4:	f003 0320 	and.w	r3, r3, #32
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d002      	beq.n	8006cc2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 fb24 	bl	800730a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	695b      	ldr	r3, [r3, #20]
 8006cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ccc:	2b40      	cmp	r3, #64	; 0x40
 8006cce:	bf0c      	ite	eq
 8006cd0:	2301      	moveq	r3, #1
 8006cd2:	2300      	movne	r3, #0
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cde:	f003 0308 	and.w	r3, r3, #8
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d103      	bne.n	8006cee <HAL_UART_IRQHandler+0x17a>
 8006ce6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d04f      	beq.n	8006d8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 fa2c 	bl	800714c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	695b      	ldr	r3, [r3, #20]
 8006cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cfe:	2b40      	cmp	r3, #64	; 0x40
 8006d00:	d141      	bne.n	8006d86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	3314      	adds	r3, #20
 8006d08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006d10:	e853 3f00 	ldrex	r3, [r3]
 8006d14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006d18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	3314      	adds	r3, #20
 8006d2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006d2e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006d32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006d3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006d3e:	e841 2300 	strex	r3, r2, [r1]
 8006d42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006d46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1d9      	bne.n	8006d02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d013      	beq.n	8006d7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d5a:	4a7d      	ldr	r2, [pc, #500]	; (8006f50 <HAL_UART_IRQHandler+0x3dc>)
 8006d5c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d62:	4618      	mov	r0, r3
 8006d64:	f7fd f848 	bl	8003df8 <HAL_DMA_Abort_IT>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d016      	beq.n	8006d9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006d78:	4610      	mov	r0, r2
 8006d7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d7c:	e00e      	b.n	8006d9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 f990 	bl	80070a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d84:	e00a      	b.n	8006d9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 f98c 	bl	80070a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d8c:	e006      	b.n	8006d9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 f988 	bl	80070a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006d9a:	e170      	b.n	800707e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d9c:	bf00      	nop
    return;
 8006d9e:	e16e      	b.n	800707e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	f040 814a 	bne.w	800703e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006dae:	f003 0310 	and.w	r3, r3, #16
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	f000 8143 	beq.w	800703e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006dbc:	f003 0310 	and.w	r3, r3, #16
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	f000 813c 	beq.w	800703e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	60bb      	str	r3, [r7, #8]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	60bb      	str	r3, [r7, #8]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	60bb      	str	r3, [r7, #8]
 8006dda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	695b      	ldr	r3, [r3, #20]
 8006de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006de6:	2b40      	cmp	r3, #64	; 0x40
 8006de8:	f040 80b4 	bne.w	8006f54 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006df8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f000 8140 	beq.w	8007082 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	f080 8139 	bcs.w	8007082 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006e16:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e22:	f000 8088 	beq.w	8006f36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	330c      	adds	r3, #12
 8006e2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006e34:	e853 3f00 	ldrex	r3, [r3]
 8006e38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006e3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006e40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	330c      	adds	r3, #12
 8006e4e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006e52:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006e56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006e5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006e62:	e841 2300 	strex	r3, r2, [r1]
 8006e66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006e6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1d9      	bne.n	8006e26 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	3314      	adds	r3, #20
 8006e78:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e7c:	e853 3f00 	ldrex	r3, [r3]
 8006e80:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006e82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006e84:	f023 0301 	bic.w	r3, r3, #1
 8006e88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	3314      	adds	r3, #20
 8006e92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006e96:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006e9a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e9c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006e9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006ea2:	e841 2300 	strex	r3, r2, [r1]
 8006ea6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006ea8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1e1      	bne.n	8006e72 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	3314      	adds	r3, #20
 8006eb4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006eb8:	e853 3f00 	ldrex	r3, [r3]
 8006ebc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006ebe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ec0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ec4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3314      	adds	r3, #20
 8006ece:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006ed2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006ed4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006ed8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006eda:	e841 2300 	strex	r3, r2, [r1]
 8006ede:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006ee0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d1e3      	bne.n	8006eae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2220      	movs	r2, #32
 8006eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	330c      	adds	r3, #12
 8006efa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006efc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006efe:	e853 3f00 	ldrex	r3, [r3]
 8006f02:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006f04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f06:	f023 0310 	bic.w	r3, r3, #16
 8006f0a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	330c      	adds	r3, #12
 8006f14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006f18:	65ba      	str	r2, [r7, #88]	; 0x58
 8006f1a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f1c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006f1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006f20:	e841 2300 	strex	r3, r2, [r1]
 8006f24:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006f26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d1e3      	bne.n	8006ef4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f30:	4618      	mov	r0, r3
 8006f32:	f7fc fef1 	bl	8003d18 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	1ad3      	subs	r3, r2, r3
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	4619      	mov	r1, r3
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	f000 f8b6 	bl	80070b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006f4c:	e099      	b.n	8007082 <HAL_UART_IRQHandler+0x50e>
 8006f4e:	bf00      	nop
 8006f50:	08007213 	.word	0x08007213
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f000 808b 	beq.w	8007086 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006f70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	f000 8086 	beq.w	8007086 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	330c      	adds	r3, #12
 8006f80:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f84:	e853 3f00 	ldrex	r3, [r3]
 8006f88:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f8c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f90:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	330c      	adds	r3, #12
 8006f9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006f9e:	647a      	str	r2, [r7, #68]	; 0x44
 8006fa0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006fa4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006fa6:	e841 2300 	strex	r3, r2, [r1]
 8006faa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1e3      	bne.n	8006f7a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	3314      	adds	r3, #20
 8006fb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fbc:	e853 3f00 	ldrex	r3, [r3]
 8006fc0:	623b      	str	r3, [r7, #32]
   return(result);
 8006fc2:	6a3b      	ldr	r3, [r7, #32]
 8006fc4:	f023 0301 	bic.w	r3, r3, #1
 8006fc8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3314      	adds	r3, #20
 8006fd2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006fd6:	633a      	str	r2, [r7, #48]	; 0x30
 8006fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006fdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fde:	e841 2300 	strex	r3, r2, [r1]
 8006fe2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d1e3      	bne.n	8006fb2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2220      	movs	r2, #32
 8006fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	330c      	adds	r3, #12
 8006ffe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	e853 3f00 	ldrex	r3, [r3]
 8007006:	60fb      	str	r3, [r7, #12]
   return(result);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f023 0310 	bic.w	r3, r3, #16
 800700e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	330c      	adds	r3, #12
 8007018:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800701c:	61fa      	str	r2, [r7, #28]
 800701e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007020:	69b9      	ldr	r1, [r7, #24]
 8007022:	69fa      	ldr	r2, [r7, #28]
 8007024:	e841 2300 	strex	r3, r2, [r1]
 8007028:	617b      	str	r3, [r7, #20]
   return(result);
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d1e3      	bne.n	8006ff8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007030:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007034:	4619      	mov	r1, r3
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 f83e 	bl	80070b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800703c:	e023      	b.n	8007086 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800703e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007046:	2b00      	cmp	r3, #0
 8007048:	d009      	beq.n	800705e <HAL_UART_IRQHandler+0x4ea>
 800704a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800704e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007052:	2b00      	cmp	r3, #0
 8007054:	d003      	beq.n	800705e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 f8ef 	bl	800723a <UART_Transmit_IT>
    return;
 800705c:	e014      	b.n	8007088 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800705e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00e      	beq.n	8007088 <HAL_UART_IRQHandler+0x514>
 800706a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800706e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007072:	2b00      	cmp	r3, #0
 8007074:	d008      	beq.n	8007088 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 f92f 	bl	80072da <UART_EndTransmit_IT>
    return;
 800707c:	e004      	b.n	8007088 <HAL_UART_IRQHandler+0x514>
    return;
 800707e:	bf00      	nop
 8007080:	e002      	b.n	8007088 <HAL_UART_IRQHandler+0x514>
      return;
 8007082:	bf00      	nop
 8007084:	e000      	b.n	8007088 <HAL_UART_IRQHandler+0x514>
      return;
 8007086:	bf00      	nop
  }
}
 8007088:	37e8      	adds	r7, #232	; 0xe8
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop

08007090 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007098:	bf00      	nop
 800709a:	370c      	adds	r7, #12
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr

080070a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80070ac:	bf00      	nop
 80070ae:	370c      	adds	r7, #12
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr

080070b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	460b      	mov	r3, r1
 80070c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070c4:	bf00      	nop
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr

080070d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	60f8      	str	r0, [r7, #12]
 80070d8:	60b9      	str	r1, [r7, #8]
 80070da:	4613      	mov	r3, r2
 80070dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	68ba      	ldr	r2, [r7, #8]
 80070e2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	88fa      	ldrh	r2, [r7, #6]
 80070e8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	88fa      	ldrh	r2, [r7, #6]
 80070ee:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2200      	movs	r2, #0
 80070f4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2222      	movs	r2, #34	; 0x22
 80070fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d007      	beq.n	800711e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	68da      	ldr	r2, [r3, #12]
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800711c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	695a      	ldr	r2, [r3, #20]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f042 0201 	orr.w	r2, r2, #1
 800712c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	68da      	ldr	r2, [r3, #12]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f042 0220 	orr.w	r2, r2, #32
 800713c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800713e:	2300      	movs	r3, #0
}
 8007140:	4618      	mov	r0, r3
 8007142:	3714      	adds	r7, #20
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800714c:	b480      	push	{r7}
 800714e:	b095      	sub	sp, #84	; 0x54
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	330c      	adds	r3, #12
 800715a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800715e:	e853 3f00 	ldrex	r3, [r3]
 8007162:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007166:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800716a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	330c      	adds	r3, #12
 8007172:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007174:	643a      	str	r2, [r7, #64]	; 0x40
 8007176:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007178:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800717a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800717c:	e841 2300 	strex	r3, r2, [r1]
 8007180:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1e5      	bne.n	8007154 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	3314      	adds	r3, #20
 800718e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007190:	6a3b      	ldr	r3, [r7, #32]
 8007192:	e853 3f00 	ldrex	r3, [r3]
 8007196:	61fb      	str	r3, [r7, #28]
   return(result);
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	f023 0301 	bic.w	r3, r3, #1
 800719e:	64bb      	str	r3, [r7, #72]	; 0x48
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	3314      	adds	r3, #20
 80071a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071a8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80071aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071b0:	e841 2300 	strex	r3, r2, [r1]
 80071b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80071b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d1e5      	bne.n	8007188 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d119      	bne.n	80071f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	330c      	adds	r3, #12
 80071ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	e853 3f00 	ldrex	r3, [r3]
 80071d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	f023 0310 	bic.w	r3, r3, #16
 80071da:	647b      	str	r3, [r7, #68]	; 0x44
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	330c      	adds	r3, #12
 80071e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80071e4:	61ba      	str	r2, [r7, #24]
 80071e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e8:	6979      	ldr	r1, [r7, #20]
 80071ea:	69ba      	ldr	r2, [r7, #24]
 80071ec:	e841 2300 	strex	r3, r2, [r1]
 80071f0:	613b      	str	r3, [r7, #16]
   return(result);
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d1e5      	bne.n	80071c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2220      	movs	r2, #32
 80071fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007206:	bf00      	nop
 8007208:	3754      	adds	r7, #84	; 0x54
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr

08007212 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007212:	b580      	push	{r7, lr}
 8007214:	b084      	sub	sp, #16
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800721e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2200      	movs	r2, #0
 800722a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	f7ff ff39 	bl	80070a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007232:	bf00      	nop
 8007234:	3710      	adds	r7, #16
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}

0800723a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800723a:	b480      	push	{r7}
 800723c:	b085      	sub	sp, #20
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007248:	b2db      	uxtb	r3, r3
 800724a:	2b21      	cmp	r3, #33	; 0x21
 800724c:	d13e      	bne.n	80072cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007256:	d114      	bne.n	8007282 <UART_Transmit_IT+0x48>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	691b      	ldr	r3, [r3, #16]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d110      	bne.n	8007282 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6a1b      	ldr	r3, [r3, #32]
 8007264:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	881b      	ldrh	r3, [r3, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007274:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a1b      	ldr	r3, [r3, #32]
 800727a:	1c9a      	adds	r2, r3, #2
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	621a      	str	r2, [r3, #32]
 8007280:	e008      	b.n	8007294 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	1c59      	adds	r1, r3, #1
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	6211      	str	r1, [r2, #32]
 800728c:	781a      	ldrb	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007298:	b29b      	uxth	r3, r3
 800729a:	3b01      	subs	r3, #1
 800729c:	b29b      	uxth	r3, r3
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	4619      	mov	r1, r3
 80072a2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d10f      	bne.n	80072c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68da      	ldr	r2, [r3, #12]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80072b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	68da      	ldr	r2, [r3, #12]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80072c8:	2300      	movs	r3, #0
 80072ca:	e000      	b.n	80072ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80072cc:	2302      	movs	r3, #2
  }
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3714      	adds	r7, #20
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr

080072da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80072da:	b580      	push	{r7, lr}
 80072dc:	b082      	sub	sp, #8
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	68da      	ldr	r2, [r3, #12]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2220      	movs	r2, #32
 80072f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f7ff fec8 	bl	8007090 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007300:	2300      	movs	r3, #0
}
 8007302:	4618      	mov	r0, r3
 8007304:	3708      	adds	r7, #8
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}

0800730a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800730a:	b580      	push	{r7, lr}
 800730c:	b08c      	sub	sp, #48	; 0x30
 800730e:	af00      	add	r7, sp, #0
 8007310:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007318:	b2db      	uxtb	r3, r3
 800731a:	2b22      	cmp	r3, #34	; 0x22
 800731c:	f040 80ab 	bne.w	8007476 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007328:	d117      	bne.n	800735a <UART_Receive_IT+0x50>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d113      	bne.n	800735a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007332:	2300      	movs	r3, #0
 8007334:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800733a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	b29b      	uxth	r3, r3
 8007344:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007348:	b29a      	uxth	r2, r3
 800734a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800734c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007352:	1c9a      	adds	r2, r3, #2
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	629a      	str	r2, [r3, #40]	; 0x28
 8007358:	e026      	b.n	80073a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800735e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007360:	2300      	movs	r3, #0
 8007362:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800736c:	d007      	beq.n	800737e <UART_Receive_IT+0x74>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10a      	bne.n	800738c <UART_Receive_IT+0x82>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d106      	bne.n	800738c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	b2da      	uxtb	r2, r3
 8007386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007388:	701a      	strb	r2, [r3, #0]
 800738a:	e008      	b.n	800739e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	b2db      	uxtb	r3, r3
 8007394:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007398:	b2da      	uxtb	r2, r3
 800739a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800739c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a2:	1c5a      	adds	r2, r3, #1
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	3b01      	subs	r3, #1
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	4619      	mov	r1, r3
 80073b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d15a      	bne.n	8007472 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	68da      	ldr	r2, [r3, #12]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f022 0220 	bic.w	r2, r2, #32
 80073ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68da      	ldr	r2, [r3, #12]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80073da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	695a      	ldr	r2, [r3, #20]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f022 0201 	bic.w	r2, r2, #1
 80073ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2220      	movs	r2, #32
 80073f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d135      	bne.n	8007468 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	330c      	adds	r3, #12
 8007408:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	e853 3f00 	ldrex	r3, [r3]
 8007410:	613b      	str	r3, [r7, #16]
   return(result);
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	f023 0310 	bic.w	r3, r3, #16
 8007418:	627b      	str	r3, [r7, #36]	; 0x24
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	330c      	adds	r3, #12
 8007420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007422:	623a      	str	r2, [r7, #32]
 8007424:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007426:	69f9      	ldr	r1, [r7, #28]
 8007428:	6a3a      	ldr	r2, [r7, #32]
 800742a:	e841 2300 	strex	r3, r2, [r1]
 800742e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1e5      	bne.n	8007402 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 0310 	and.w	r3, r3, #16
 8007440:	2b10      	cmp	r3, #16
 8007442:	d10a      	bne.n	800745a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007444:	2300      	movs	r3, #0
 8007446:	60fb      	str	r3, [r7, #12]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	60fb      	str	r3, [r7, #12]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	60fb      	str	r3, [r7, #12]
 8007458:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800745e:	4619      	mov	r1, r3
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f7ff fe29 	bl	80070b8 <HAL_UARTEx_RxEventCallback>
 8007466:	e002      	b.n	800746e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f7f9 fe33 	bl	80010d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800746e:	2300      	movs	r3, #0
 8007470:	e002      	b.n	8007478 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007472:	2300      	movs	r3, #0
 8007474:	e000      	b.n	8007478 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007476:	2302      	movs	r3, #2
  }
}
 8007478:	4618      	mov	r0, r3
 800747a:	3730      	adds	r7, #48	; 0x30
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007480:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007484:	b0c0      	sub	sp, #256	; 0x100
 8007486:	af00      	add	r7, sp, #0
 8007488:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800748c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800749c:	68d9      	ldr	r1, [r3, #12]
 800749e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	ea40 0301 	orr.w	r3, r0, r1
 80074a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80074aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ae:	689a      	ldr	r2, [r3, #8]
 80074b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074b4:	691b      	ldr	r3, [r3, #16]
 80074b6:	431a      	orrs	r2, r3
 80074b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074bc:	695b      	ldr	r3, [r3, #20]
 80074be:	431a      	orrs	r2, r3
 80074c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074c4:	69db      	ldr	r3, [r3, #28]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80074cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68db      	ldr	r3, [r3, #12]
 80074d4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80074d8:	f021 010c 	bic.w	r1, r1, #12
 80074dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80074e6:	430b      	orrs	r3, r1
 80074e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80074ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80074f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074fa:	6999      	ldr	r1, [r3, #24]
 80074fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	ea40 0301 	orr.w	r3, r0, r1
 8007506:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	4b8f      	ldr	r3, [pc, #572]	; (800774c <UART_SetConfig+0x2cc>)
 8007510:	429a      	cmp	r2, r3
 8007512:	d005      	beq.n	8007520 <UART_SetConfig+0xa0>
 8007514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	4b8d      	ldr	r3, [pc, #564]	; (8007750 <UART_SetConfig+0x2d0>)
 800751c:	429a      	cmp	r2, r3
 800751e:	d104      	bne.n	800752a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007520:	f7fd fba8 	bl	8004c74 <HAL_RCC_GetPCLK2Freq>
 8007524:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007528:	e003      	b.n	8007532 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800752a:	f7fd fb8f 	bl	8004c4c <HAL_RCC_GetPCLK1Freq>
 800752e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007532:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007536:	69db      	ldr	r3, [r3, #28]
 8007538:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800753c:	f040 810c 	bne.w	8007758 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007540:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007544:	2200      	movs	r2, #0
 8007546:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800754a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800754e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007552:	4622      	mov	r2, r4
 8007554:	462b      	mov	r3, r5
 8007556:	1891      	adds	r1, r2, r2
 8007558:	65b9      	str	r1, [r7, #88]	; 0x58
 800755a:	415b      	adcs	r3, r3
 800755c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800755e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007562:	4621      	mov	r1, r4
 8007564:	eb12 0801 	adds.w	r8, r2, r1
 8007568:	4629      	mov	r1, r5
 800756a:	eb43 0901 	adc.w	r9, r3, r1
 800756e:	f04f 0200 	mov.w	r2, #0
 8007572:	f04f 0300 	mov.w	r3, #0
 8007576:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800757a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800757e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007582:	4690      	mov	r8, r2
 8007584:	4699      	mov	r9, r3
 8007586:	4623      	mov	r3, r4
 8007588:	eb18 0303 	adds.w	r3, r8, r3
 800758c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007590:	462b      	mov	r3, r5
 8007592:	eb49 0303 	adc.w	r3, r9, r3
 8007596:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800759a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80075a6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80075aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80075ae:	460b      	mov	r3, r1
 80075b0:	18db      	adds	r3, r3, r3
 80075b2:	653b      	str	r3, [r7, #80]	; 0x50
 80075b4:	4613      	mov	r3, r2
 80075b6:	eb42 0303 	adc.w	r3, r2, r3
 80075ba:	657b      	str	r3, [r7, #84]	; 0x54
 80075bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80075c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80075c4:	f7f9 fbd0 	bl	8000d68 <__aeabi_uldivmod>
 80075c8:	4602      	mov	r2, r0
 80075ca:	460b      	mov	r3, r1
 80075cc:	4b61      	ldr	r3, [pc, #388]	; (8007754 <UART_SetConfig+0x2d4>)
 80075ce:	fba3 2302 	umull	r2, r3, r3, r2
 80075d2:	095b      	lsrs	r3, r3, #5
 80075d4:	011c      	lsls	r4, r3, #4
 80075d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075da:	2200      	movs	r2, #0
 80075dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80075e0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80075e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80075e8:	4642      	mov	r2, r8
 80075ea:	464b      	mov	r3, r9
 80075ec:	1891      	adds	r1, r2, r2
 80075ee:	64b9      	str	r1, [r7, #72]	; 0x48
 80075f0:	415b      	adcs	r3, r3
 80075f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80075f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80075f8:	4641      	mov	r1, r8
 80075fa:	eb12 0a01 	adds.w	sl, r2, r1
 80075fe:	4649      	mov	r1, r9
 8007600:	eb43 0b01 	adc.w	fp, r3, r1
 8007604:	f04f 0200 	mov.w	r2, #0
 8007608:	f04f 0300 	mov.w	r3, #0
 800760c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007610:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007614:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007618:	4692      	mov	sl, r2
 800761a:	469b      	mov	fp, r3
 800761c:	4643      	mov	r3, r8
 800761e:	eb1a 0303 	adds.w	r3, sl, r3
 8007622:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007626:	464b      	mov	r3, r9
 8007628:	eb4b 0303 	adc.w	r3, fp, r3
 800762c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800763c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007640:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007644:	460b      	mov	r3, r1
 8007646:	18db      	adds	r3, r3, r3
 8007648:	643b      	str	r3, [r7, #64]	; 0x40
 800764a:	4613      	mov	r3, r2
 800764c:	eb42 0303 	adc.w	r3, r2, r3
 8007650:	647b      	str	r3, [r7, #68]	; 0x44
 8007652:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007656:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800765a:	f7f9 fb85 	bl	8000d68 <__aeabi_uldivmod>
 800765e:	4602      	mov	r2, r0
 8007660:	460b      	mov	r3, r1
 8007662:	4611      	mov	r1, r2
 8007664:	4b3b      	ldr	r3, [pc, #236]	; (8007754 <UART_SetConfig+0x2d4>)
 8007666:	fba3 2301 	umull	r2, r3, r3, r1
 800766a:	095b      	lsrs	r3, r3, #5
 800766c:	2264      	movs	r2, #100	; 0x64
 800766e:	fb02 f303 	mul.w	r3, r2, r3
 8007672:	1acb      	subs	r3, r1, r3
 8007674:	00db      	lsls	r3, r3, #3
 8007676:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800767a:	4b36      	ldr	r3, [pc, #216]	; (8007754 <UART_SetConfig+0x2d4>)
 800767c:	fba3 2302 	umull	r2, r3, r3, r2
 8007680:	095b      	lsrs	r3, r3, #5
 8007682:	005b      	lsls	r3, r3, #1
 8007684:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007688:	441c      	add	r4, r3
 800768a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800768e:	2200      	movs	r2, #0
 8007690:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007694:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007698:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800769c:	4642      	mov	r2, r8
 800769e:	464b      	mov	r3, r9
 80076a0:	1891      	adds	r1, r2, r2
 80076a2:	63b9      	str	r1, [r7, #56]	; 0x38
 80076a4:	415b      	adcs	r3, r3
 80076a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80076a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80076ac:	4641      	mov	r1, r8
 80076ae:	1851      	adds	r1, r2, r1
 80076b0:	6339      	str	r1, [r7, #48]	; 0x30
 80076b2:	4649      	mov	r1, r9
 80076b4:	414b      	adcs	r3, r1
 80076b6:	637b      	str	r3, [r7, #52]	; 0x34
 80076b8:	f04f 0200 	mov.w	r2, #0
 80076bc:	f04f 0300 	mov.w	r3, #0
 80076c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80076c4:	4659      	mov	r1, fp
 80076c6:	00cb      	lsls	r3, r1, #3
 80076c8:	4651      	mov	r1, sl
 80076ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80076ce:	4651      	mov	r1, sl
 80076d0:	00ca      	lsls	r2, r1, #3
 80076d2:	4610      	mov	r0, r2
 80076d4:	4619      	mov	r1, r3
 80076d6:	4603      	mov	r3, r0
 80076d8:	4642      	mov	r2, r8
 80076da:	189b      	adds	r3, r3, r2
 80076dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80076e0:	464b      	mov	r3, r9
 80076e2:	460a      	mov	r2, r1
 80076e4:	eb42 0303 	adc.w	r3, r2, r3
 80076e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80076ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80076f8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80076fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007700:	460b      	mov	r3, r1
 8007702:	18db      	adds	r3, r3, r3
 8007704:	62bb      	str	r3, [r7, #40]	; 0x28
 8007706:	4613      	mov	r3, r2
 8007708:	eb42 0303 	adc.w	r3, r2, r3
 800770c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800770e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007712:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007716:	f7f9 fb27 	bl	8000d68 <__aeabi_uldivmod>
 800771a:	4602      	mov	r2, r0
 800771c:	460b      	mov	r3, r1
 800771e:	4b0d      	ldr	r3, [pc, #52]	; (8007754 <UART_SetConfig+0x2d4>)
 8007720:	fba3 1302 	umull	r1, r3, r3, r2
 8007724:	095b      	lsrs	r3, r3, #5
 8007726:	2164      	movs	r1, #100	; 0x64
 8007728:	fb01 f303 	mul.w	r3, r1, r3
 800772c:	1ad3      	subs	r3, r2, r3
 800772e:	00db      	lsls	r3, r3, #3
 8007730:	3332      	adds	r3, #50	; 0x32
 8007732:	4a08      	ldr	r2, [pc, #32]	; (8007754 <UART_SetConfig+0x2d4>)
 8007734:	fba2 2303 	umull	r2, r3, r2, r3
 8007738:	095b      	lsrs	r3, r3, #5
 800773a:	f003 0207 	and.w	r2, r3, #7
 800773e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4422      	add	r2, r4
 8007746:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007748:	e106      	b.n	8007958 <UART_SetConfig+0x4d8>
 800774a:	bf00      	nop
 800774c:	40011000 	.word	0x40011000
 8007750:	40011400 	.word	0x40011400
 8007754:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007758:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800775c:	2200      	movs	r2, #0
 800775e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007762:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007766:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800776a:	4642      	mov	r2, r8
 800776c:	464b      	mov	r3, r9
 800776e:	1891      	adds	r1, r2, r2
 8007770:	6239      	str	r1, [r7, #32]
 8007772:	415b      	adcs	r3, r3
 8007774:	627b      	str	r3, [r7, #36]	; 0x24
 8007776:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800777a:	4641      	mov	r1, r8
 800777c:	1854      	adds	r4, r2, r1
 800777e:	4649      	mov	r1, r9
 8007780:	eb43 0501 	adc.w	r5, r3, r1
 8007784:	f04f 0200 	mov.w	r2, #0
 8007788:	f04f 0300 	mov.w	r3, #0
 800778c:	00eb      	lsls	r3, r5, #3
 800778e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007792:	00e2      	lsls	r2, r4, #3
 8007794:	4614      	mov	r4, r2
 8007796:	461d      	mov	r5, r3
 8007798:	4643      	mov	r3, r8
 800779a:	18e3      	adds	r3, r4, r3
 800779c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80077a0:	464b      	mov	r3, r9
 80077a2:	eb45 0303 	adc.w	r3, r5, r3
 80077a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80077aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80077b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80077ba:	f04f 0200 	mov.w	r2, #0
 80077be:	f04f 0300 	mov.w	r3, #0
 80077c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80077c6:	4629      	mov	r1, r5
 80077c8:	008b      	lsls	r3, r1, #2
 80077ca:	4621      	mov	r1, r4
 80077cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80077d0:	4621      	mov	r1, r4
 80077d2:	008a      	lsls	r2, r1, #2
 80077d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80077d8:	f7f9 fac6 	bl	8000d68 <__aeabi_uldivmod>
 80077dc:	4602      	mov	r2, r0
 80077de:	460b      	mov	r3, r1
 80077e0:	4b60      	ldr	r3, [pc, #384]	; (8007964 <UART_SetConfig+0x4e4>)
 80077e2:	fba3 2302 	umull	r2, r3, r3, r2
 80077e6:	095b      	lsrs	r3, r3, #5
 80077e8:	011c      	lsls	r4, r3, #4
 80077ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077ee:	2200      	movs	r2, #0
 80077f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80077f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80077f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80077fc:	4642      	mov	r2, r8
 80077fe:	464b      	mov	r3, r9
 8007800:	1891      	adds	r1, r2, r2
 8007802:	61b9      	str	r1, [r7, #24]
 8007804:	415b      	adcs	r3, r3
 8007806:	61fb      	str	r3, [r7, #28]
 8007808:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800780c:	4641      	mov	r1, r8
 800780e:	1851      	adds	r1, r2, r1
 8007810:	6139      	str	r1, [r7, #16]
 8007812:	4649      	mov	r1, r9
 8007814:	414b      	adcs	r3, r1
 8007816:	617b      	str	r3, [r7, #20]
 8007818:	f04f 0200 	mov.w	r2, #0
 800781c:	f04f 0300 	mov.w	r3, #0
 8007820:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007824:	4659      	mov	r1, fp
 8007826:	00cb      	lsls	r3, r1, #3
 8007828:	4651      	mov	r1, sl
 800782a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800782e:	4651      	mov	r1, sl
 8007830:	00ca      	lsls	r2, r1, #3
 8007832:	4610      	mov	r0, r2
 8007834:	4619      	mov	r1, r3
 8007836:	4603      	mov	r3, r0
 8007838:	4642      	mov	r2, r8
 800783a:	189b      	adds	r3, r3, r2
 800783c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007840:	464b      	mov	r3, r9
 8007842:	460a      	mov	r2, r1
 8007844:	eb42 0303 	adc.w	r3, r2, r3
 8007848:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800784c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	2200      	movs	r2, #0
 8007854:	67bb      	str	r3, [r7, #120]	; 0x78
 8007856:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007858:	f04f 0200 	mov.w	r2, #0
 800785c:	f04f 0300 	mov.w	r3, #0
 8007860:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007864:	4649      	mov	r1, r9
 8007866:	008b      	lsls	r3, r1, #2
 8007868:	4641      	mov	r1, r8
 800786a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800786e:	4641      	mov	r1, r8
 8007870:	008a      	lsls	r2, r1, #2
 8007872:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007876:	f7f9 fa77 	bl	8000d68 <__aeabi_uldivmod>
 800787a:	4602      	mov	r2, r0
 800787c:	460b      	mov	r3, r1
 800787e:	4611      	mov	r1, r2
 8007880:	4b38      	ldr	r3, [pc, #224]	; (8007964 <UART_SetConfig+0x4e4>)
 8007882:	fba3 2301 	umull	r2, r3, r3, r1
 8007886:	095b      	lsrs	r3, r3, #5
 8007888:	2264      	movs	r2, #100	; 0x64
 800788a:	fb02 f303 	mul.w	r3, r2, r3
 800788e:	1acb      	subs	r3, r1, r3
 8007890:	011b      	lsls	r3, r3, #4
 8007892:	3332      	adds	r3, #50	; 0x32
 8007894:	4a33      	ldr	r2, [pc, #204]	; (8007964 <UART_SetConfig+0x4e4>)
 8007896:	fba2 2303 	umull	r2, r3, r2, r3
 800789a:	095b      	lsrs	r3, r3, #5
 800789c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80078a0:	441c      	add	r4, r3
 80078a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078a6:	2200      	movs	r2, #0
 80078a8:	673b      	str	r3, [r7, #112]	; 0x70
 80078aa:	677a      	str	r2, [r7, #116]	; 0x74
 80078ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80078b0:	4642      	mov	r2, r8
 80078b2:	464b      	mov	r3, r9
 80078b4:	1891      	adds	r1, r2, r2
 80078b6:	60b9      	str	r1, [r7, #8]
 80078b8:	415b      	adcs	r3, r3
 80078ba:	60fb      	str	r3, [r7, #12]
 80078bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80078c0:	4641      	mov	r1, r8
 80078c2:	1851      	adds	r1, r2, r1
 80078c4:	6039      	str	r1, [r7, #0]
 80078c6:	4649      	mov	r1, r9
 80078c8:	414b      	adcs	r3, r1
 80078ca:	607b      	str	r3, [r7, #4]
 80078cc:	f04f 0200 	mov.w	r2, #0
 80078d0:	f04f 0300 	mov.w	r3, #0
 80078d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80078d8:	4659      	mov	r1, fp
 80078da:	00cb      	lsls	r3, r1, #3
 80078dc:	4651      	mov	r1, sl
 80078de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078e2:	4651      	mov	r1, sl
 80078e4:	00ca      	lsls	r2, r1, #3
 80078e6:	4610      	mov	r0, r2
 80078e8:	4619      	mov	r1, r3
 80078ea:	4603      	mov	r3, r0
 80078ec:	4642      	mov	r2, r8
 80078ee:	189b      	adds	r3, r3, r2
 80078f0:	66bb      	str	r3, [r7, #104]	; 0x68
 80078f2:	464b      	mov	r3, r9
 80078f4:	460a      	mov	r2, r1
 80078f6:	eb42 0303 	adc.w	r3, r2, r3
 80078fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80078fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	663b      	str	r3, [r7, #96]	; 0x60
 8007906:	667a      	str	r2, [r7, #100]	; 0x64
 8007908:	f04f 0200 	mov.w	r2, #0
 800790c:	f04f 0300 	mov.w	r3, #0
 8007910:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007914:	4649      	mov	r1, r9
 8007916:	008b      	lsls	r3, r1, #2
 8007918:	4641      	mov	r1, r8
 800791a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800791e:	4641      	mov	r1, r8
 8007920:	008a      	lsls	r2, r1, #2
 8007922:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007926:	f7f9 fa1f 	bl	8000d68 <__aeabi_uldivmod>
 800792a:	4602      	mov	r2, r0
 800792c:	460b      	mov	r3, r1
 800792e:	4b0d      	ldr	r3, [pc, #52]	; (8007964 <UART_SetConfig+0x4e4>)
 8007930:	fba3 1302 	umull	r1, r3, r3, r2
 8007934:	095b      	lsrs	r3, r3, #5
 8007936:	2164      	movs	r1, #100	; 0x64
 8007938:	fb01 f303 	mul.w	r3, r1, r3
 800793c:	1ad3      	subs	r3, r2, r3
 800793e:	011b      	lsls	r3, r3, #4
 8007940:	3332      	adds	r3, #50	; 0x32
 8007942:	4a08      	ldr	r2, [pc, #32]	; (8007964 <UART_SetConfig+0x4e4>)
 8007944:	fba2 2303 	umull	r2, r3, r2, r3
 8007948:	095b      	lsrs	r3, r3, #5
 800794a:	f003 020f 	and.w	r2, r3, #15
 800794e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4422      	add	r2, r4
 8007956:	609a      	str	r2, [r3, #8]
}
 8007958:	bf00      	nop
 800795a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800795e:	46bd      	mov	sp, r7
 8007960:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007964:	51eb851f 	.word	0x51eb851f

08007968 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f103 0208 	add.w	r2, r3, #8
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f04f 32ff 	mov.w	r2, #4294967295
 8007980:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f103 0208 	add.w	r2, r3, #8
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f103 0208 	add.w	r2, r3, #8
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800799c:	bf00      	nop
 800799e:	370c      	adds	r7, #12
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr

080079a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80079b6:	bf00      	nop
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80079c2:	b480      	push	{r7}
 80079c4:	b085      	sub	sp, #20
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
 80079ca:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079d8:	d103      	bne.n	80079e2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	60fb      	str	r3, [r7, #12]
 80079e0:	e00c      	b.n	80079fc <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	3308      	adds	r3, #8
 80079e6:	60fb      	str	r3, [r7, #12]
 80079e8:	e002      	b.n	80079f0 <vListInsert+0x2e>
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	60fb      	str	r3, [r7, #12]
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	68ba      	ldr	r2, [r7, #8]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d2f6      	bcs.n	80079ea <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	685a      	ldr	r2, [r3, #4]
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	683a      	ldr	r2, [r7, #0]
 8007a0a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	683a      	ldr	r2, [r7, #0]
 8007a16:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	687a      	ldr	r2, [r7, #4]
 8007a1c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	1c5a      	adds	r2, r3, #1
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	601a      	str	r2, [r3, #0]
}
 8007a28:	bf00      	nop
 8007a2a:	3714      	adds	r7, #20
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr

08007a34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007a34:	b480      	push	{r7}
 8007a36:	b085      	sub	sp, #20
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	6892      	ldr	r2, [r2, #8]
 8007a4a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	6852      	ldr	r2, [r2, #4]
 8007a54:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d103      	bne.n	8007a68 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	689a      	ldr	r2, [r3, #8]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	1e5a      	subs	r2, r3, #1
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3714      	adds	r7, #20
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b086      	sub	sp, #24
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8007a92:	2301      	movs	r3, #1
 8007a94:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d10a      	bne.n	8007ab6 <xQueueGenericReset+0x2e>
        __asm volatile
 8007aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa4:	f383 8811 	msr	BASEPRI, r3
 8007aa8:	f3bf 8f6f 	isb	sy
 8007aac:	f3bf 8f4f 	dsb	sy
 8007ab0:	60fb      	str	r3, [r7, #12]
    }
 8007ab2:	bf00      	nop
 8007ab4:	e7fe      	b.n	8007ab4 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d05d      	beq.n	8007b78 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d059      	beq.n	8007b78 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007acc:	2100      	movs	r1, #0
 8007ace:	fba3 2302 	umull	r2, r3, r3, r2
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d000      	beq.n	8007ad8 <xQueueGenericReset+0x50>
 8007ad6:	2101      	movs	r1, #1
 8007ad8:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d14c      	bne.n	8007b78 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8007ade:	f002 fa1b 	bl	8009f18 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007aea:	6939      	ldr	r1, [r7, #16]
 8007aec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007aee:	fb01 f303 	mul.w	r3, r1, r3
 8007af2:	441a      	add	r2, r3
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	2200      	movs	r2, #0
 8007afc:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b0e:	3b01      	subs	r3, #1
 8007b10:	6939      	ldr	r1, [r7, #16]
 8007b12:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007b14:	fb01 f303 	mul.w	r3, r1, r3
 8007b18:	441a      	add	r2, r3
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	22ff      	movs	r2, #255	; 0xff
 8007b22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	22ff      	movs	r2, #255	; 0xff
 8007b2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d114      	bne.n	8007b5e <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	691b      	ldr	r3, [r3, #16]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d01a      	beq.n	8007b72 <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	3310      	adds	r3, #16
 8007b40:	4618      	mov	r0, r3
 8007b42:	f001 f801 	bl	8008b48 <xTaskRemoveFromEventList>
 8007b46:	4603      	mov	r3, r0
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d012      	beq.n	8007b72 <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8007b4c:	4b15      	ldr	r3, [pc, #84]	; (8007ba4 <xQueueGenericReset+0x11c>)
 8007b4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b52:	601a      	str	r2, [r3, #0]
 8007b54:	f3bf 8f4f 	dsb	sy
 8007b58:	f3bf 8f6f 	isb	sy
 8007b5c:	e009      	b.n	8007b72 <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	3310      	adds	r3, #16
 8007b62:	4618      	mov	r0, r3
 8007b64:	f7ff ff00 	bl	8007968 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	3324      	adds	r3, #36	; 0x24
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f7ff fefb 	bl	8007968 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8007b72:	f002 fa01 	bl	8009f78 <vPortExitCritical>
 8007b76:	e001      	b.n	8007b7c <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10a      	bne.n	8007b98 <xQueueGenericReset+0x110>
        __asm volatile
 8007b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	60bb      	str	r3, [r7, #8]
    }
 8007b94:	bf00      	nop
 8007b96:	e7fe      	b.n	8007b96 <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8007b98:	697b      	ldr	r3, [r7, #20]
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3718      	adds	r7, #24
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	e000ed04 	.word	0xe000ed04

08007ba8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b08a      	sub	sp, #40	; 0x28
 8007bac:	af02      	add	r7, sp, #8
 8007bae:	60f8      	str	r0, [r7, #12]
 8007bb0:	60b9      	str	r1, [r7, #8]
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d02e      	beq.n	8007c1e <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8007bc0:	2100      	movs	r1, #0
 8007bc2:	68ba      	ldr	r2, [r7, #8]
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	fba3 2302 	umull	r2, r3, r3, r2
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d000      	beq.n	8007bd0 <xQueueGenericCreate+0x28>
 8007bce:	2101      	movs	r1, #1
 8007bd0:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d123      	bne.n	8007c1e <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	68ba      	ldr	r2, [r7, #8]
 8007bda:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8007bde:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8007be2:	d81c      	bhi.n	8007c1e <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	68ba      	ldr	r2, [r7, #8]
 8007be8:	fb02 f303 	mul.w	r3, r2, r3
 8007bec:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007bee:	69bb      	ldr	r3, [r7, #24]
 8007bf0:	3350      	adds	r3, #80	; 0x50
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f002 faba 	bl	800a16c <pvPortMalloc>
 8007bf8:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8007bfa:	69fb      	ldr	r3, [r7, #28]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d01c      	beq.n	8007c3a <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007c00:	69fb      	ldr	r3, [r7, #28]
 8007c02:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	3350      	adds	r3, #80	; 0x50
 8007c08:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c0a:	79fa      	ldrb	r2, [r7, #7]
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	9300      	str	r3, [sp, #0]
 8007c10:	4613      	mov	r3, r2
 8007c12:	697a      	ldr	r2, [r7, #20]
 8007c14:	68b9      	ldr	r1, [r7, #8]
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f000 f814 	bl	8007c44 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8007c1c:	e00d      	b.n	8007c3a <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d10a      	bne.n	8007c3a <xQueueGenericCreate+0x92>
        __asm volatile
 8007c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c28:	f383 8811 	msr	BASEPRI, r3
 8007c2c:	f3bf 8f6f 	isb	sy
 8007c30:	f3bf 8f4f 	dsb	sy
 8007c34:	613b      	str	r3, [r7, #16]
    }
 8007c36:	bf00      	nop
 8007c38:	e7fe      	b.n	8007c38 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8007c3a:	69fb      	ldr	r3, [r7, #28]
    }
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3720      	adds	r7, #32
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	60f8      	str	r0, [r7, #12]
 8007c4c:	60b9      	str	r1, [r7, #8]
 8007c4e:	607a      	str	r2, [r7, #4]
 8007c50:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d103      	bne.n	8007c60 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c58:	69bb      	ldr	r3, [r7, #24]
 8007c5a:	69ba      	ldr	r2, [r7, #24]
 8007c5c:	601a      	str	r2, [r3, #0]
 8007c5e:	e002      	b.n	8007c66 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8007c6c:	69bb      	ldr	r3, [r7, #24]
 8007c6e:	68ba      	ldr	r2, [r7, #8]
 8007c70:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c72:	2101      	movs	r1, #1
 8007c74:	69b8      	ldr	r0, [r7, #24]
 8007c76:	f7ff ff07 	bl	8007a88 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	78fa      	ldrb	r2, [r7, #3]
 8007c7e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8007c82:	78fb      	ldrb	r3, [r7, #3]
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	68f9      	ldr	r1, [r7, #12]
 8007c88:	2073      	movs	r0, #115	; 0x73
 8007c8a:	f003 f9b7 	bl	800affc <SEGGER_SYSVIEW_RecordU32x3>
}
 8007c8e:	bf00      	nop
 8007c90:	3710      	adds	r7, #16
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
	...

08007c98 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8007c98:	b590      	push	{r4, r7, lr}
 8007c9a:	b08f      	sub	sp, #60	; 0x3c
 8007c9c:	af02      	add	r7, sp, #8
 8007c9e:	60f8      	str	r0, [r7, #12]
 8007ca0:	60b9      	str	r1, [r7, #8]
 8007ca2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8007cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d10a      	bne.n	8007cc8 <xQueueReceive+0x30>
        __asm volatile
 8007cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb6:	f383 8811 	msr	BASEPRI, r3
 8007cba:	f3bf 8f6f 	isb	sy
 8007cbe:	f3bf 8f4f 	dsb	sy
 8007cc2:	623b      	str	r3, [r7, #32]
    }
 8007cc4:	bf00      	nop
 8007cc6:	e7fe      	b.n	8007cc6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d103      	bne.n	8007cd6 <xQueueReceive+0x3e>
 8007cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d101      	bne.n	8007cda <xQueueReceive+0x42>
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e000      	b.n	8007cdc <xQueueReceive+0x44>
 8007cda:	2300      	movs	r3, #0
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d10a      	bne.n	8007cf6 <xQueueReceive+0x5e>
        __asm volatile
 8007ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce4:	f383 8811 	msr	BASEPRI, r3
 8007ce8:	f3bf 8f6f 	isb	sy
 8007cec:	f3bf 8f4f 	dsb	sy
 8007cf0:	61fb      	str	r3, [r7, #28]
    }
 8007cf2:	bf00      	nop
 8007cf4:	e7fe      	b.n	8007cf4 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007cf6:	f001 f93b 	bl	8008f70 <xTaskGetSchedulerState>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d102      	bne.n	8007d06 <xQueueReceive+0x6e>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d101      	bne.n	8007d0a <xQueueReceive+0x72>
 8007d06:	2301      	movs	r3, #1
 8007d08:	e000      	b.n	8007d0c <xQueueReceive+0x74>
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d10a      	bne.n	8007d26 <xQueueReceive+0x8e>
        __asm volatile
 8007d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d14:	f383 8811 	msr	BASEPRI, r3
 8007d18:	f3bf 8f6f 	isb	sy
 8007d1c:	f3bf 8f4f 	dsb	sy
 8007d20:	61bb      	str	r3, [r7, #24]
    }
 8007d22:	bf00      	nop
 8007d24:	e7fe      	b.n	8007d24 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8007d26:	f002 f8f7 	bl	8009f18 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2e:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d02f      	beq.n	8007d96 <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007d36:	68b9      	ldr	r1, [r7, #8]
 8007d38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d3a:	f000 f8bd 	bl	8007eb8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8007d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d40:	4618      	mov	r0, r3
 8007d42:	f003 ff11 	bl	800bb68 <SEGGER_SYSVIEW_ShrinkId>
 8007d46:	4604      	mov	r4, r0
 8007d48:	2000      	movs	r0, #0
 8007d4a:	f003 ff0d 	bl	800bb68 <SEGGER_SYSVIEW_ShrinkId>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2101      	movs	r1, #1
 8007d54:	9100      	str	r1, [sp, #0]
 8007d56:	4621      	mov	r1, r4
 8007d58:	205c      	movs	r0, #92	; 0x5c
 8007d5a:	f003 f9c5 	bl	800b0e8 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d60:	1e5a      	subs	r2, r3, #1
 8007d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d64:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d68:	691b      	ldr	r3, [r3, #16]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d00f      	beq.n	8007d8e <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d70:	3310      	adds	r3, #16
 8007d72:	4618      	mov	r0, r3
 8007d74:	f000 fee8 	bl	8008b48 <xTaskRemoveFromEventList>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d007      	beq.n	8007d8e <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8007d7e:	4b4d      	ldr	r3, [pc, #308]	; (8007eb4 <xQueueReceive+0x21c>)
 8007d80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d84:	601a      	str	r2, [r3, #0]
 8007d86:	f3bf 8f4f 	dsb	sy
 8007d8a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8007d8e:	f002 f8f3 	bl	8009f78 <vPortExitCritical>
                return pdPASS;
 8007d92:	2301      	movs	r3, #1
 8007d94:	e08a      	b.n	8007eac <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d113      	bne.n	8007dc4 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8007d9c:	f002 f8ec 	bl	8009f78 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8007da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007da2:	4618      	mov	r0, r3
 8007da4:	f003 fee0 	bl	800bb68 <SEGGER_SYSVIEW_ShrinkId>
 8007da8:	4604      	mov	r4, r0
 8007daa:	2000      	movs	r0, #0
 8007dac:	f003 fedc 	bl	800bb68 <SEGGER_SYSVIEW_ShrinkId>
 8007db0:	4602      	mov	r2, r0
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2101      	movs	r1, #1
 8007db6:	9100      	str	r1, [sp, #0]
 8007db8:	4621      	mov	r1, r4
 8007dba:	205c      	movs	r0, #92	; 0x5c
 8007dbc:	f003 f994 	bl	800b0e8 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	e073      	b.n	8007eac <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8007dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d106      	bne.n	8007dd8 <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8007dca:	f107 0310 	add.w	r3, r7, #16
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f000 ff92 	bl	8008cf8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8007dd8:	f002 f8ce 	bl	8009f78 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8007ddc:	f000 fba6 	bl	800852c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8007de0:	f002 f89a 	bl	8009f18 <vPortEnterCritical>
 8007de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007de6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007dea:	b25b      	sxtb	r3, r3
 8007dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df0:	d103      	bne.n	8007dfa <xQueueReceive+0x162>
 8007df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dfc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007e00:	b25b      	sxtb	r3, r3
 8007e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e06:	d103      	bne.n	8007e10 <xQueueReceive+0x178>
 8007e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e10:	f002 f8b2 	bl	8009f78 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e14:	1d3a      	adds	r2, r7, #4
 8007e16:	f107 0310 	add.w	r3, r7, #16
 8007e1a:	4611      	mov	r1, r2
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f000 ff81 	bl	8008d24 <xTaskCheckForTimeOut>
 8007e22:	4603      	mov	r3, r0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d124      	bne.n	8007e72 <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e2a:	f000 f8bd 	bl	8007fa8 <prvIsQueueEmpty>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d018      	beq.n	8007e66 <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e36:	3324      	adds	r3, #36	; 0x24
 8007e38:	687a      	ldr	r2, [r7, #4]
 8007e3a:	4611      	mov	r1, r2
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	f000 fe17 	bl	8008a70 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8007e42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e44:	f000 f85e 	bl	8007f04 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8007e48:	f000 fb7e 	bl	8008548 <xTaskResumeAll>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	f47f af69 	bne.w	8007d26 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8007e54:	4b17      	ldr	r3, [pc, #92]	; (8007eb4 <xQueueReceive+0x21c>)
 8007e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e5a:	601a      	str	r2, [r3, #0]
 8007e5c:	f3bf 8f4f 	dsb	sy
 8007e60:	f3bf 8f6f 	isb	sy
 8007e64:	e75f      	b.n	8007d26 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8007e66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e68:	f000 f84c 	bl	8007f04 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8007e6c:	f000 fb6c 	bl	8008548 <xTaskResumeAll>
 8007e70:	e759      	b.n	8007d26 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8007e72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e74:	f000 f846 	bl	8007f04 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8007e78:	f000 fb66 	bl	8008548 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e7e:	f000 f893 	bl	8007fa8 <prvIsQueueEmpty>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	f43f af4e 	beq.w	8007d26 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8007e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f003 fe6b 	bl	800bb68 <SEGGER_SYSVIEW_ShrinkId>
 8007e92:	4604      	mov	r4, r0
 8007e94:	2000      	movs	r0, #0
 8007e96:	f003 fe67 	bl	800bb68 <SEGGER_SYSVIEW_ShrinkId>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2101      	movs	r1, #1
 8007ea0:	9100      	str	r1, [sp, #0]
 8007ea2:	4621      	mov	r1, r4
 8007ea4:	205c      	movs	r0, #92	; 0x5c
 8007ea6:	f003 f91f 	bl	800b0e8 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8007eaa:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3734      	adds	r7, #52	; 0x34
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd90      	pop	{r4, r7, pc}
 8007eb4:	e000ed04 	.word	0xe000ed04

08007eb8 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b082      	sub	sp, #8
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d018      	beq.n	8007efc <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	68da      	ldr	r2, [r3, #12]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed2:	441a      	add	r2, r3
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	68da      	ldr	r2, [r3, #12]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d303      	bcc.n	8007eec <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	68d9      	ldr	r1, [r3, #12]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef4:	461a      	mov	r2, r3
 8007ef6:	6838      	ldr	r0, [r7, #0]
 8007ef8:	f004 fe09 	bl	800cb0e <memcpy>
    }
}
 8007efc:	bf00      	nop
 8007efe:	3708      	adds	r7, #8
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8007f0c:	f002 f804 	bl	8009f18 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f16:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f18:	e011      	b.n	8007f3e <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d012      	beq.n	8007f48 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	3324      	adds	r3, #36	; 0x24
 8007f26:	4618      	mov	r0, r3
 8007f28:	f000 fe0e 	bl	8008b48 <xTaskRemoveFromEventList>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d001      	beq.n	8007f36 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8007f32:	f000 ff5d 	bl	8008df0 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8007f36:	7bfb      	ldrb	r3, [r7, #15]
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	dce9      	bgt.n	8007f1a <prvUnlockQueue+0x16>
 8007f46:	e000      	b.n	8007f4a <prvUnlockQueue+0x46>
                    break;
 8007f48:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	22ff      	movs	r2, #255	; 0xff
 8007f4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8007f52:	f002 f811 	bl	8009f78 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8007f56:	f001 ffdf 	bl	8009f18 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f60:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f62:	e011      	b.n	8007f88 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	691b      	ldr	r3, [r3, #16]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d012      	beq.n	8007f92 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	3310      	adds	r3, #16
 8007f70:	4618      	mov	r0, r3
 8007f72:	f000 fde9 	bl	8008b48 <xTaskRemoveFromEventList>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d001      	beq.n	8007f80 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8007f7c:	f000 ff38 	bl	8008df0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8007f80:	7bbb      	ldrb	r3, [r7, #14]
 8007f82:	3b01      	subs	r3, #1
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	dce9      	bgt.n	8007f64 <prvUnlockQueue+0x60>
 8007f90:	e000      	b.n	8007f94 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8007f92:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	22ff      	movs	r2, #255	; 0xff
 8007f98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8007f9c:	f001 ffec 	bl	8009f78 <vPortExitCritical>
}
 8007fa0:	bf00      	nop
 8007fa2:	3710      	adds	r7, #16
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}

08007fa8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b084      	sub	sp, #16
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8007fb0:	f001 ffb2 	bl	8009f18 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d102      	bne.n	8007fc2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	60fb      	str	r3, [r7, #12]
 8007fc0:	e001      	b.n	8007fc6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8007fc6:	f001 ffd7 	bl	8009f78 <vPortExitCritical>

    return xReturn;
 8007fca:	68fb      	ldr	r3, [r7, #12]
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3710      	adds	r7, #16
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}

08007fd4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b086      	sub	sp, #24
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d10a      	bne.n	8007ffe <vQueueAddToRegistry+0x2a>
        __asm volatile
 8007fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fec:	f383 8811 	msr	BASEPRI, r3
 8007ff0:	f3bf 8f6f 	isb	sy
 8007ff4:	f3bf 8f4f 	dsb	sy
 8007ff8:	60fb      	str	r3, [r7, #12]
    }
 8007ffa:	bf00      	nop
 8007ffc:	e7fe      	b.n	8007ffc <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d024      	beq.n	800804e <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008004:	2300      	movs	r3, #0
 8008006:	617b      	str	r3, [r7, #20]
 8008008:	e01e      	b.n	8008048 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800800a:	4a1c      	ldr	r2, [pc, #112]	; (800807c <vQueueAddToRegistry+0xa8>)
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	00db      	lsls	r3, r3, #3
 8008010:	4413      	add	r3, r2
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	429a      	cmp	r2, r3
 8008018:	d105      	bne.n	8008026 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	00db      	lsls	r3, r3, #3
 800801e:	4a17      	ldr	r2, [pc, #92]	; (800807c <vQueueAddToRegistry+0xa8>)
 8008020:	4413      	add	r3, r2
 8008022:	613b      	str	r3, [r7, #16]
                    break;
 8008024:	e013      	b.n	800804e <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10a      	bne.n	8008042 <vQueueAddToRegistry+0x6e>
 800802c:	4a13      	ldr	r2, [pc, #76]	; (800807c <vQueueAddToRegistry+0xa8>)
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d104      	bne.n	8008042 <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	00db      	lsls	r3, r3, #3
 800803c:	4a0f      	ldr	r2, [pc, #60]	; (800807c <vQueueAddToRegistry+0xa8>)
 800803e:	4413      	add	r3, r2
 8008040:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	3301      	adds	r3, #1
 8008046:	617b      	str	r3, [r7, #20]
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	2b07      	cmp	r3, #7
 800804c:	d9dd      	bls.n	800800a <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d00f      	beq.n	8008074 <vQueueAddToRegistry+0xa0>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	683a      	ldr	r2, [r7, #0]
 8008058:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	687a      	ldr	r2, [r7, #4]
 800805e:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	4618      	mov	r0, r3
 8008064:	f003 fd80 	bl	800bb68 <SEGGER_SYSVIEW_ShrinkId>
 8008068:	4601      	mov	r1, r0
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	461a      	mov	r2, r3
 800806e:	2071      	movs	r0, #113	; 0x71
 8008070:	f002 ff6a 	bl	800af48 <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 8008074:	bf00      	nop
 8008076:	3718      	adds	r7, #24
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}
 800807c:	20000a54 	.word	0x20000a54

08008080 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8008080:	b580      	push	{r7, lr}
 8008082:	b086      	sub	sp, #24
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8008090:	f001 ff42 	bl	8009f18 <vPortEnterCritical>
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800809a:	b25b      	sxtb	r3, r3
 800809c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a0:	d103      	bne.n	80080aa <vQueueWaitForMessageRestricted+0x2a>
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080b0:	b25b      	sxtb	r3, r3
 80080b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080b6:	d103      	bne.n	80080c0 <vQueueWaitForMessageRestricted+0x40>
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	2200      	movs	r2, #0
 80080bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080c0:	f001 ff5a 	bl	8009f78 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d106      	bne.n	80080da <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	3324      	adds	r3, #36	; 0x24
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	68b9      	ldr	r1, [r7, #8]
 80080d4:	4618      	mov	r0, r3
 80080d6:	f000 fcef 	bl	8008ab8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80080da:	6978      	ldr	r0, [r7, #20]
 80080dc:	f7ff ff12 	bl	8007f04 <prvUnlockQueue>
    }
 80080e0:	bf00      	nop
 80080e2:	3718      	adds	r7, #24
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b08c      	sub	sp, #48	; 0x30
 80080ec:	af04      	add	r7, sp, #16
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	603b      	str	r3, [r7, #0]
 80080f4:	4613      	mov	r3, r2
 80080f6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80080f8:	88fb      	ldrh	r3, [r7, #6]
 80080fa:	009b      	lsls	r3, r3, #2
 80080fc:	4618      	mov	r0, r3
 80080fe:	f002 f835 	bl	800a16c <pvPortMalloc>
 8008102:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d013      	beq.n	8008132 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800810a:	2058      	movs	r0, #88	; 0x58
 800810c:	f002 f82e 	bl	800a16c <pvPortMalloc>
 8008110:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d008      	beq.n	800812a <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8008118:	2258      	movs	r2, #88	; 0x58
 800811a:	2100      	movs	r1, #0
 800811c:	69f8      	ldr	r0, [r7, #28]
 800811e:	f004 fc88 	bl	800ca32 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8008122:	69fb      	ldr	r3, [r7, #28]
 8008124:	697a      	ldr	r2, [r7, #20]
 8008126:	631a      	str	r2, [r3, #48]	; 0x30
 8008128:	e005      	b.n	8008136 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800812a:	6978      	ldr	r0, [r7, #20]
 800812c:	f002 f8d8 	bl	800a2e0 <vPortFree>
 8008130:	e001      	b.n	8008136 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8008132:	2300      	movs	r3, #0
 8008134:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8008136:	69fb      	ldr	r3, [r7, #28]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d013      	beq.n	8008164 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800813c:	88fa      	ldrh	r2, [r7, #6]
 800813e:	2300      	movs	r3, #0
 8008140:	9303      	str	r3, [sp, #12]
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	9302      	str	r3, [sp, #8]
 8008146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008148:	9301      	str	r3, [sp, #4]
 800814a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800814c:	9300      	str	r3, [sp, #0]
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	68b9      	ldr	r1, [r7, #8]
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f000 f80e 	bl	8008174 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8008158:	69f8      	ldr	r0, [r7, #28]
 800815a:	f000 f899 	bl	8008290 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800815e:	2301      	movs	r3, #1
 8008160:	61bb      	str	r3, [r7, #24]
 8008162:	e002      	b.n	800816a <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008164:	f04f 33ff 	mov.w	r3, #4294967295
 8008168:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800816a:	69bb      	ldr	r3, [r7, #24]
    }
 800816c:	4618      	mov	r0, r3
 800816e:	3720      	adds	r7, #32
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b088      	sub	sp, #32
 8008178:	af00      	add	r7, sp, #0
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	607a      	str	r2, [r7, #4]
 8008180:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008184:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	461a      	mov	r2, r3
 800818c:	21a5      	movs	r1, #165	; 0xa5
 800818e:	f004 fc50 	bl	800ca32 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008194:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800819c:	3b01      	subs	r3, #1
 800819e:	009b      	lsls	r3, r3, #2
 80081a0:	4413      	add	r3, r2
 80081a2:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	f023 0307 	bic.w	r3, r3, #7
 80081aa:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80081ac:	69bb      	ldr	r3, [r7, #24]
 80081ae:	f003 0307 	and.w	r3, r3, #7
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d00a      	beq.n	80081cc <prvInitialiseNewTask+0x58>
        __asm volatile
 80081b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ba:	f383 8811 	msr	BASEPRI, r3
 80081be:	f3bf 8f6f 	isb	sy
 80081c2:	f3bf 8f4f 	dsb	sy
 80081c6:	617b      	str	r3, [r7, #20]
    }
 80081c8:	bf00      	nop
 80081ca:	e7fe      	b.n	80081ca <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d01e      	beq.n	8008210 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80081d2:	2300      	movs	r3, #0
 80081d4:	61fb      	str	r3, [r7, #28]
 80081d6:	e012      	b.n	80081fe <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081d8:	68ba      	ldr	r2, [r7, #8]
 80081da:	69fb      	ldr	r3, [r7, #28]
 80081dc:	4413      	add	r3, r2
 80081de:	7819      	ldrb	r1, [r3, #0]
 80081e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80081e2:	69fb      	ldr	r3, [r7, #28]
 80081e4:	4413      	add	r3, r2
 80081e6:	3334      	adds	r3, #52	; 0x34
 80081e8:	460a      	mov	r2, r1
 80081ea:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80081ec:	68ba      	ldr	r2, [r7, #8]
 80081ee:	69fb      	ldr	r3, [r7, #28]
 80081f0:	4413      	add	r3, r2
 80081f2:	781b      	ldrb	r3, [r3, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d006      	beq.n	8008206 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80081f8:	69fb      	ldr	r3, [r7, #28]
 80081fa:	3301      	adds	r3, #1
 80081fc:	61fb      	str	r3, [r7, #28]
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	2b09      	cmp	r3, #9
 8008202:	d9e9      	bls.n	80081d8 <prvInitialiseNewTask+0x64>
 8008204:	e000      	b.n	8008208 <prvInitialiseNewTask+0x94>
            {
                break;
 8008206:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800820a:	2200      	movs	r2, #0
 800820c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8008210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008212:	2b04      	cmp	r3, #4
 8008214:	d90a      	bls.n	800822c <prvInitialiseNewTask+0xb8>
        __asm volatile
 8008216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800821a:	f383 8811 	msr	BASEPRI, r3
 800821e:	f3bf 8f6f 	isb	sy
 8008222:	f3bf 8f4f 	dsb	sy
 8008226:	613b      	str	r3, [r7, #16]
    }
 8008228:	bf00      	nop
 800822a:	e7fe      	b.n	800822a <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800822c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800822e:	2b04      	cmp	r3, #4
 8008230:	d901      	bls.n	8008236 <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008232:	2304      	movs	r3, #4
 8008234:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8008236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008238:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800823a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800823c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800823e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008240:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008244:	3304      	adds	r3, #4
 8008246:	4618      	mov	r0, r3
 8008248:	f7ff fbae 	bl	80079a8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800824c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800824e:	3318      	adds	r3, #24
 8008250:	4618      	mov	r0, r3
 8008252:	f7ff fba9 	bl	80079a8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008258:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800825a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800825c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800825e:	f1c3 0205 	rsb	r2, r3, #5
 8008262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008264:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008268:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800826a:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800826c:	683a      	ldr	r2, [r7, #0]
 800826e:	68f9      	ldr	r1, [r7, #12]
 8008270:	69b8      	ldr	r0, [r7, #24]
 8008272:	f001 fd21 	bl	8009cb8 <pxPortInitialiseStack>
 8008276:	4602      	mov	r2, r0
 8008278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800827a:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800827c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800827e:	2b00      	cmp	r3, #0
 8008280:	d002      	beq.n	8008288 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008284:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008286:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008288:	bf00      	nop
 800828a:	3720      	adds	r7, #32
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}

08008290 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8008290:	b5b0      	push	{r4, r5, r7, lr}
 8008292:	b086      	sub	sp, #24
 8008294:	af02      	add	r7, sp, #8
 8008296:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8008298:	f001 fe3e 	bl	8009f18 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800829c:	4b4f      	ldr	r3, [pc, #316]	; (80083dc <prvAddNewTaskToReadyList+0x14c>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	3301      	adds	r3, #1
 80082a2:	4a4e      	ldr	r2, [pc, #312]	; (80083dc <prvAddNewTaskToReadyList+0x14c>)
 80082a4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80082a6:	4b4e      	ldr	r3, [pc, #312]	; (80083e0 <prvAddNewTaskToReadyList+0x150>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d109      	bne.n	80082c2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80082ae:	4a4c      	ldr	r2, [pc, #304]	; (80083e0 <prvAddNewTaskToReadyList+0x150>)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80082b4:	4b49      	ldr	r3, [pc, #292]	; (80083dc <prvAddNewTaskToReadyList+0x14c>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d110      	bne.n	80082de <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80082bc:	f000 fdbe 	bl	8008e3c <prvInitialiseTaskLists>
 80082c0:	e00d      	b.n	80082de <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80082c2:	4b48      	ldr	r3, [pc, #288]	; (80083e4 <prvAddNewTaskToReadyList+0x154>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d109      	bne.n	80082de <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80082ca:	4b45      	ldr	r3, [pc, #276]	; (80083e0 <prvAddNewTaskToReadyList+0x150>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d802      	bhi.n	80082de <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80082d8:	4a41      	ldr	r2, [pc, #260]	; (80083e0 <prvAddNewTaskToReadyList+0x150>)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80082de:	4b42      	ldr	r3, [pc, #264]	; (80083e8 <prvAddNewTaskToReadyList+0x158>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	3301      	adds	r3, #1
 80082e4:	4a40      	ldr	r2, [pc, #256]	; (80083e8 <prvAddNewTaskToReadyList+0x158>)
 80082e6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80082e8:	4b3f      	ldr	r3, [pc, #252]	; (80083e8 <prvAddNewTaskToReadyList+0x158>)
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d016      	beq.n	8008324 <prvAddNewTaskToReadyList+0x94>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	4618      	mov	r0, r3
 80082fa:	f003 fb6f 	bl	800b9dc <SEGGER_SYSVIEW_OnTaskCreate>
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800830e:	461d      	mov	r5, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	461c      	mov	r4, r3
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800831a:	1ae3      	subs	r3, r4, r3
 800831c:	9300      	str	r3, [sp, #0]
 800831e:	462b      	mov	r3, r5
 8008320:	f002 f8f0 	bl	800a504 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4618      	mov	r0, r3
 8008328:	f003 fbdc 	bl	800bae4 <SEGGER_SYSVIEW_OnTaskStartReady>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008330:	2201      	movs	r2, #1
 8008332:	409a      	lsls	r2, r3
 8008334:	4b2d      	ldr	r3, [pc, #180]	; (80083ec <prvAddNewTaskToReadyList+0x15c>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4313      	orrs	r3, r2
 800833a:	4a2c      	ldr	r2, [pc, #176]	; (80083ec <prvAddNewTaskToReadyList+0x15c>)
 800833c:	6013      	str	r3, [r2, #0]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008342:	492b      	ldr	r1, [pc, #172]	; (80083f0 <prvAddNewTaskToReadyList+0x160>)
 8008344:	4613      	mov	r3, r2
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	4413      	add	r3, r2
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	440b      	add	r3, r1
 800834e:	3304      	adds	r3, #4
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	60fb      	str	r3, [r7, #12]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	609a      	str	r2, [r3, #8]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	689a      	ldr	r2, [r3, #8]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	60da      	str	r2, [r3, #12]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	687a      	ldr	r2, [r7, #4]
 8008368:	3204      	adds	r2, #4
 800836a:	605a      	str	r2, [r3, #4]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	1d1a      	adds	r2, r3, #4
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	609a      	str	r2, [r3, #8]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008378:	4613      	mov	r3, r2
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	4413      	add	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4a1b      	ldr	r2, [pc, #108]	; (80083f0 <prvAddNewTaskToReadyList+0x160>)
 8008382:	441a      	add	r2, r3
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	615a      	str	r2, [r3, #20]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800838c:	4918      	ldr	r1, [pc, #96]	; (80083f0 <prvAddNewTaskToReadyList+0x160>)
 800838e:	4613      	mov	r3, r2
 8008390:	009b      	lsls	r3, r3, #2
 8008392:	4413      	add	r3, r2
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	440b      	add	r3, r1
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	1c59      	adds	r1, r3, #1
 800839c:	4814      	ldr	r0, [pc, #80]	; (80083f0 <prvAddNewTaskToReadyList+0x160>)
 800839e:	4613      	mov	r3, r2
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	4403      	add	r3, r0
 80083a8:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80083aa:	f001 fde5 	bl	8009f78 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80083ae:	4b0d      	ldr	r3, [pc, #52]	; (80083e4 <prvAddNewTaskToReadyList+0x154>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d00e      	beq.n	80083d4 <prvAddNewTaskToReadyList+0x144>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80083b6:	4b0a      	ldr	r3, [pc, #40]	; (80083e0 <prvAddNewTaskToReadyList+0x150>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d207      	bcs.n	80083d4 <prvAddNewTaskToReadyList+0x144>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80083c4:	4b0b      	ldr	r3, [pc, #44]	; (80083f4 <prvAddNewTaskToReadyList+0x164>)
 80083c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083ca:	601a      	str	r2, [r3, #0]
 80083cc:	f3bf 8f4f 	dsb	sy
 80083d0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80083d4:	bf00      	nop
 80083d6:	3710      	adds	r7, #16
 80083d8:	46bd      	mov	sp, r7
 80083da:	bdb0      	pop	{r4, r5, r7, pc}
 80083dc:	20000b6c 	.word	0x20000b6c
 80083e0:	20000a94 	.word	0x20000a94
 80083e4:	20000b78 	.word	0x20000b78
 80083e8:	20000b88 	.word	0x20000b88
 80083ec:	20000b74 	.word	0x20000b74
 80083f0:	20000a98 	.word	0x20000a98
 80083f4:	e000ed04 	.word	0xe000ed04

080083f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b084      	sub	sp, #16
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8008400:	2300      	movs	r3, #0
 8008402:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d01b      	beq.n	8008442 <vTaskDelay+0x4a>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 800840a:	4b15      	ldr	r3, [pc, #84]	; (8008460 <vTaskDelay+0x68>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00a      	beq.n	8008428 <vTaskDelay+0x30>
        __asm volatile
 8008412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008416:	f383 8811 	msr	BASEPRI, r3
 800841a:	f3bf 8f6f 	isb	sy
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	60bb      	str	r3, [r7, #8]
    }
 8008424:	bf00      	nop
 8008426:	e7fe      	b.n	8008426 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8008428:	f000 f880 	bl	800852c <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 800842c:	6879      	ldr	r1, [r7, #4]
 800842e:	2023      	movs	r0, #35	; 0x23
 8008430:	f002 fd4e 	bl	800aed0 <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008434:	2100      	movs	r1, #0
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f001 f8e2 	bl	8009600 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800843c:	f000 f884 	bl	8008548 <xTaskResumeAll>
 8008440:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d107      	bne.n	8008458 <vTaskDelay+0x60>
        {
            portYIELD_WITHIN_API();
 8008448:	4b06      	ldr	r3, [pc, #24]	; (8008464 <vTaskDelay+0x6c>)
 800844a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800844e:	601a      	str	r2, [r3, #0]
 8008450:	f3bf 8f4f 	dsb	sy
 8008454:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8008458:	bf00      	nop
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	20000b94 	.word	0x20000b94
 8008464:	e000ed04 	.word	0xe000ed04

08008468 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b086      	sub	sp, #24
 800846c:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 800846e:	4b27      	ldr	r3, [pc, #156]	; (800850c <vTaskStartScheduler+0xa4>)
 8008470:	9301      	str	r3, [sp, #4]
 8008472:	2300      	movs	r3, #0
 8008474:	9300      	str	r3, [sp, #0]
 8008476:	2300      	movs	r3, #0
 8008478:	2282      	movs	r2, #130	; 0x82
 800847a:	4925      	ldr	r1, [pc, #148]	; (8008510 <vTaskStartScheduler+0xa8>)
 800847c:	4825      	ldr	r0, [pc, #148]	; (8008514 <vTaskStartScheduler+0xac>)
 800847e:	f7ff fe33 	bl	80080e8 <xTaskCreate>
 8008482:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	2b01      	cmp	r3, #1
 8008488:	d102      	bne.n	8008490 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 800848a:	f001 f939 	bl	8009700 <xTimerCreateTimerTask>
 800848e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d124      	bne.n	80084e0 <vTaskStartScheduler+0x78>
        __asm volatile
 8008496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800849a:	f383 8811 	msr	BASEPRI, r3
 800849e:	f3bf 8f6f 	isb	sy
 80084a2:	f3bf 8f4f 	dsb	sy
 80084a6:	60bb      	str	r3, [r7, #8]
    }
 80084a8:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80084aa:	4b1b      	ldr	r3, [pc, #108]	; (8008518 <vTaskStartScheduler+0xb0>)
 80084ac:	f04f 32ff 	mov.w	r2, #4294967295
 80084b0:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80084b2:	4b1a      	ldr	r3, [pc, #104]	; (800851c <vTaskStartScheduler+0xb4>)
 80084b4:	2201      	movs	r2, #1
 80084b6:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80084b8:	4b19      	ldr	r3, [pc, #100]	; (8008520 <vTaskStartScheduler+0xb8>)
 80084ba:	2200      	movs	r2, #0
 80084bc:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80084be:	4b19      	ldr	r3, [pc, #100]	; (8008524 <vTaskStartScheduler+0xbc>)
 80084c0:	681a      	ldr	r2, [r3, #0]
 80084c2:	4b12      	ldr	r3, [pc, #72]	; (800850c <vTaskStartScheduler+0xa4>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d102      	bne.n	80084d0 <vTaskStartScheduler+0x68>
 80084ca:	f003 fa6b 	bl	800b9a4 <SEGGER_SYSVIEW_OnIdle>
 80084ce:	e004      	b.n	80084da <vTaskStartScheduler+0x72>
 80084d0:	4b14      	ldr	r3, [pc, #80]	; (8008524 <vTaskStartScheduler+0xbc>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4618      	mov	r0, r3
 80084d6:	f003 fac3 	bl	800ba60 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 80084da:	f001 fc7b 	bl	8009dd4 <xPortStartScheduler>
 80084de:	e00e      	b.n	80084fe <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084e6:	d10a      	bne.n	80084fe <vTaskStartScheduler+0x96>
        __asm volatile
 80084e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ec:	f383 8811 	msr	BASEPRI, r3
 80084f0:	f3bf 8f6f 	isb	sy
 80084f4:	f3bf 8f4f 	dsb	sy
 80084f8:	607b      	str	r3, [r7, #4]
    }
 80084fa:	bf00      	nop
 80084fc:	e7fe      	b.n	80084fc <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80084fe:	4b0a      	ldr	r3, [pc, #40]	; (8008528 <vTaskStartScheduler+0xc0>)
 8008500:	681b      	ldr	r3, [r3, #0]
}
 8008502:	bf00      	nop
 8008504:	3710      	adds	r7, #16
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}
 800850a:	bf00      	nop
 800850c:	20000b90 	.word	0x20000b90
 8008510:	0800f92c 	.word	0x0800f92c
 8008514:	08008e09 	.word	0x08008e09
 8008518:	20000b8c 	.word	0x20000b8c
 800851c:	20000b78 	.word	0x20000b78
 8008520:	20000b70 	.word	0x20000b70
 8008524:	20000a94 	.word	0x20000a94
 8008528:	20000010 	.word	0x20000010

0800852c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800852c:	b480      	push	{r7}
 800852e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8008530:	4b04      	ldr	r3, [pc, #16]	; (8008544 <vTaskSuspendAll+0x18>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	3301      	adds	r3, #1
 8008536:	4a03      	ldr	r2, [pc, #12]	; (8008544 <vTaskSuspendAll+0x18>)
 8008538:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800853a:	bf00      	nop
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr
 8008544:	20000b94 	.word	0x20000b94

08008548 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b088      	sub	sp, #32
 800854c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800854e:	2300      	movs	r3, #0
 8008550:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8008552:	2300      	movs	r3, #0
 8008554:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8008556:	4b73      	ldr	r3, [pc, #460]	; (8008724 <xTaskResumeAll+0x1dc>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d10a      	bne.n	8008574 <xTaskResumeAll+0x2c>
        __asm volatile
 800855e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008562:	f383 8811 	msr	BASEPRI, r3
 8008566:	f3bf 8f6f 	isb	sy
 800856a:	f3bf 8f4f 	dsb	sy
 800856e:	607b      	str	r3, [r7, #4]
    }
 8008570:	bf00      	nop
 8008572:	e7fe      	b.n	8008572 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8008574:	f001 fcd0 	bl	8009f18 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8008578:	4b6a      	ldr	r3, [pc, #424]	; (8008724 <xTaskResumeAll+0x1dc>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	3b01      	subs	r3, #1
 800857e:	4a69      	ldr	r2, [pc, #420]	; (8008724 <xTaskResumeAll+0x1dc>)
 8008580:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008582:	4b68      	ldr	r3, [pc, #416]	; (8008724 <xTaskResumeAll+0x1dc>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	f040 80c4 	bne.w	8008714 <xTaskResumeAll+0x1cc>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800858c:	4b66      	ldr	r3, [pc, #408]	; (8008728 <xTaskResumeAll+0x1e0>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2b00      	cmp	r3, #0
 8008592:	f000 80bf 	beq.w	8008714 <xTaskResumeAll+0x1cc>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008596:	e08e      	b.n	80086b6 <xTaskResumeAll+0x16e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008598:	4b64      	ldr	r3, [pc, #400]	; (800872c <xTaskResumeAll+0x1e4>)
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80085a0:	69fb      	ldr	r3, [r7, #28]
 80085a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085a4:	613b      	str	r3, [r7, #16]
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	69db      	ldr	r3, [r3, #28]
 80085aa:	69fa      	ldr	r2, [r7, #28]
 80085ac:	6a12      	ldr	r2, [r2, #32]
 80085ae:	609a      	str	r2, [r3, #8]
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	6a1b      	ldr	r3, [r3, #32]
 80085b4:	69fa      	ldr	r2, [r7, #28]
 80085b6:	69d2      	ldr	r2, [r2, #28]
 80085b8:	605a      	str	r2, [r3, #4]
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	685a      	ldr	r2, [r3, #4]
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	3318      	adds	r3, #24
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d103      	bne.n	80085ce <xTaskResumeAll+0x86>
 80085c6:	69fb      	ldr	r3, [r7, #28]
 80085c8:	6a1a      	ldr	r2, [r3, #32]
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	605a      	str	r2, [r3, #4]
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	2200      	movs	r2, #0
 80085d2:	629a      	str	r2, [r3, #40]	; 0x28
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	1e5a      	subs	r2, r3, #1
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80085de:	69fb      	ldr	r3, [r7, #28]
 80085e0:	695b      	ldr	r3, [r3, #20]
 80085e2:	60fb      	str	r3, [r7, #12]
 80085e4:	69fb      	ldr	r3, [r7, #28]
 80085e6:	689b      	ldr	r3, [r3, #8]
 80085e8:	69fa      	ldr	r2, [r7, #28]
 80085ea:	68d2      	ldr	r2, [r2, #12]
 80085ec:	609a      	str	r2, [r3, #8]
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	68db      	ldr	r3, [r3, #12]
 80085f2:	69fa      	ldr	r2, [r7, #28]
 80085f4:	6892      	ldr	r2, [r2, #8]
 80085f6:	605a      	str	r2, [r3, #4]
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	685a      	ldr	r2, [r3, #4]
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	3304      	adds	r3, #4
 8008600:	429a      	cmp	r2, r3
 8008602:	d103      	bne.n	800860c <xTaskResumeAll+0xc4>
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	68da      	ldr	r2, [r3, #12]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	605a      	str	r2, [r3, #4]
 800860c:	69fb      	ldr	r3, [r7, #28]
 800860e:	2200      	movs	r2, #0
 8008610:	615a      	str	r2, [r3, #20]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	1e5a      	subs	r2, r3, #1
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800861c:	69fb      	ldr	r3, [r7, #28]
 800861e:	4618      	mov	r0, r3
 8008620:	f003 fa60 	bl	800bae4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008624:	69fb      	ldr	r3, [r7, #28]
 8008626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008628:	2201      	movs	r2, #1
 800862a:	409a      	lsls	r2, r3
 800862c:	4b40      	ldr	r3, [pc, #256]	; (8008730 <xTaskResumeAll+0x1e8>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4313      	orrs	r3, r2
 8008632:	4a3f      	ldr	r2, [pc, #252]	; (8008730 <xTaskResumeAll+0x1e8>)
 8008634:	6013      	str	r3, [r2, #0]
 8008636:	69fb      	ldr	r3, [r7, #28]
 8008638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800863a:	493e      	ldr	r1, [pc, #248]	; (8008734 <xTaskResumeAll+0x1ec>)
 800863c:	4613      	mov	r3, r2
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	4413      	add	r3, r2
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	440b      	add	r3, r1
 8008646:	3304      	adds	r3, #4
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	60bb      	str	r3, [r7, #8]
 800864c:	69fb      	ldr	r3, [r7, #28]
 800864e:	68ba      	ldr	r2, [r7, #8]
 8008650:	609a      	str	r2, [r3, #8]
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	689a      	ldr	r2, [r3, #8]
 8008656:	69fb      	ldr	r3, [r7, #28]
 8008658:	60da      	str	r2, [r3, #12]
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	69fa      	ldr	r2, [r7, #28]
 8008660:	3204      	adds	r2, #4
 8008662:	605a      	str	r2, [r3, #4]
 8008664:	69fb      	ldr	r3, [r7, #28]
 8008666:	1d1a      	adds	r2, r3, #4
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	609a      	str	r2, [r3, #8]
 800866c:	69fb      	ldr	r3, [r7, #28]
 800866e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008670:	4613      	mov	r3, r2
 8008672:	009b      	lsls	r3, r3, #2
 8008674:	4413      	add	r3, r2
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	4a2e      	ldr	r2, [pc, #184]	; (8008734 <xTaskResumeAll+0x1ec>)
 800867a:	441a      	add	r2, r3
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	615a      	str	r2, [r3, #20]
 8008680:	69fb      	ldr	r3, [r7, #28]
 8008682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008684:	492b      	ldr	r1, [pc, #172]	; (8008734 <xTaskResumeAll+0x1ec>)
 8008686:	4613      	mov	r3, r2
 8008688:	009b      	lsls	r3, r3, #2
 800868a:	4413      	add	r3, r2
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	440b      	add	r3, r1
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	1c59      	adds	r1, r3, #1
 8008694:	4827      	ldr	r0, [pc, #156]	; (8008734 <xTaskResumeAll+0x1ec>)
 8008696:	4613      	mov	r3, r2
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	4413      	add	r3, r2
 800869c:	009b      	lsls	r3, r3, #2
 800869e:	4403      	add	r3, r0
 80086a0:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80086a2:	69fb      	ldr	r3, [r7, #28]
 80086a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086a6:	4b24      	ldr	r3, [pc, #144]	; (8008738 <xTaskResumeAll+0x1f0>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d302      	bcc.n	80086b6 <xTaskResumeAll+0x16e>
                    {
                        xYieldPending = pdTRUE;
 80086b0:	4b22      	ldr	r3, [pc, #136]	; (800873c <xTaskResumeAll+0x1f4>)
 80086b2:	2201      	movs	r2, #1
 80086b4:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80086b6:	4b1d      	ldr	r3, [pc, #116]	; (800872c <xTaskResumeAll+0x1e4>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	f47f af6c 	bne.w	8008598 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80086c0:	69fb      	ldr	r3, [r7, #28]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d001      	beq.n	80086ca <xTaskResumeAll+0x182>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80086c6:	f000 fc37 	bl	8008f38 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80086ca:	4b1d      	ldr	r3, [pc, #116]	; (8008740 <xTaskResumeAll+0x1f8>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d010      	beq.n	80086f8 <xTaskResumeAll+0x1b0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80086d6:	f000 f847 	bl	8008768 <xTaskIncrementTick>
 80086da:	4603      	mov	r3, r0
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d002      	beq.n	80086e6 <xTaskResumeAll+0x19e>
                            {
                                xYieldPending = pdTRUE;
 80086e0:	4b16      	ldr	r3, [pc, #88]	; (800873c <xTaskResumeAll+0x1f4>)
 80086e2:	2201      	movs	r2, #1
 80086e4:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	3b01      	subs	r3, #1
 80086ea:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1f1      	bne.n	80086d6 <xTaskResumeAll+0x18e>

                        xPendedTicks = 0;
 80086f2:	4b13      	ldr	r3, [pc, #76]	; (8008740 <xTaskResumeAll+0x1f8>)
 80086f4:	2200      	movs	r2, #0
 80086f6:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80086f8:	4b10      	ldr	r3, [pc, #64]	; (800873c <xTaskResumeAll+0x1f4>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d009      	beq.n	8008714 <xTaskResumeAll+0x1cc>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8008700:	2301      	movs	r3, #1
 8008702:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8008704:	4b0f      	ldr	r3, [pc, #60]	; (8008744 <xTaskResumeAll+0x1fc>)
 8008706:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800870a:	601a      	str	r2, [r3, #0]
 800870c:	f3bf 8f4f 	dsb	sy
 8008710:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8008714:	f001 fc30 	bl	8009f78 <vPortExitCritical>

    return xAlreadyYielded;
 8008718:	69bb      	ldr	r3, [r7, #24]
}
 800871a:	4618      	mov	r0, r3
 800871c:	3720      	adds	r7, #32
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}
 8008722:	bf00      	nop
 8008724:	20000b94 	.word	0x20000b94
 8008728:	20000b6c 	.word	0x20000b6c
 800872c:	20000b2c 	.word	0x20000b2c
 8008730:	20000b74 	.word	0x20000b74
 8008734:	20000a98 	.word	0x20000a98
 8008738:	20000a94 	.word	0x20000a94
 800873c:	20000b80 	.word	0x20000b80
 8008740:	20000b7c 	.word	0x20000b7c
 8008744:	e000ed04 	.word	0xe000ed04

08008748 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800874e:	4b05      	ldr	r3, [pc, #20]	; (8008764 <xTaskGetTickCount+0x1c>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8008754:	687b      	ldr	r3, [r7, #4]
}
 8008756:	4618      	mov	r0, r3
 8008758:	370c      	adds	r7, #12
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr
 8008762:	bf00      	nop
 8008764:	20000b70 	.word	0x20000b70

08008768 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b08a      	sub	sp, #40	; 0x28
 800876c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800876e:	2300      	movs	r3, #0
 8008770:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008772:	4b7f      	ldr	r3, [pc, #508]	; (8008970 <xTaskIncrementTick+0x208>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2b00      	cmp	r3, #0
 8008778:	f040 80f0 	bne.w	800895c <xTaskIncrementTick+0x1f4>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800877c:	4b7d      	ldr	r3, [pc, #500]	; (8008974 <xTaskIncrementTick+0x20c>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	3301      	adds	r3, #1
 8008782:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8008784:	4a7b      	ldr	r2, [pc, #492]	; (8008974 <xTaskIncrementTick+0x20c>)
 8008786:	6a3b      	ldr	r3, [r7, #32]
 8008788:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800878a:	6a3b      	ldr	r3, [r7, #32]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d120      	bne.n	80087d2 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8008790:	4b79      	ldr	r3, [pc, #484]	; (8008978 <xTaskIncrementTick+0x210>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d00a      	beq.n	80087b0 <xTaskIncrementTick+0x48>
        __asm volatile
 800879a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800879e:	f383 8811 	msr	BASEPRI, r3
 80087a2:	f3bf 8f6f 	isb	sy
 80087a6:	f3bf 8f4f 	dsb	sy
 80087aa:	607b      	str	r3, [r7, #4]
    }
 80087ac:	bf00      	nop
 80087ae:	e7fe      	b.n	80087ae <xTaskIncrementTick+0x46>
 80087b0:	4b71      	ldr	r3, [pc, #452]	; (8008978 <xTaskIncrementTick+0x210>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	61fb      	str	r3, [r7, #28]
 80087b6:	4b71      	ldr	r3, [pc, #452]	; (800897c <xTaskIncrementTick+0x214>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a6f      	ldr	r2, [pc, #444]	; (8008978 <xTaskIncrementTick+0x210>)
 80087bc:	6013      	str	r3, [r2, #0]
 80087be:	4a6f      	ldr	r2, [pc, #444]	; (800897c <xTaskIncrementTick+0x214>)
 80087c0:	69fb      	ldr	r3, [r7, #28]
 80087c2:	6013      	str	r3, [r2, #0]
 80087c4:	4b6e      	ldr	r3, [pc, #440]	; (8008980 <xTaskIncrementTick+0x218>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	3301      	adds	r3, #1
 80087ca:	4a6d      	ldr	r2, [pc, #436]	; (8008980 <xTaskIncrementTick+0x218>)
 80087cc:	6013      	str	r3, [r2, #0]
 80087ce:	f000 fbb3 	bl	8008f38 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80087d2:	4b6c      	ldr	r3, [pc, #432]	; (8008984 <xTaskIncrementTick+0x21c>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	6a3a      	ldr	r2, [r7, #32]
 80087d8:	429a      	cmp	r2, r3
 80087da:	f0c0 80aa 	bcc.w	8008932 <xTaskIncrementTick+0x1ca>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087de:	4b66      	ldr	r3, [pc, #408]	; (8008978 <xTaskIncrementTick+0x210>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d104      	bne.n	80087f2 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087e8:	4b66      	ldr	r3, [pc, #408]	; (8008984 <xTaskIncrementTick+0x21c>)
 80087ea:	f04f 32ff 	mov.w	r2, #4294967295
 80087ee:	601a      	str	r2, [r3, #0]
                    break;
 80087f0:	e09f      	b.n	8008932 <xTaskIncrementTick+0x1ca>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087f2:	4b61      	ldr	r3, [pc, #388]	; (8008978 <xTaskIncrementTick+0x210>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	68db      	ldr	r3, [r3, #12]
 80087f8:	68db      	ldr	r3, [r3, #12]
 80087fa:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8008802:	6a3a      	ldr	r2, [r7, #32]
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	429a      	cmp	r2, r3
 8008808:	d203      	bcs.n	8008812 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800880a:	4a5e      	ldr	r2, [pc, #376]	; (8008984 <xTaskIncrementTick+0x21c>)
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8008810:	e08f      	b.n	8008932 <xTaskIncrementTick+0x1ca>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8008812:	69bb      	ldr	r3, [r7, #24]
 8008814:	695b      	ldr	r3, [r3, #20]
 8008816:	613b      	str	r3, [r7, #16]
 8008818:	69bb      	ldr	r3, [r7, #24]
 800881a:	689b      	ldr	r3, [r3, #8]
 800881c:	69ba      	ldr	r2, [r7, #24]
 800881e:	68d2      	ldr	r2, [r2, #12]
 8008820:	609a      	str	r2, [r3, #8]
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	68db      	ldr	r3, [r3, #12]
 8008826:	69ba      	ldr	r2, [r7, #24]
 8008828:	6892      	ldr	r2, [r2, #8]
 800882a:	605a      	str	r2, [r3, #4]
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	685a      	ldr	r2, [r3, #4]
 8008830:	69bb      	ldr	r3, [r7, #24]
 8008832:	3304      	adds	r3, #4
 8008834:	429a      	cmp	r2, r3
 8008836:	d103      	bne.n	8008840 <xTaskIncrementTick+0xd8>
 8008838:	69bb      	ldr	r3, [r7, #24]
 800883a:	68da      	ldr	r2, [r3, #12]
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	605a      	str	r2, [r3, #4]
 8008840:	69bb      	ldr	r3, [r7, #24]
 8008842:	2200      	movs	r2, #0
 8008844:	615a      	str	r2, [r3, #20]
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	1e5a      	subs	r2, r3, #1
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008850:	69bb      	ldr	r3, [r7, #24]
 8008852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008854:	2b00      	cmp	r3, #0
 8008856:	d01e      	beq.n	8008896 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8008858:	69bb      	ldr	r3, [r7, #24]
 800885a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800885c:	60fb      	str	r3, [r7, #12]
 800885e:	69bb      	ldr	r3, [r7, #24]
 8008860:	69db      	ldr	r3, [r3, #28]
 8008862:	69ba      	ldr	r2, [r7, #24]
 8008864:	6a12      	ldr	r2, [r2, #32]
 8008866:	609a      	str	r2, [r3, #8]
 8008868:	69bb      	ldr	r3, [r7, #24]
 800886a:	6a1b      	ldr	r3, [r3, #32]
 800886c:	69ba      	ldr	r2, [r7, #24]
 800886e:	69d2      	ldr	r2, [r2, #28]
 8008870:	605a      	str	r2, [r3, #4]
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	685a      	ldr	r2, [r3, #4]
 8008876:	69bb      	ldr	r3, [r7, #24]
 8008878:	3318      	adds	r3, #24
 800887a:	429a      	cmp	r2, r3
 800887c:	d103      	bne.n	8008886 <xTaskIncrementTick+0x11e>
 800887e:	69bb      	ldr	r3, [r7, #24]
 8008880:	6a1a      	ldr	r2, [r3, #32]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	605a      	str	r2, [r3, #4]
 8008886:	69bb      	ldr	r3, [r7, #24]
 8008888:	2200      	movs	r2, #0
 800888a:	629a      	str	r2, [r3, #40]	; 0x28
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	1e5a      	subs	r2, r3, #1
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8008896:	69bb      	ldr	r3, [r7, #24]
 8008898:	4618      	mov	r0, r3
 800889a:	f003 f923 	bl	800bae4 <SEGGER_SYSVIEW_OnTaskStartReady>
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a2:	2201      	movs	r2, #1
 80088a4:	409a      	lsls	r2, r3
 80088a6:	4b38      	ldr	r3, [pc, #224]	; (8008988 <xTaskIncrementTick+0x220>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	4a36      	ldr	r2, [pc, #216]	; (8008988 <xTaskIncrementTick+0x220>)
 80088ae:	6013      	str	r3, [r2, #0]
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088b4:	4935      	ldr	r1, [pc, #212]	; (800898c <xTaskIncrementTick+0x224>)
 80088b6:	4613      	mov	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	4413      	add	r3, r2
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	440b      	add	r3, r1
 80088c0:	3304      	adds	r3, #4
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	60bb      	str	r3, [r7, #8]
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	68ba      	ldr	r2, [r7, #8]
 80088ca:	609a      	str	r2, [r3, #8]
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	689a      	ldr	r2, [r3, #8]
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	60da      	str	r2, [r3, #12]
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	69ba      	ldr	r2, [r7, #24]
 80088da:	3204      	adds	r2, #4
 80088dc:	605a      	str	r2, [r3, #4]
 80088de:	69bb      	ldr	r3, [r7, #24]
 80088e0:	1d1a      	adds	r2, r3, #4
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	609a      	str	r2, [r3, #8]
 80088e6:	69bb      	ldr	r3, [r7, #24]
 80088e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088ea:	4613      	mov	r3, r2
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	4413      	add	r3, r2
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	4a26      	ldr	r2, [pc, #152]	; (800898c <xTaskIncrementTick+0x224>)
 80088f4:	441a      	add	r2, r3
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	615a      	str	r2, [r3, #20]
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088fe:	4923      	ldr	r1, [pc, #140]	; (800898c <xTaskIncrementTick+0x224>)
 8008900:	4613      	mov	r3, r2
 8008902:	009b      	lsls	r3, r3, #2
 8008904:	4413      	add	r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	440b      	add	r3, r1
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	1c59      	adds	r1, r3, #1
 800890e:	481f      	ldr	r0, [pc, #124]	; (800898c <xTaskIncrementTick+0x224>)
 8008910:	4613      	mov	r3, r2
 8008912:	009b      	lsls	r3, r3, #2
 8008914:	4413      	add	r3, r2
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	4403      	add	r3, r0
 800891a:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008920:	4b1b      	ldr	r3, [pc, #108]	; (8008990 <xTaskIncrementTick+0x228>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008926:	429a      	cmp	r2, r3
 8008928:	f67f af59 	bls.w	80087de <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 800892c:	2301      	movs	r3, #1
 800892e:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008930:	e755      	b.n	80087de <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008932:	4b17      	ldr	r3, [pc, #92]	; (8008990 <xTaskIncrementTick+0x228>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008938:	4914      	ldr	r1, [pc, #80]	; (800898c <xTaskIncrementTick+0x224>)
 800893a:	4613      	mov	r3, r2
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	4413      	add	r3, r2
 8008940:	009b      	lsls	r3, r3, #2
 8008942:	440b      	add	r3, r1
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	2b01      	cmp	r3, #1
 8008948:	d901      	bls.n	800894e <xTaskIncrementTick+0x1e6>
            {
                xSwitchRequired = pdTRUE;
 800894a:	2301      	movs	r3, #1
 800894c:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 800894e:	4b11      	ldr	r3, [pc, #68]	; (8008994 <xTaskIncrementTick+0x22c>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d007      	beq.n	8008966 <xTaskIncrementTick+0x1fe>
            {
                xSwitchRequired = pdTRUE;
 8008956:	2301      	movs	r3, #1
 8008958:	627b      	str	r3, [r7, #36]	; 0x24
 800895a:	e004      	b.n	8008966 <xTaskIncrementTick+0x1fe>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800895c:	4b0e      	ldr	r3, [pc, #56]	; (8008998 <xTaskIncrementTick+0x230>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	3301      	adds	r3, #1
 8008962:	4a0d      	ldr	r2, [pc, #52]	; (8008998 <xTaskIncrementTick+0x230>)
 8008964:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8008966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008968:	4618      	mov	r0, r3
 800896a:	3728      	adds	r7, #40	; 0x28
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}
 8008970:	20000b94 	.word	0x20000b94
 8008974:	20000b70 	.word	0x20000b70
 8008978:	20000b24 	.word	0x20000b24
 800897c:	20000b28 	.word	0x20000b28
 8008980:	20000b84 	.word	0x20000b84
 8008984:	20000b8c 	.word	0x20000b8c
 8008988:	20000b74 	.word	0x20000b74
 800898c:	20000a98 	.word	0x20000a98
 8008990:	20000a94 	.word	0x20000a94
 8008994:	20000b80 	.word	0x20000b80
 8008998:	20000b7c 	.word	0x20000b7c

0800899c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b086      	sub	sp, #24
 80089a0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80089a2:	4b2d      	ldr	r3, [pc, #180]	; (8008a58 <vTaskSwitchContext+0xbc>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d003      	beq.n	80089b2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80089aa:	4b2c      	ldr	r3, [pc, #176]	; (8008a5c <vTaskSwitchContext+0xc0>)
 80089ac:	2201      	movs	r2, #1
 80089ae:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80089b0:	e04d      	b.n	8008a4e <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 80089b2:	4b2a      	ldr	r3, [pc, #168]	; (8008a5c <vTaskSwitchContext+0xc0>)
 80089b4:	2200      	movs	r2, #0
 80089b6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089b8:	4b29      	ldr	r3, [pc, #164]	; (8008a60 <vTaskSwitchContext+0xc4>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	fab3 f383 	clz	r3, r3
 80089c4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80089c6:	7afb      	ldrb	r3, [r7, #11]
 80089c8:	f1c3 031f 	rsb	r3, r3, #31
 80089cc:	617b      	str	r3, [r7, #20]
 80089ce:	4925      	ldr	r1, [pc, #148]	; (8008a64 <vTaskSwitchContext+0xc8>)
 80089d0:	697a      	ldr	r2, [r7, #20]
 80089d2:	4613      	mov	r3, r2
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	4413      	add	r3, r2
 80089d8:	009b      	lsls	r3, r3, #2
 80089da:	440b      	add	r3, r1
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d10a      	bne.n	80089f8 <vTaskSwitchContext+0x5c>
        __asm volatile
 80089e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e6:	f383 8811 	msr	BASEPRI, r3
 80089ea:	f3bf 8f6f 	isb	sy
 80089ee:	f3bf 8f4f 	dsb	sy
 80089f2:	607b      	str	r3, [r7, #4]
    }
 80089f4:	bf00      	nop
 80089f6:	e7fe      	b.n	80089f6 <vTaskSwitchContext+0x5a>
 80089f8:	697a      	ldr	r2, [r7, #20]
 80089fa:	4613      	mov	r3, r2
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	4413      	add	r3, r2
 8008a00:	009b      	lsls	r3, r3, #2
 8008a02:	4a18      	ldr	r2, [pc, #96]	; (8008a64 <vTaskSwitchContext+0xc8>)
 8008a04:	4413      	add	r3, r2
 8008a06:	613b      	str	r3, [r7, #16]
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	605a      	str	r2, [r3, #4]
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	685a      	ldr	r2, [r3, #4]
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	3308      	adds	r3, #8
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d104      	bne.n	8008a28 <vTaskSwitchContext+0x8c>
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	685b      	ldr	r3, [r3, #4]
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	605a      	str	r2, [r3, #4]
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	68db      	ldr	r3, [r3, #12]
 8008a2e:	4a0e      	ldr	r2, [pc, #56]	; (8008a68 <vTaskSwitchContext+0xcc>)
 8008a30:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8008a32:	4b0d      	ldr	r3, [pc, #52]	; (8008a68 <vTaskSwitchContext+0xcc>)
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	4b0d      	ldr	r3, [pc, #52]	; (8008a6c <vTaskSwitchContext+0xd0>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	d102      	bne.n	8008a44 <vTaskSwitchContext+0xa8>
 8008a3e:	f002 ffb1 	bl	800b9a4 <SEGGER_SYSVIEW_OnIdle>
}
 8008a42:	e004      	b.n	8008a4e <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8008a44:	4b08      	ldr	r3, [pc, #32]	; (8008a68 <vTaskSwitchContext+0xcc>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f003 f809 	bl	800ba60 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8008a4e:	bf00      	nop
 8008a50:	3718      	adds	r7, #24
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	20000b94 	.word	0x20000b94
 8008a5c:	20000b80 	.word	0x20000b80
 8008a60:	20000b74 	.word	0x20000b74
 8008a64:	20000a98 	.word	0x20000a98
 8008a68:	20000a94 	.word	0x20000a94
 8008a6c:	20000b90 	.word	0x20000b90

08008a70 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b084      	sub	sp, #16
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
 8008a78:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d10a      	bne.n	8008a96 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8008a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a84:	f383 8811 	msr	BASEPRI, r3
 8008a88:	f3bf 8f6f 	isb	sy
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	60fb      	str	r3, [r7, #12]
    }
 8008a92:	bf00      	nop
 8008a94:	e7fe      	b.n	8008a94 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008a96:	4b07      	ldr	r3, [pc, #28]	; (8008ab4 <vTaskPlaceOnEventList+0x44>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	3318      	adds	r3, #24
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f7fe ff8f 	bl	80079c2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008aa4:	2101      	movs	r1, #1
 8008aa6:	6838      	ldr	r0, [r7, #0]
 8008aa8:	f000 fdaa 	bl	8009600 <prvAddCurrentTaskToDelayedList>
}
 8008aac:	bf00      	nop
 8008aae:	3710      	adds	r7, #16
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}
 8008ab4:	20000a94 	.word	0x20000a94

08008ab8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b086      	sub	sp, #24
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	60b9      	str	r1, [r7, #8]
 8008ac2:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d10a      	bne.n	8008ae0 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8008aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ace:	f383 8811 	msr	BASEPRI, r3
 8008ad2:	f3bf 8f6f 	isb	sy
 8008ad6:	f3bf 8f4f 	dsb	sy
 8008ada:	613b      	str	r3, [r7, #16]
    }
 8008adc:	bf00      	nop
 8008ade:	e7fe      	b.n	8008ade <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	617b      	str	r3, [r7, #20]
 8008ae6:	4b17      	ldr	r3, [pc, #92]	; (8008b44 <vTaskPlaceOnEventListRestricted+0x8c>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	697a      	ldr	r2, [r7, #20]
 8008aec:	61da      	str	r2, [r3, #28]
 8008aee:	4b15      	ldr	r3, [pc, #84]	; (8008b44 <vTaskPlaceOnEventListRestricted+0x8c>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	697a      	ldr	r2, [r7, #20]
 8008af4:	6892      	ldr	r2, [r2, #8]
 8008af6:	621a      	str	r2, [r3, #32]
 8008af8:	4b12      	ldr	r3, [pc, #72]	; (8008b44 <vTaskPlaceOnEventListRestricted+0x8c>)
 8008afa:	681a      	ldr	r2, [r3, #0]
 8008afc:	697b      	ldr	r3, [r7, #20]
 8008afe:	689b      	ldr	r3, [r3, #8]
 8008b00:	3218      	adds	r2, #24
 8008b02:	605a      	str	r2, [r3, #4]
 8008b04:	4b0f      	ldr	r3, [pc, #60]	; (8008b44 <vTaskPlaceOnEventListRestricted+0x8c>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f103 0218 	add.w	r2, r3, #24
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	609a      	str	r2, [r3, #8]
 8008b10:	4b0c      	ldr	r3, [pc, #48]	; (8008b44 <vTaskPlaceOnEventListRestricted+0x8c>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68fa      	ldr	r2, [r7, #12]
 8008b16:	629a      	str	r2, [r3, #40]	; 0x28
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	1c5a      	adds	r2, r3, #1
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d002      	beq.n	8008b2e <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8008b28:	f04f 33ff 	mov.w	r3, #4294967295
 8008b2c:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8008b2e:	2024      	movs	r0, #36	; 0x24
 8008b30:	f002 f9b0 	bl	800ae94 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008b34:	6879      	ldr	r1, [r7, #4]
 8008b36:	68b8      	ldr	r0, [r7, #8]
 8008b38:	f000 fd62 	bl	8009600 <prvAddCurrentTaskToDelayedList>
    }
 8008b3c:	bf00      	nop
 8008b3e:	3718      	adds	r7, #24
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	20000a94 	.word	0x20000a94

08008b48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b08a      	sub	sp, #40	; 0x28
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	68db      	ldr	r3, [r3, #12]
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8008b58:	6a3b      	ldr	r3, [r7, #32]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d10a      	bne.n	8008b74 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8008b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b62:	f383 8811 	msr	BASEPRI, r3
 8008b66:	f3bf 8f6f 	isb	sy
 8008b6a:	f3bf 8f4f 	dsb	sy
 8008b6e:	60fb      	str	r3, [r7, #12]
    }
 8008b70:	bf00      	nop
 8008b72:	e7fe      	b.n	8008b72 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8008b74:	6a3b      	ldr	r3, [r7, #32]
 8008b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b78:	61fb      	str	r3, [r7, #28]
 8008b7a:	6a3b      	ldr	r3, [r7, #32]
 8008b7c:	69db      	ldr	r3, [r3, #28]
 8008b7e:	6a3a      	ldr	r2, [r7, #32]
 8008b80:	6a12      	ldr	r2, [r2, #32]
 8008b82:	609a      	str	r2, [r3, #8]
 8008b84:	6a3b      	ldr	r3, [r7, #32]
 8008b86:	6a1b      	ldr	r3, [r3, #32]
 8008b88:	6a3a      	ldr	r2, [r7, #32]
 8008b8a:	69d2      	ldr	r2, [r2, #28]
 8008b8c:	605a      	str	r2, [r3, #4]
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	685a      	ldr	r2, [r3, #4]
 8008b92:	6a3b      	ldr	r3, [r7, #32]
 8008b94:	3318      	adds	r3, #24
 8008b96:	429a      	cmp	r2, r3
 8008b98:	d103      	bne.n	8008ba2 <xTaskRemoveFromEventList+0x5a>
 8008b9a:	6a3b      	ldr	r3, [r7, #32]
 8008b9c:	6a1a      	ldr	r2, [r3, #32]
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	605a      	str	r2, [r3, #4]
 8008ba2:	6a3b      	ldr	r3, [r7, #32]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	629a      	str	r2, [r3, #40]	; 0x28
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	1e5a      	subs	r2, r3, #1
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bb2:	4b4b      	ldr	r3, [pc, #300]	; (8008ce0 <xTaskRemoveFromEventList+0x198>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d162      	bne.n	8008c80 <xTaskRemoveFromEventList+0x138>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8008bba:	6a3b      	ldr	r3, [r7, #32]
 8008bbc:	695b      	ldr	r3, [r3, #20]
 8008bbe:	617b      	str	r3, [r7, #20]
 8008bc0:	6a3b      	ldr	r3, [r7, #32]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	6a3a      	ldr	r2, [r7, #32]
 8008bc6:	68d2      	ldr	r2, [r2, #12]
 8008bc8:	609a      	str	r2, [r3, #8]
 8008bca:	6a3b      	ldr	r3, [r7, #32]
 8008bcc:	68db      	ldr	r3, [r3, #12]
 8008bce:	6a3a      	ldr	r2, [r7, #32]
 8008bd0:	6892      	ldr	r2, [r2, #8]
 8008bd2:	605a      	str	r2, [r3, #4]
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	685a      	ldr	r2, [r3, #4]
 8008bd8:	6a3b      	ldr	r3, [r7, #32]
 8008bda:	3304      	adds	r3, #4
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d103      	bne.n	8008be8 <xTaskRemoveFromEventList+0xa0>
 8008be0:	6a3b      	ldr	r3, [r7, #32]
 8008be2:	68da      	ldr	r2, [r3, #12]
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	605a      	str	r2, [r3, #4]
 8008be8:	6a3b      	ldr	r3, [r7, #32]
 8008bea:	2200      	movs	r2, #0
 8008bec:	615a      	str	r2, [r3, #20]
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	1e5a      	subs	r2, r3, #1
 8008bf4:	697b      	ldr	r3, [r7, #20]
 8008bf6:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8008bf8:	6a3b      	ldr	r3, [r7, #32]
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f002 ff72 	bl	800bae4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008c00:	6a3b      	ldr	r3, [r7, #32]
 8008c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c04:	2201      	movs	r2, #1
 8008c06:	409a      	lsls	r2, r3
 8008c08:	4b36      	ldr	r3, [pc, #216]	; (8008ce4 <xTaskRemoveFromEventList+0x19c>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	4a35      	ldr	r2, [pc, #212]	; (8008ce4 <xTaskRemoveFromEventList+0x19c>)
 8008c10:	6013      	str	r3, [r2, #0]
 8008c12:	6a3b      	ldr	r3, [r7, #32]
 8008c14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c16:	4934      	ldr	r1, [pc, #208]	; (8008ce8 <xTaskRemoveFromEventList+0x1a0>)
 8008c18:	4613      	mov	r3, r2
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	4413      	add	r3, r2
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	440b      	add	r3, r1
 8008c22:	3304      	adds	r3, #4
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	613b      	str	r3, [r7, #16]
 8008c28:	6a3b      	ldr	r3, [r7, #32]
 8008c2a:	693a      	ldr	r2, [r7, #16]
 8008c2c:	609a      	str	r2, [r3, #8]
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	689a      	ldr	r2, [r3, #8]
 8008c32:	6a3b      	ldr	r3, [r7, #32]
 8008c34:	60da      	str	r2, [r3, #12]
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	6a3a      	ldr	r2, [r7, #32]
 8008c3c:	3204      	adds	r2, #4
 8008c3e:	605a      	str	r2, [r3, #4]
 8008c40:	6a3b      	ldr	r3, [r7, #32]
 8008c42:	1d1a      	adds	r2, r3, #4
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	609a      	str	r2, [r3, #8]
 8008c48:	6a3b      	ldr	r3, [r7, #32]
 8008c4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c4c:	4613      	mov	r3, r2
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	4413      	add	r3, r2
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	4a24      	ldr	r2, [pc, #144]	; (8008ce8 <xTaskRemoveFromEventList+0x1a0>)
 8008c56:	441a      	add	r2, r3
 8008c58:	6a3b      	ldr	r3, [r7, #32]
 8008c5a:	615a      	str	r2, [r3, #20]
 8008c5c:	6a3b      	ldr	r3, [r7, #32]
 8008c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c60:	4921      	ldr	r1, [pc, #132]	; (8008ce8 <xTaskRemoveFromEventList+0x1a0>)
 8008c62:	4613      	mov	r3, r2
 8008c64:	009b      	lsls	r3, r3, #2
 8008c66:	4413      	add	r3, r2
 8008c68:	009b      	lsls	r3, r3, #2
 8008c6a:	440b      	add	r3, r1
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	1c59      	adds	r1, r3, #1
 8008c70:	481d      	ldr	r0, [pc, #116]	; (8008ce8 <xTaskRemoveFromEventList+0x1a0>)
 8008c72:	4613      	mov	r3, r2
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	4413      	add	r3, r2
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	4403      	add	r3, r0
 8008c7c:	6019      	str	r1, [r3, #0]
 8008c7e:	e01b      	b.n	8008cb8 <xTaskRemoveFromEventList+0x170>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008c80:	4b1a      	ldr	r3, [pc, #104]	; (8008cec <xTaskRemoveFromEventList+0x1a4>)
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	61bb      	str	r3, [r7, #24]
 8008c86:	6a3b      	ldr	r3, [r7, #32]
 8008c88:	69ba      	ldr	r2, [r7, #24]
 8008c8a:	61da      	str	r2, [r3, #28]
 8008c8c:	69bb      	ldr	r3, [r7, #24]
 8008c8e:	689a      	ldr	r2, [r3, #8]
 8008c90:	6a3b      	ldr	r3, [r7, #32]
 8008c92:	621a      	str	r2, [r3, #32]
 8008c94:	69bb      	ldr	r3, [r7, #24]
 8008c96:	689b      	ldr	r3, [r3, #8]
 8008c98:	6a3a      	ldr	r2, [r7, #32]
 8008c9a:	3218      	adds	r2, #24
 8008c9c:	605a      	str	r2, [r3, #4]
 8008c9e:	6a3b      	ldr	r3, [r7, #32]
 8008ca0:	f103 0218 	add.w	r2, r3, #24
 8008ca4:	69bb      	ldr	r3, [r7, #24]
 8008ca6:	609a      	str	r2, [r3, #8]
 8008ca8:	6a3b      	ldr	r3, [r7, #32]
 8008caa:	4a10      	ldr	r2, [pc, #64]	; (8008cec <xTaskRemoveFromEventList+0x1a4>)
 8008cac:	629a      	str	r2, [r3, #40]	; 0x28
 8008cae:	4b0f      	ldr	r3, [pc, #60]	; (8008cec <xTaskRemoveFromEventList+0x1a4>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	4a0d      	ldr	r2, [pc, #52]	; (8008cec <xTaskRemoveFromEventList+0x1a4>)
 8008cb6:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008cb8:	6a3b      	ldr	r3, [r7, #32]
 8008cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cbc:	4b0c      	ldr	r3, [pc, #48]	; (8008cf0 <xTaskRemoveFromEventList+0x1a8>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d905      	bls.n	8008cd2 <xTaskRemoveFromEventList+0x18a>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8008cca:	4b0a      	ldr	r3, [pc, #40]	; (8008cf4 <xTaskRemoveFromEventList+0x1ac>)
 8008ccc:	2201      	movs	r2, #1
 8008cce:	601a      	str	r2, [r3, #0]
 8008cd0:	e001      	b.n	8008cd6 <xTaskRemoveFromEventList+0x18e>
    }
    else
    {
        xReturn = pdFALSE;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8008cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3728      	adds	r7, #40	; 0x28
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}
 8008ce0:	20000b94 	.word	0x20000b94
 8008ce4:	20000b74 	.word	0x20000b74
 8008ce8:	20000a98 	.word	0x20000a98
 8008cec:	20000b2c 	.word	0x20000b2c
 8008cf0:	20000a94 	.word	0x20000a94
 8008cf4:	20000b80 	.word	0x20000b80

08008cf8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008d00:	4b06      	ldr	r3, [pc, #24]	; (8008d1c <vTaskInternalSetTimeOutState+0x24>)
 8008d02:	681a      	ldr	r2, [r3, #0]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8008d08:	4b05      	ldr	r3, [pc, #20]	; (8008d20 <vTaskInternalSetTimeOutState+0x28>)
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	605a      	str	r2, [r3, #4]
}
 8008d10:	bf00      	nop
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr
 8008d1c:	20000b84 	.word	0x20000b84
 8008d20:	20000b70 	.word	0x20000b70

08008d24 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b088      	sub	sp, #32
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
 8008d2c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d10a      	bne.n	8008d4a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8008d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d38:	f383 8811 	msr	BASEPRI, r3
 8008d3c:	f3bf 8f6f 	isb	sy
 8008d40:	f3bf 8f4f 	dsb	sy
 8008d44:	613b      	str	r3, [r7, #16]
    }
 8008d46:	bf00      	nop
 8008d48:	e7fe      	b.n	8008d48 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d10a      	bne.n	8008d66 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8008d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d54:	f383 8811 	msr	BASEPRI, r3
 8008d58:	f3bf 8f6f 	isb	sy
 8008d5c:	f3bf 8f4f 	dsb	sy
 8008d60:	60fb      	str	r3, [r7, #12]
    }
 8008d62:	bf00      	nop
 8008d64:	e7fe      	b.n	8008d64 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8008d66:	f001 f8d7 	bl	8009f18 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8008d6a:	4b1f      	ldr	r3, [pc, #124]	; (8008de8 <xTaskCheckForTimeOut+0xc4>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	69ba      	ldr	r2, [r7, #24]
 8008d76:	1ad3      	subs	r3, r2, r3
 8008d78:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d82:	d102      	bne.n	8008d8a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8008d84:	2300      	movs	r3, #0
 8008d86:	61fb      	str	r3, [r7, #28]
 8008d88:	e026      	b.n	8008dd8 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	4b17      	ldr	r3, [pc, #92]	; (8008dec <xTaskCheckForTimeOut+0xc8>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d00a      	beq.n	8008dac <xTaskCheckForTimeOut+0x88>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	69ba      	ldr	r2, [r7, #24]
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d305      	bcc.n	8008dac <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8008da0:	2301      	movs	r3, #1
 8008da2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	2200      	movs	r2, #0
 8008da8:	601a      	str	r2, [r3, #0]
 8008daa:	e015      	b.n	8008dd8 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	697a      	ldr	r2, [r7, #20]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d20b      	bcs.n	8008dce <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	1ad2      	subs	r2, r2, r3
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f7ff ff98 	bl	8008cf8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	61fb      	str	r3, [r7, #28]
 8008dcc:	e004      	b.n	8008dd8 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8008dd8:	f001 f8ce 	bl	8009f78 <vPortExitCritical>

    return xReturn;
 8008ddc:	69fb      	ldr	r3, [r7, #28]
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3720      	adds	r7, #32
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
 8008de6:	bf00      	nop
 8008de8:	20000b70 	.word	0x20000b70
 8008dec:	20000b84 	.word	0x20000b84

08008df0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008df0:	b480      	push	{r7}
 8008df2:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8008df4:	4b03      	ldr	r3, [pc, #12]	; (8008e04 <vTaskMissedYield+0x14>)
 8008df6:	2201      	movs	r2, #1
 8008df8:	601a      	str	r2, [r3, #0]
}
 8008dfa:	bf00      	nop
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr
 8008e04:	20000b80 	.word	0x20000b80

08008e08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8008e10:	f000 f854 	bl	8008ebc <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008e14:	4b07      	ldr	r3, [pc, #28]	; (8008e34 <prvIdleTask+0x2c>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	d907      	bls.n	8008e2c <prvIdleTask+0x24>
            {
                taskYIELD();
 8008e1c:	4b06      	ldr	r3, [pc, #24]	; (8008e38 <prvIdleTask+0x30>)
 8008e1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e22:	601a      	str	r2, [r3, #0]
 8008e24:	f3bf 8f4f 	dsb	sy
 8008e28:	f3bf 8f6f 	isb	sy
            /* Call the user defined function from within the idle task.  This
             * allows the application designer to add background functionality
             * without the overhead of a separate task.
             * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
             * CALL A FUNCTION THAT MIGHT BLOCK. */
            vApplicationIdleHook();
 8008e2c:	f7f8 f978 	bl	8001120 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8008e30:	e7ee      	b.n	8008e10 <prvIdleTask+0x8>
 8008e32:	bf00      	nop
 8008e34:	20000a98 	.word	0x20000a98
 8008e38:	e000ed04 	.word	0xe000ed04

08008e3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b082      	sub	sp, #8
 8008e40:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008e42:	2300      	movs	r3, #0
 8008e44:	607b      	str	r3, [r7, #4]
 8008e46:	e00c      	b.n	8008e62 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008e48:	687a      	ldr	r2, [r7, #4]
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	009b      	lsls	r3, r3, #2
 8008e4e:	4413      	add	r3, r2
 8008e50:	009b      	lsls	r3, r3, #2
 8008e52:	4a12      	ldr	r2, [pc, #72]	; (8008e9c <prvInitialiseTaskLists+0x60>)
 8008e54:	4413      	add	r3, r2
 8008e56:	4618      	mov	r0, r3
 8008e58:	f7fe fd86 	bl	8007968 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	3301      	adds	r3, #1
 8008e60:	607b      	str	r3, [r7, #4]
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2b04      	cmp	r3, #4
 8008e66:	d9ef      	bls.n	8008e48 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8008e68:	480d      	ldr	r0, [pc, #52]	; (8008ea0 <prvInitialiseTaskLists+0x64>)
 8008e6a:	f7fe fd7d 	bl	8007968 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8008e6e:	480d      	ldr	r0, [pc, #52]	; (8008ea4 <prvInitialiseTaskLists+0x68>)
 8008e70:	f7fe fd7a 	bl	8007968 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8008e74:	480c      	ldr	r0, [pc, #48]	; (8008ea8 <prvInitialiseTaskLists+0x6c>)
 8008e76:	f7fe fd77 	bl	8007968 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8008e7a:	480c      	ldr	r0, [pc, #48]	; (8008eac <prvInitialiseTaskLists+0x70>)
 8008e7c:	f7fe fd74 	bl	8007968 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8008e80:	480b      	ldr	r0, [pc, #44]	; (8008eb0 <prvInitialiseTaskLists+0x74>)
 8008e82:	f7fe fd71 	bl	8007968 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8008e86:	4b0b      	ldr	r3, [pc, #44]	; (8008eb4 <prvInitialiseTaskLists+0x78>)
 8008e88:	4a05      	ldr	r2, [pc, #20]	; (8008ea0 <prvInitialiseTaskLists+0x64>)
 8008e8a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008e8c:	4b0a      	ldr	r3, [pc, #40]	; (8008eb8 <prvInitialiseTaskLists+0x7c>)
 8008e8e:	4a05      	ldr	r2, [pc, #20]	; (8008ea4 <prvInitialiseTaskLists+0x68>)
 8008e90:	601a      	str	r2, [r3, #0]
}
 8008e92:	bf00      	nop
 8008e94:	3708      	adds	r7, #8
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
 8008e9a:	bf00      	nop
 8008e9c:	20000a98 	.word	0x20000a98
 8008ea0:	20000afc 	.word	0x20000afc
 8008ea4:	20000b10 	.word	0x20000b10
 8008ea8:	20000b2c 	.word	0x20000b2c
 8008eac:	20000b40 	.word	0x20000b40
 8008eb0:	20000b58 	.word	0x20000b58
 8008eb4:	20000b24 	.word	0x20000b24
 8008eb8:	20000b28 	.word	0x20000b28

08008ebc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ec2:	e019      	b.n	8008ef8 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8008ec4:	f001 f828 	bl	8009f18 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ec8:	4b10      	ldr	r3, [pc, #64]	; (8008f0c <prvCheckTasksWaitingTermination+0x50>)
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	3304      	adds	r3, #4
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f7fe fdad 	bl	8007a34 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8008eda:	4b0d      	ldr	r3, [pc, #52]	; (8008f10 <prvCheckTasksWaitingTermination+0x54>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	4a0b      	ldr	r2, [pc, #44]	; (8008f10 <prvCheckTasksWaitingTermination+0x54>)
 8008ee2:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8008ee4:	4b0b      	ldr	r3, [pc, #44]	; (8008f14 <prvCheckTasksWaitingTermination+0x58>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	3b01      	subs	r3, #1
 8008eea:	4a0a      	ldr	r2, [pc, #40]	; (8008f14 <prvCheckTasksWaitingTermination+0x58>)
 8008eec:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8008eee:	f001 f843 	bl	8009f78 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f000 f810 	bl	8008f18 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ef8:	4b06      	ldr	r3, [pc, #24]	; (8008f14 <prvCheckTasksWaitingTermination+0x58>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d1e1      	bne.n	8008ec4 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8008f00:	bf00      	nop
 8008f02:	bf00      	nop
 8008f04:	3708      	adds	r7, #8
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
 8008f0a:	bf00      	nop
 8008f0c:	20000b40 	.word	0x20000b40
 8008f10:	20000b6c 	.word	0x20000b6c
 8008f14:	20000b54 	.word	0x20000b54

08008f18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f24:	4618      	mov	r0, r3
 8008f26:	f001 f9db 	bl	800a2e0 <vPortFree>
            vPortFree( pxTCB );
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f001 f9d8 	bl	800a2e0 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8008f30:	bf00      	nop
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008f38:	b480      	push	{r7}
 8008f3a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f3c:	4b0a      	ldr	r3, [pc, #40]	; (8008f68 <prvResetNextTaskUnblockTime+0x30>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d104      	bne.n	8008f50 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8008f46:	4b09      	ldr	r3, [pc, #36]	; (8008f6c <prvResetNextTaskUnblockTime+0x34>)
 8008f48:	f04f 32ff 	mov.w	r2, #4294967295
 8008f4c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8008f4e:	e005      	b.n	8008f5c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008f50:	4b05      	ldr	r3, [pc, #20]	; (8008f68 <prvResetNextTaskUnblockTime+0x30>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	68db      	ldr	r3, [r3, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a04      	ldr	r2, [pc, #16]	; (8008f6c <prvResetNextTaskUnblockTime+0x34>)
 8008f5a:	6013      	str	r3, [r2, #0]
}
 8008f5c:	bf00      	nop
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f64:	4770      	bx	lr
 8008f66:	bf00      	nop
 8008f68:	20000b24 	.word	0x20000b24
 8008f6c:	20000b8c 	.word	0x20000b8c

08008f70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8008f76:	4b0b      	ldr	r3, [pc, #44]	; (8008fa4 <xTaskGetSchedulerState+0x34>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d102      	bne.n	8008f84 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	607b      	str	r3, [r7, #4]
 8008f82:	e008      	b.n	8008f96 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f84:	4b08      	ldr	r3, [pc, #32]	; (8008fa8 <xTaskGetSchedulerState+0x38>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d102      	bne.n	8008f92 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8008f8c:	2302      	movs	r3, #2
 8008f8e:	607b      	str	r3, [r7, #4]
 8008f90:	e001      	b.n	8008f96 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8008f92:	2300      	movs	r3, #0
 8008f94:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8008f96:	687b      	ldr	r3, [r7, #4]
    }
 8008f98:	4618      	mov	r0, r3
 8008f9a:	370c      	adds	r7, #12
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr
 8008fa4:	20000b78 	.word	0x20000b78
 8008fa8:	20000b94 	.word	0x20000b94

08008fac <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b088      	sub	sp, #32
 8008fb0:	af02      	add	r7, sp, #8
 8008fb2:	60f8      	str	r0, [r7, #12]
 8008fb4:	60b9      	str	r1, [r7, #8]
 8008fb6:	607a      	str	r2, [r7, #4]
 8008fb8:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d00a      	beq.n	8008fd6 <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 8008fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fc4:	f383 8811 	msr	BASEPRI, r3
 8008fc8:	f3bf 8f6f 	isb	sy
 8008fcc:	f3bf 8f4f 	dsb	sy
 8008fd0:	613b      	str	r3, [r7, #16]
    }
 8008fd2:	bf00      	nop
 8008fd4:	e7fe      	b.n	8008fd4 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8008fd6:	f000 ff9f 	bl	8009f18 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8008fda:	4b36      	ldr	r3, [pc, #216]	; (80090b4 <xTaskGenericNotifyWait+0x108>)
 8008fdc:	681a      	ldr	r2, [r3, #0]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	4413      	add	r3, r2
 8008fe2:	3354      	adds	r3, #84	; 0x54
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	b2db      	uxtb	r3, r3
 8008fe8:	2b02      	cmp	r3, #2
 8008fea:	d022      	beq.n	8009032 <xTaskGenericNotifyWait+0x86>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8008fec:	4b31      	ldr	r3, [pc, #196]	; (80090b4 <xTaskGenericNotifyWait+0x108>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	68fa      	ldr	r2, [r7, #12]
 8008ff2:	3214      	adds	r2, #20
 8008ff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ff8:	68ba      	ldr	r2, [r7, #8]
 8008ffa:	43d2      	mvns	r2, r2
 8008ffc:	4011      	ands	r1, r2
 8008ffe:	68fa      	ldr	r2, [r7, #12]
 8009000:	3214      	adds	r2, #20
 8009002:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8009006:	4b2b      	ldr	r3, [pc, #172]	; (80090b4 <xTaskGenericNotifyWait+0x108>)
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	4413      	add	r3, r2
 800900e:	3354      	adds	r3, #84	; 0x54
 8009010:	2201      	movs	r2, #1
 8009012:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8009014:	6a3b      	ldr	r3, [r7, #32]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00b      	beq.n	8009032 <xTaskGenericNotifyWait+0x86>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800901a:	2101      	movs	r1, #1
 800901c:	6a38      	ldr	r0, [r7, #32]
 800901e:	f000 faef 	bl	8009600 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8009022:	4b25      	ldr	r3, [pc, #148]	; (80090b8 <xTaskGenericNotifyWait+0x10c>)
 8009024:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009028:	601a      	str	r2, [r3, #0]
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8009032:	f000 ffa1 	bl	8009f78 <vPortExitCritical>

        taskENTER_CRITICAL();
 8009036:	f000 ff6f 	bl	8009f18 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 800903a:	683a      	ldr	r2, [r7, #0]
 800903c:	6a3b      	ldr	r3, [r7, #32]
 800903e:	9300      	str	r3, [sp, #0]
 8009040:	4613      	mov	r3, r2
 8009042:	687a      	ldr	r2, [r7, #4]
 8009044:	68b9      	ldr	r1, [r7, #8]
 8009046:	2040      	movs	r0, #64	; 0x40
 8009048:	f002 f84e 	bl	800b0e8 <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d007      	beq.n	8009062 <xTaskGenericNotifyWait+0xb6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8009052:	4b18      	ldr	r3, [pc, #96]	; (80090b4 <xTaskGenericNotifyWait+0x108>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	68fa      	ldr	r2, [r7, #12]
 8009058:	3214      	adds	r2, #20
 800905a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8009062:	4b14      	ldr	r3, [pc, #80]	; (80090b4 <xTaskGenericNotifyWait+0x108>)
 8009064:	681a      	ldr	r2, [r3, #0]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	4413      	add	r3, r2
 800906a:	3354      	adds	r3, #84	; 0x54
 800906c:	781b      	ldrb	r3, [r3, #0]
 800906e:	b2db      	uxtb	r3, r3
 8009070:	2b02      	cmp	r3, #2
 8009072:	d002      	beq.n	800907a <xTaskGenericNotifyWait+0xce>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8009074:	2300      	movs	r3, #0
 8009076:	617b      	str	r3, [r7, #20]
 8009078:	e00e      	b.n	8009098 <xTaskGenericNotifyWait+0xec>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 800907a:	4b0e      	ldr	r3, [pc, #56]	; (80090b4 <xTaskGenericNotifyWait+0x108>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	68fa      	ldr	r2, [r7, #12]
 8009080:	3214      	adds	r2, #20
 8009082:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009086:	687a      	ldr	r2, [r7, #4]
 8009088:	43d2      	mvns	r2, r2
 800908a:	4011      	ands	r1, r2
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	3214      	adds	r2, #20
 8009090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8009094:	2301      	movs	r3, #1
 8009096:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8009098:	4b06      	ldr	r3, [pc, #24]	; (80090b4 <xTaskGenericNotifyWait+0x108>)
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	4413      	add	r3, r2
 80090a0:	3354      	adds	r3, #84	; 0x54
 80090a2:	2200      	movs	r2, #0
 80090a4:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 80090a6:	f000 ff67 	bl	8009f78 <vPortExitCritical>

        return xReturn;
 80090aa:	697b      	ldr	r3, [r7, #20]
    }
 80090ac:	4618      	mov	r0, r3
 80090ae:	3718      	adds	r7, #24
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}
 80090b4:	20000a94 	.word	0x20000a94
 80090b8:	e000ed04 	.word	0xe000ed04

080090bc <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 80090bc:	b580      	push	{r7, lr}
 80090be:	b090      	sub	sp, #64	; 0x40
 80090c0:	af02      	add	r7, sp, #8
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
 80090c8:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 80090ca:	2301      	movs	r3, #1
 80090cc:	637b      	str	r3, [r7, #52]	; 0x34
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d00a      	beq.n	80090ea <xTaskGenericNotify+0x2e>
        __asm volatile
 80090d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d8:	f383 8811 	msr	BASEPRI, r3
 80090dc:	f3bf 8f6f 	isb	sy
 80090e0:	f3bf 8f4f 	dsb	sy
 80090e4:	623b      	str	r3, [r7, #32]
    }
 80090e6:	bf00      	nop
 80090e8:	e7fe      	b.n	80090e8 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d10a      	bne.n	8009106 <xTaskGenericNotify+0x4a>
        __asm volatile
 80090f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f4:	f383 8811 	msr	BASEPRI, r3
 80090f8:	f3bf 8f6f 	isb	sy
 80090fc:	f3bf 8f4f 	dsb	sy
 8009100:	61fb      	str	r3, [r7, #28]
    }
 8009102:	bf00      	nop
 8009104:	e7fe      	b.n	8009104 <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	633b      	str	r3, [r7, #48]	; 0x30

        taskENTER_CRITICAL();
 800910a:	f000 ff05 	bl	8009f18 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800910e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009110:	2b00      	cmp	r3, #0
 8009112:	d006      	beq.n	8009122 <xTaskGenericNotify+0x66>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8009114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009116:	68ba      	ldr	r2, [r7, #8]
 8009118:	3214      	adds	r2, #20
 800911a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800911e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009120:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8009122:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	4413      	add	r3, r2
 8009128:	3354      	adds	r3, #84	; 0x54
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8009130:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	4413      	add	r3, r2
 8009136:	3354      	adds	r3, #84	; 0x54
 8009138:	2202      	movs	r2, #2
 800913a:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800913c:	78fb      	ldrb	r3, [r7, #3]
 800913e:	2b04      	cmp	r3, #4
 8009140:	d83b      	bhi.n	80091ba <xTaskGenericNotify+0xfe>
 8009142:	a201      	add	r2, pc, #4	; (adr r2, 8009148 <xTaskGenericNotify+0x8c>)
 8009144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009148:	080091d9 	.word	0x080091d9
 800914c:	0800915d 	.word	0x0800915d
 8009150:	08009179 	.word	0x08009179
 8009154:	08009191 	.word	0x08009191
 8009158:	0800919f 	.word	0x0800919f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800915c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800915e:	68ba      	ldr	r2, [r7, #8]
 8009160:	3214      	adds	r2, #20
 8009162:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	ea42 0103 	orr.w	r1, r2, r3
 800916c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800916e:	68ba      	ldr	r2, [r7, #8]
 8009170:	3214      	adds	r2, #20
 8009172:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8009176:	e032      	b.n	80091de <xTaskGenericNotify+0x122>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8009178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800917a:	68ba      	ldr	r2, [r7, #8]
 800917c:	3214      	adds	r2, #20
 800917e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009182:	1c59      	adds	r1, r3, #1
 8009184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009186:	68ba      	ldr	r2, [r7, #8]
 8009188:	3214      	adds	r2, #20
 800918a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800918e:	e026      	b.n	80091de <xTaskGenericNotify+0x122>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8009190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009192:	68ba      	ldr	r2, [r7, #8]
 8009194:	3214      	adds	r2, #20
 8009196:	6879      	ldr	r1, [r7, #4]
 8009198:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800919c:	e01f      	b.n	80091de <xTaskGenericNotify+0x122>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800919e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80091a2:	2b02      	cmp	r3, #2
 80091a4:	d006      	beq.n	80091b4 <xTaskGenericNotify+0xf8>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80091a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091a8:	68ba      	ldr	r2, [r7, #8]
 80091aa:	3214      	adds	r2, #20
 80091ac:	6879      	ldr	r1, [r7, #4]
 80091ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80091b2:	e014      	b.n	80091de <xTaskGenericNotify+0x122>
                        xReturn = pdFAIL;
 80091b4:	2300      	movs	r3, #0
 80091b6:	637b      	str	r3, [r7, #52]	; 0x34
                    break;
 80091b8:	e011      	b.n	80091de <xTaskGenericNotify+0x122>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80091ba:	4b55      	ldr	r3, [pc, #340]	; (8009310 <xTaskGenericNotify+0x254>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d00c      	beq.n	80091dc <xTaskGenericNotify+0x120>
        __asm volatile
 80091c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091c6:	f383 8811 	msr	BASEPRI, r3
 80091ca:	f3bf 8f6f 	isb	sy
 80091ce:	f3bf 8f4f 	dsb	sy
 80091d2:	61bb      	str	r3, [r7, #24]
    }
 80091d4:	bf00      	nop
 80091d6:	e7fe      	b.n	80091d6 <xTaskGenericNotify+0x11a>
                    break;
 80091d8:	bf00      	nop
 80091da:	e000      	b.n	80091de <xTaskGenericNotify+0x122>

                    break;
 80091dc:	bf00      	nop
            }

            traceTASK_NOTIFY(  );
 80091de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091e0:	4618      	mov	r0, r3
 80091e2:	f002 fcc1 	bl	800bb68 <SEGGER_SYSVIEW_ShrinkId>
 80091e6:	4601      	mov	r1, r0
 80091e8:	78fa      	ldrb	r2, [r7, #3]
 80091ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091ec:	9300      	str	r3, [sp, #0]
 80091ee:	4613      	mov	r3, r2
 80091f0:	687a      	ldr	r2, [r7, #4]
 80091f2:	203e      	movs	r0, #62	; 0x3e
 80091f4:	f001 ff78 	bl	800b0e8 <SEGGER_SYSVIEW_RecordU32x4>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80091f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d17f      	bne.n	8009300 <xTaskGenericNotify+0x244>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8009200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009202:	695b      	ldr	r3, [r3, #20]
 8009204:	62bb      	str	r3, [r7, #40]	; 0x28
 8009206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009208:	689b      	ldr	r3, [r3, #8]
 800920a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800920c:	68d2      	ldr	r2, [r2, #12]
 800920e:	609a      	str	r2, [r3, #8]
 8009210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009212:	68db      	ldr	r3, [r3, #12]
 8009214:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009216:	6892      	ldr	r2, [r2, #8]
 8009218:	605a      	str	r2, [r3, #4]
 800921a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800921c:	685a      	ldr	r2, [r3, #4]
 800921e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009220:	3304      	adds	r3, #4
 8009222:	429a      	cmp	r2, r3
 8009224:	d103      	bne.n	800922e <xTaskGenericNotify+0x172>
 8009226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009228:	68da      	ldr	r2, [r3, #12]
 800922a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800922c:	605a      	str	r2, [r3, #4]
 800922e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009230:	2200      	movs	r2, #0
 8009232:	615a      	str	r2, [r3, #20]
 8009234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	1e5a      	subs	r2, r3, #1
 800923a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800923c:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 800923e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009240:	4618      	mov	r0, r3
 8009242:	f002 fc4f 	bl	800bae4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8009246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800924a:	2201      	movs	r2, #1
 800924c:	409a      	lsls	r2, r3
 800924e:	4b31      	ldr	r3, [pc, #196]	; (8009314 <xTaskGenericNotify+0x258>)
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	4313      	orrs	r3, r2
 8009254:	4a2f      	ldr	r2, [pc, #188]	; (8009314 <xTaskGenericNotify+0x258>)
 8009256:	6013      	str	r3, [r2, #0]
 8009258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800925a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800925c:	492e      	ldr	r1, [pc, #184]	; (8009318 <xTaskGenericNotify+0x25c>)
 800925e:	4613      	mov	r3, r2
 8009260:	009b      	lsls	r3, r3, #2
 8009262:	4413      	add	r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	440b      	add	r3, r1
 8009268:	3304      	adds	r3, #4
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	627b      	str	r3, [r7, #36]	; 0x24
 800926e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009272:	609a      	str	r2, [r3, #8]
 8009274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009276:	689a      	ldr	r2, [r3, #8]
 8009278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800927a:	60da      	str	r2, [r3, #12]
 800927c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009282:	3204      	adds	r2, #4
 8009284:	605a      	str	r2, [r3, #4]
 8009286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009288:	1d1a      	adds	r2, r3, #4
 800928a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800928c:	609a      	str	r2, [r3, #8]
 800928e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009292:	4613      	mov	r3, r2
 8009294:	009b      	lsls	r3, r3, #2
 8009296:	4413      	add	r3, r2
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	4a1f      	ldr	r2, [pc, #124]	; (8009318 <xTaskGenericNotify+0x25c>)
 800929c:	441a      	add	r2, r3
 800929e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a0:	615a      	str	r2, [r3, #20]
 80092a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092a6:	491c      	ldr	r1, [pc, #112]	; (8009318 <xTaskGenericNotify+0x25c>)
 80092a8:	4613      	mov	r3, r2
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	4413      	add	r3, r2
 80092ae:	009b      	lsls	r3, r3, #2
 80092b0:	440b      	add	r3, r1
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	1c59      	adds	r1, r3, #1
 80092b6:	4818      	ldr	r0, [pc, #96]	; (8009318 <xTaskGenericNotify+0x25c>)
 80092b8:	4613      	mov	r3, r2
 80092ba:	009b      	lsls	r3, r3, #2
 80092bc:	4413      	add	r3, r2
 80092be:	009b      	lsls	r3, r3, #2
 80092c0:	4403      	add	r3, r0
 80092c2:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80092c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d00a      	beq.n	80092e2 <xTaskGenericNotify+0x226>
        __asm volatile
 80092cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092d0:	f383 8811 	msr	BASEPRI, r3
 80092d4:	f3bf 8f6f 	isb	sy
 80092d8:	f3bf 8f4f 	dsb	sy
 80092dc:	617b      	str	r3, [r7, #20]
    }
 80092de:	bf00      	nop
 80092e0:	e7fe      	b.n	80092e0 <xTaskGenericNotify+0x224>
                     * earliest possible time. */
                    prvResetNextTaskUnblockTime();
                }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80092e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092e6:	4b0d      	ldr	r3, [pc, #52]	; (800931c <xTaskGenericNotify+0x260>)
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d907      	bls.n	8009300 <xTaskGenericNotify+0x244>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 80092f0:	4b0b      	ldr	r3, [pc, #44]	; (8009320 <xTaskGenericNotify+0x264>)
 80092f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092f6:	601a      	str	r2, [r3, #0]
 80092f8:	f3bf 8f4f 	dsb	sy
 80092fc:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8009300:	f000 fe3a 	bl	8009f78 <vPortExitCritical>

        return xReturn;
 8009304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8009306:	4618      	mov	r0, r3
 8009308:	3738      	adds	r7, #56	; 0x38
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}
 800930e:	bf00      	nop
 8009310:	20000b70 	.word	0x20000b70
 8009314:	20000b74 	.word	0x20000b74
 8009318:	20000a98 	.word	0x20000a98
 800931c:	20000a94 	.word	0x20000a94
 8009320:	e000ed04 	.word	0xe000ed04

08009324 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8009324:	b580      	push	{r7, lr}
 8009326:	b094      	sub	sp, #80	; 0x50
 8009328:	af02      	add	r7, sp, #8
 800932a:	60f8      	str	r0, [r7, #12]
 800932c:	60b9      	str	r1, [r7, #8]
 800932e:	607a      	str	r2, [r7, #4]
 8009330:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8009332:	2301      	movs	r3, #1
 8009334:	647b      	str	r3, [r7, #68]	; 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d10a      	bne.n	8009352 <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 800933c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009340:	f383 8811 	msr	BASEPRI, r3
 8009344:	f3bf 8f6f 	isb	sy
 8009348:	f3bf 8f4f 	dsb	sy
 800934c:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800934e:	bf00      	nop
 8009350:	e7fe      	b.n	8009350 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d00a      	beq.n	800936e <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 8009358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800935c:	f383 8811 	msr	BASEPRI, r3
 8009360:	f3bf 8f6f 	isb	sy
 8009364:	f3bf 8f4f 	dsb	sy
 8009368:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800936a:	bf00      	nop
 800936c:	e7fe      	b.n	800936c <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800936e:	f000 febd 	bl	800a0ec <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	643b      	str	r3, [r7, #64]	; 0x40

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8009376:	f3ef 8211 	mrs	r2, BASEPRI
 800937a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800937e:	f383 8811 	msr	BASEPRI, r3
 8009382:	f3bf 8f6f 	isb	sy
 8009386:	f3bf 8f4f 	dsb	sy
 800938a:	623a      	str	r2, [r7, #32]
 800938c:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800938e:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009390:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 8009392:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009394:	2b00      	cmp	r3, #0
 8009396:	d006      	beq.n	80093a6 <xTaskGenericNotifyFromISR+0x82>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8009398:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800939a:	68ba      	ldr	r2, [r7, #8]
 800939c:	3214      	adds	r2, #20
 800939e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80093a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093a4:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80093a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	4413      	add	r3, r2
 80093ac:	3354      	adds	r3, #84	; 0x54
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80093b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	4413      	add	r3, r2
 80093ba:	3354      	adds	r3, #84	; 0x54
 80093bc:	2202      	movs	r2, #2
 80093be:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80093c0:	78fb      	ldrb	r3, [r7, #3]
 80093c2:	2b04      	cmp	r3, #4
 80093c4:	d83b      	bhi.n	800943e <xTaskGenericNotifyFromISR+0x11a>
 80093c6:	a201      	add	r2, pc, #4	; (adr r2, 80093cc <xTaskGenericNotifyFromISR+0xa8>)
 80093c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093cc:	0800945d 	.word	0x0800945d
 80093d0:	080093e1 	.word	0x080093e1
 80093d4:	080093fd 	.word	0x080093fd
 80093d8:	08009415 	.word	0x08009415
 80093dc:	08009423 	.word	0x08009423
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 80093e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093e2:	68ba      	ldr	r2, [r7, #8]
 80093e4:	3214      	adds	r2, #20
 80093e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	ea42 0103 	orr.w	r1, r2, r3
 80093f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093f2:	68ba      	ldr	r2, [r7, #8]
 80093f4:	3214      	adds	r2, #20
 80093f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80093fa:	e032      	b.n	8009462 <xTaskGenericNotifyFromISR+0x13e>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80093fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80093fe:	68ba      	ldr	r2, [r7, #8]
 8009400:	3214      	adds	r2, #20
 8009402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009406:	1c59      	adds	r1, r3, #1
 8009408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800940a:	68ba      	ldr	r2, [r7, #8]
 800940c:	3214      	adds	r2, #20
 800940e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8009412:	e026      	b.n	8009462 <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8009414:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009416:	68ba      	ldr	r2, [r7, #8]
 8009418:	3214      	adds	r2, #20
 800941a:	6879      	ldr	r1, [r7, #4]
 800941c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8009420:	e01f      	b.n	8009462 <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009422:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009426:	2b02      	cmp	r3, #2
 8009428:	d006      	beq.n	8009438 <xTaskGenericNotifyFromISR+0x114>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800942a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800942c:	68ba      	ldr	r2, [r7, #8]
 800942e:	3214      	adds	r2, #20
 8009430:	6879      	ldr	r1, [r7, #4]
 8009432:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8009436:	e014      	b.n	8009462 <xTaskGenericNotifyFromISR+0x13e>
                        xReturn = pdFAIL;
 8009438:	2300      	movs	r3, #0
 800943a:	647b      	str	r3, [r7, #68]	; 0x44
                    break;
 800943c:	e011      	b.n	8009462 <xTaskGenericNotifyFromISR+0x13e>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800943e:	4b69      	ldr	r3, [pc, #420]	; (80095e4 <xTaskGenericNotifyFromISR+0x2c0>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d00c      	beq.n	8009460 <xTaskGenericNotifyFromISR+0x13c>
        __asm volatile
 8009446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800944a:	f383 8811 	msr	BASEPRI, r3
 800944e:	f3bf 8f6f 	isb	sy
 8009452:	f3bf 8f4f 	dsb	sy
 8009456:	61bb      	str	r3, [r7, #24]
    }
 8009458:	bf00      	nop
 800945a:	e7fe      	b.n	800945a <xTaskGenericNotifyFromISR+0x136>
                    break;
 800945c:	bf00      	nop
 800945e:	e000      	b.n	8009462 <xTaskGenericNotifyFromISR+0x13e>
                    break;
 8009460:	bf00      	nop
            }

            traceTASK_NOTIFY_FROM_ISR(  );
 8009462:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009464:	4618      	mov	r0, r3
 8009466:	f002 fb7f 	bl	800bb68 <SEGGER_SYSVIEW_ShrinkId>
 800946a:	78f9      	ldrb	r1, [r7, #3]
 800946c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800946e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009470:	9201      	str	r2, [sp, #4]
 8009472:	9300      	str	r3, [sp, #0]
 8009474:	460b      	mov	r3, r1
 8009476:	687a      	ldr	r2, [r7, #4]
 8009478:	4601      	mov	r1, r0
 800947a:	203f      	movs	r0, #63	; 0x3f
 800947c:	f001 fec6 	bl	800b20c <SEGGER_SYSVIEW_RecordU32x5>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009480:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8009484:	2b01      	cmp	r3, #1
 8009486:	f040 80a2 	bne.w	80095ce <xTaskGenericNotifyFromISR+0x2aa>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800948a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800948c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00a      	beq.n	80094a8 <xTaskGenericNotifyFromISR+0x184>
        __asm volatile
 8009492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009496:	f383 8811 	msr	BASEPRI, r3
 800949a:	f3bf 8f6f 	isb	sy
 800949e:	f3bf 8f4f 	dsb	sy
 80094a2:	617b      	str	r3, [r7, #20]
    }
 80094a4:	bf00      	nop
 80094a6:	e7fe      	b.n	80094a6 <xTaskGenericNotifyFromISR+0x182>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094a8:	4b4f      	ldr	r3, [pc, #316]	; (80095e8 <xTaskGenericNotifyFromISR+0x2c4>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d162      	bne.n	8009576 <xTaskGenericNotifyFromISR+0x252>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80094b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094b2:	695b      	ldr	r3, [r3, #20]
 80094b4:	633b      	str	r3, [r7, #48]	; 0x30
 80094b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094bc:	68d2      	ldr	r2, [r2, #12]
 80094be:	609a      	str	r2, [r3, #8]
 80094c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094c2:	68db      	ldr	r3, [r3, #12]
 80094c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80094c6:	6892      	ldr	r2, [r2, #8]
 80094c8:	605a      	str	r2, [r3, #4]
 80094ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094cc:	685a      	ldr	r2, [r3, #4]
 80094ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094d0:	3304      	adds	r3, #4
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d103      	bne.n	80094de <xTaskGenericNotifyFromISR+0x1ba>
 80094d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094d8:	68da      	ldr	r2, [r3, #12]
 80094da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094dc:	605a      	str	r2, [r3, #4]
 80094de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094e0:	2200      	movs	r2, #0
 80094e2:	615a      	str	r2, [r3, #20]
 80094e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	1e5a      	subs	r2, r3, #1
 80094ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094ec:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80094ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094f0:	4618      	mov	r0, r3
 80094f2:	f002 faf7 	bl	800bae4 <SEGGER_SYSVIEW_OnTaskStartReady>
 80094f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094fa:	2201      	movs	r2, #1
 80094fc:	409a      	lsls	r2, r3
 80094fe:	4b3b      	ldr	r3, [pc, #236]	; (80095ec <xTaskGenericNotifyFromISR+0x2c8>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	4313      	orrs	r3, r2
 8009504:	4a39      	ldr	r2, [pc, #228]	; (80095ec <xTaskGenericNotifyFromISR+0x2c8>)
 8009506:	6013      	str	r3, [r2, #0]
 8009508:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800950a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800950c:	4938      	ldr	r1, [pc, #224]	; (80095f0 <xTaskGenericNotifyFromISR+0x2cc>)
 800950e:	4613      	mov	r3, r2
 8009510:	009b      	lsls	r3, r3, #2
 8009512:	4413      	add	r3, r2
 8009514:	009b      	lsls	r3, r3, #2
 8009516:	440b      	add	r3, r1
 8009518:	3304      	adds	r3, #4
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800951e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009520:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009522:	609a      	str	r2, [r3, #8]
 8009524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009526:	689a      	ldr	r2, [r3, #8]
 8009528:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800952a:	60da      	str	r2, [r3, #12]
 800952c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800952e:	689b      	ldr	r3, [r3, #8]
 8009530:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009532:	3204      	adds	r2, #4
 8009534:	605a      	str	r2, [r3, #4]
 8009536:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009538:	1d1a      	adds	r2, r3, #4
 800953a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800953c:	609a      	str	r2, [r3, #8]
 800953e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009542:	4613      	mov	r3, r2
 8009544:	009b      	lsls	r3, r3, #2
 8009546:	4413      	add	r3, r2
 8009548:	009b      	lsls	r3, r3, #2
 800954a:	4a29      	ldr	r2, [pc, #164]	; (80095f0 <xTaskGenericNotifyFromISR+0x2cc>)
 800954c:	441a      	add	r2, r3
 800954e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009550:	615a      	str	r2, [r3, #20]
 8009552:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009556:	4926      	ldr	r1, [pc, #152]	; (80095f0 <xTaskGenericNotifyFromISR+0x2cc>)
 8009558:	4613      	mov	r3, r2
 800955a:	009b      	lsls	r3, r3, #2
 800955c:	4413      	add	r3, r2
 800955e:	009b      	lsls	r3, r3, #2
 8009560:	440b      	add	r3, r1
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	1c59      	adds	r1, r3, #1
 8009566:	4822      	ldr	r0, [pc, #136]	; (80095f0 <xTaskGenericNotifyFromISR+0x2cc>)
 8009568:	4613      	mov	r3, r2
 800956a:	009b      	lsls	r3, r3, #2
 800956c:	4413      	add	r3, r2
 800956e:	009b      	lsls	r3, r3, #2
 8009570:	4403      	add	r3, r0
 8009572:	6019      	str	r1, [r3, #0]
 8009574:	e01b      	b.n	80095ae <xTaskGenericNotifyFromISR+0x28a>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009576:	4b1f      	ldr	r3, [pc, #124]	; (80095f4 <xTaskGenericNotifyFromISR+0x2d0>)
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	637b      	str	r3, [r7, #52]	; 0x34
 800957c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800957e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009580:	61da      	str	r2, [r3, #28]
 8009582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009584:	689a      	ldr	r2, [r3, #8]
 8009586:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009588:	621a      	str	r2, [r3, #32]
 800958a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009590:	3218      	adds	r2, #24
 8009592:	605a      	str	r2, [r3, #4]
 8009594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009596:	f103 0218 	add.w	r2, r3, #24
 800959a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800959c:	609a      	str	r2, [r3, #8]
 800959e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095a0:	4a14      	ldr	r2, [pc, #80]	; (80095f4 <xTaskGenericNotifyFromISR+0x2d0>)
 80095a2:	629a      	str	r2, [r3, #40]	; 0x28
 80095a4:	4b13      	ldr	r3, [pc, #76]	; (80095f4 <xTaskGenericNotifyFromISR+0x2d0>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	3301      	adds	r3, #1
 80095aa:	4a12      	ldr	r2, [pc, #72]	; (80095f4 <xTaskGenericNotifyFromISR+0x2d0>)
 80095ac:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80095ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095b2:	4b11      	ldr	r3, [pc, #68]	; (80095f8 <xTaskGenericNotifyFromISR+0x2d4>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d908      	bls.n	80095ce <xTaskGenericNotifyFromISR+0x2aa>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 80095bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d002      	beq.n	80095c8 <xTaskGenericNotifyFromISR+0x2a4>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 80095c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80095c4:	2201      	movs	r2, #1
 80095c6:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 80095c8:	4b0c      	ldr	r3, [pc, #48]	; (80095fc <xTaskGenericNotifyFromISR+0x2d8>)
 80095ca:	2201      	movs	r2, #1
 80095cc:	601a      	str	r2, [r3, #0]
 80095ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095d0:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80095d8:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 80095da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    }
 80095dc:	4618      	mov	r0, r3
 80095de:	3748      	adds	r7, #72	; 0x48
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}
 80095e4:	20000b70 	.word	0x20000b70
 80095e8:	20000b94 	.word	0x20000b94
 80095ec:	20000b74 	.word	0x20000b74
 80095f0:	20000a98 	.word	0x20000a98
 80095f4:	20000b2c 	.word	0x20000b2c
 80095f8:	20000a94 	.word	0x20000a94
 80095fc:	20000b80 	.word	0x20000b80

08009600 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b086      	sub	sp, #24
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800960a:	4b36      	ldr	r3, [pc, #216]	; (80096e4 <prvAddCurrentTaskToDelayedList+0xe4>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009610:	4b35      	ldr	r3, [pc, #212]	; (80096e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	3304      	adds	r3, #4
 8009616:	4618      	mov	r0, r3
 8009618:	f7fe fa0c 	bl	8007a34 <uxListRemove>
 800961c:	4603      	mov	r3, r0
 800961e:	2b00      	cmp	r3, #0
 8009620:	d10b      	bne.n	800963a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009622:	4b31      	ldr	r3, [pc, #196]	; (80096e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009628:	2201      	movs	r2, #1
 800962a:	fa02 f303 	lsl.w	r3, r2, r3
 800962e:	43da      	mvns	r2, r3
 8009630:	4b2e      	ldr	r3, [pc, #184]	; (80096ec <prvAddCurrentTaskToDelayedList+0xec>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4013      	ands	r3, r2
 8009636:	4a2d      	ldr	r2, [pc, #180]	; (80096ec <prvAddCurrentTaskToDelayedList+0xec>)
 8009638:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009640:	d124      	bne.n	800968c <prvAddCurrentTaskToDelayedList+0x8c>
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d021      	beq.n	800968c <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009648:	4b29      	ldr	r3, [pc, #164]	; (80096f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	613b      	str	r3, [r7, #16]
 800964e:	4b26      	ldr	r3, [pc, #152]	; (80096e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	693a      	ldr	r2, [r7, #16]
 8009654:	609a      	str	r2, [r3, #8]
 8009656:	4b24      	ldr	r3, [pc, #144]	; (80096e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	693a      	ldr	r2, [r7, #16]
 800965c:	6892      	ldr	r2, [r2, #8]
 800965e:	60da      	str	r2, [r3, #12]
 8009660:	4b21      	ldr	r3, [pc, #132]	; (80096e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8009662:	681a      	ldr	r2, [r3, #0]
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	3204      	adds	r2, #4
 800966a:	605a      	str	r2, [r3, #4]
 800966c:	4b1e      	ldr	r3, [pc, #120]	; (80096e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	1d1a      	adds	r2, r3, #4
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	609a      	str	r2, [r3, #8]
 8009676:	4b1c      	ldr	r3, [pc, #112]	; (80096e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a1d      	ldr	r2, [pc, #116]	; (80096f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 800967c:	615a      	str	r2, [r3, #20]
 800967e:	4b1c      	ldr	r3, [pc, #112]	; (80096f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	3301      	adds	r3, #1
 8009684:	4a1a      	ldr	r2, [pc, #104]	; (80096f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8009686:	6013      	str	r3, [r2, #0]
 8009688:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800968a:	e026      	b.n	80096da <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800968c:	697a      	ldr	r2, [r7, #20]
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	4413      	add	r3, r2
 8009692:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009694:	4b14      	ldr	r3, [pc, #80]	; (80096e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800969c:	68fa      	ldr	r2, [r7, #12]
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d209      	bcs.n	80096b8 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096a4:	4b13      	ldr	r3, [pc, #76]	; (80096f4 <prvAddCurrentTaskToDelayedList+0xf4>)
 80096a6:	681a      	ldr	r2, [r3, #0]
 80096a8:	4b0f      	ldr	r3, [pc, #60]	; (80096e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	3304      	adds	r3, #4
 80096ae:	4619      	mov	r1, r3
 80096b0:	4610      	mov	r0, r2
 80096b2:	f7fe f986 	bl	80079c2 <vListInsert>
}
 80096b6:	e010      	b.n	80096da <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096b8:	4b0f      	ldr	r3, [pc, #60]	; (80096f8 <prvAddCurrentTaskToDelayedList+0xf8>)
 80096ba:	681a      	ldr	r2, [r3, #0]
 80096bc:	4b0a      	ldr	r3, [pc, #40]	; (80096e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	3304      	adds	r3, #4
 80096c2:	4619      	mov	r1, r3
 80096c4:	4610      	mov	r0, r2
 80096c6:	f7fe f97c 	bl	80079c2 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80096ca:	4b0c      	ldr	r3, [pc, #48]	; (80096fc <prvAddCurrentTaskToDelayedList+0xfc>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	68fa      	ldr	r2, [r7, #12]
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d202      	bcs.n	80096da <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 80096d4:	4a09      	ldr	r2, [pc, #36]	; (80096fc <prvAddCurrentTaskToDelayedList+0xfc>)
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	6013      	str	r3, [r2, #0]
}
 80096da:	bf00      	nop
 80096dc:	3718      	adds	r7, #24
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}
 80096e2:	bf00      	nop
 80096e4:	20000b70 	.word	0x20000b70
 80096e8:	20000a94 	.word	0x20000a94
 80096ec:	20000b74 	.word	0x20000b74
 80096f0:	20000b58 	.word	0x20000b58
 80096f4:	20000b28 	.word	0x20000b28
 80096f8:	20000b24 	.word	0x20000b24
 80096fc:	20000b8c 	.word	0x20000b8c

08009700 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8009706:	2300      	movs	r3, #0
 8009708:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800970a:	f000 fa9f 	bl	8009c4c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800970e:	4b11      	ldr	r3, [pc, #68]	; (8009754 <xTimerCreateTimerTask+0x54>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d00b      	beq.n	800972e <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8009716:	4b10      	ldr	r3, [pc, #64]	; (8009758 <xTimerCreateTimerTask+0x58>)
 8009718:	9301      	str	r3, [sp, #4]
 800971a:	2302      	movs	r3, #2
 800971c:	9300      	str	r3, [sp, #0]
 800971e:	2300      	movs	r3, #0
 8009720:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009724:	490d      	ldr	r1, [pc, #52]	; (800975c <xTimerCreateTimerTask+0x5c>)
 8009726:	480e      	ldr	r0, [pc, #56]	; (8009760 <xTimerCreateTimerTask+0x60>)
 8009728:	f7fe fcde 	bl	80080e8 <xTaskCreate>
 800972c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d10a      	bne.n	800974a <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8009734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009738:	f383 8811 	msr	BASEPRI, r3
 800973c:	f3bf 8f6f 	isb	sy
 8009740:	f3bf 8f4f 	dsb	sy
 8009744:	603b      	str	r3, [r7, #0]
    }
 8009746:	bf00      	nop
 8009748:	e7fe      	b.n	8009748 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800974a:	687b      	ldr	r3, [r7, #4]
    }
 800974c:	4618      	mov	r0, r3
 800974e:	3708      	adds	r7, #8
 8009750:	46bd      	mov	sp, r7
 8009752:	bd80      	pop	{r7, pc}
 8009754:	20000bc8 	.word	0x20000bc8
 8009758:	20000bcc 	.word	0x20000bcc
 800975c:	0800f934 	.word	0x0800f934
 8009760:	080098b9 	.word	0x080098b9

08009764 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const BaseType_t xAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8009764:	b580      	push	{r7, lr}
 8009766:	b088      	sub	sp, #32
 8009768:	af02      	add	r7, sp, #8
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	607a      	str	r2, [r7, #4]
 8009770:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009772:	202c      	movs	r0, #44	; 0x2c
 8009774:	f000 fcfa 	bl	800a16c <pvPortMalloc>
 8009778:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 800977a:	697b      	ldr	r3, [r7, #20]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d00d      	beq.n	800979c <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	2200      	movs	r2, #0
 8009784:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	9301      	str	r3, [sp, #4]
 800978c:	6a3b      	ldr	r3, [r7, #32]
 800978e:	9300      	str	r3, [sp, #0]
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	687a      	ldr	r2, [r7, #4]
 8009794:	68b9      	ldr	r1, [r7, #8]
 8009796:	68f8      	ldr	r0, [r7, #12]
 8009798:	f000 f805 	bl	80097a6 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 800979c:	697b      	ldr	r3, [r7, #20]
        }
 800979e:	4618      	mov	r0, r3
 80097a0:	3718      	adds	r7, #24
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}

080097a6 <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const BaseType_t xAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 80097a6:	b580      	push	{r7, lr}
 80097a8:	b086      	sub	sp, #24
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	60f8      	str	r0, [r7, #12]
 80097ae:	60b9      	str	r1, [r7, #8]
 80097b0:	607a      	str	r2, [r7, #4]
 80097b2:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d10a      	bne.n	80097d0 <prvInitialiseNewTimer+0x2a>
        __asm volatile
 80097ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097be:	f383 8811 	msr	BASEPRI, r3
 80097c2:	f3bf 8f6f 	isb	sy
 80097c6:	f3bf 8f4f 	dsb	sy
 80097ca:	617b      	str	r3, [r7, #20]
    }
 80097cc:	bf00      	nop
 80097ce:	e7fe      	b.n	80097ce <prvInitialiseNewTimer+0x28>

        /* Ensure the infrastructure used by the timer service task has been
         * created/initialised. */
        prvCheckForValidListAndQueue();
 80097d0:	f000 fa3c 	bl	8009c4c <prvCheckForValidListAndQueue>

        /* Initialise the timer structure members using the function
         * parameters. */
        pxNewTimer->pcTimerName = pcTimerName;
 80097d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097d6:	68fa      	ldr	r2, [r7, #12]
 80097d8:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80097da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097dc:	68ba      	ldr	r2, [r7, #8]
 80097de:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 80097e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e2:	683a      	ldr	r2, [r7, #0]
 80097e4:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80097e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e8:	6a3a      	ldr	r2, [r7, #32]
 80097ea:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80097ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ee:	3304      	adds	r3, #4
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7fe f8d9 	bl	80079a8 <vListInitialiseItem>

        if( xAutoReload != pdFALSE )
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d008      	beq.n	800980e <prvInitialiseNewTimer+0x68>
        {
            pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80097fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009802:	f043 0304 	orr.w	r3, r3, #4
 8009806:	b2da      	uxtb	r2, r3
 8009808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800980a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        traceTIMER_CREATE( pxNewTimer );
    }
 800980e:	bf00      	nop
 8009810:	3718      	adds	r7, #24
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}

08009816 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8009816:	b580      	push	{r7, lr}
 8009818:	b084      	sub	sp, #16
 800981a:	af00      	add	r7, sp, #0
 800981c:	60f8      	str	r0, [r7, #12]
 800981e:	60b9      	str	r1, [r7, #8]
 8009820:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8009822:	e008      	b.n	8009836 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	699b      	ldr	r3, [r3, #24]
 8009828:	68ba      	ldr	r2, [r7, #8]
 800982a:	4413      	add	r3, r2
 800982c:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	6a1b      	ldr	r3, [r3, #32]
 8009832:	68f8      	ldr	r0, [r7, #12]
 8009834:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	699a      	ldr	r2, [r3, #24]
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	18d1      	adds	r1, r2, r3
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	687a      	ldr	r2, [r7, #4]
 8009842:	68f8      	ldr	r0, [r7, #12]
 8009844:	f000 f8dc 	bl	8009a00 <prvInsertTimerInActiveList>
 8009848:	4603      	mov	r3, r0
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1ea      	bne.n	8009824 <prvReloadTimer+0xe>
        }
    }
 800984e:	bf00      	nop
 8009850:	bf00      	nop
 8009852:	3710      	adds	r7, #16
 8009854:	46bd      	mov	sp, r7
 8009856:	bd80      	pop	{r7, pc}

08009858 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8009858:	b580      	push	{r7, lr}
 800985a:	b084      	sub	sp, #16
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009862:	4b14      	ldr	r3, [pc, #80]	; (80098b4 <prvProcessExpiredTimer+0x5c>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	68db      	ldr	r3, [r3, #12]
 8009868:	68db      	ldr	r3, [r3, #12]
 800986a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	3304      	adds	r3, #4
 8009870:	4618      	mov	r0, r3
 8009872:	f7fe f8df 	bl	8007a34 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800987c:	f003 0304 	and.w	r3, r3, #4
 8009880:	2b00      	cmp	r3, #0
 8009882:	d005      	beq.n	8009890 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8009884:	683a      	ldr	r2, [r7, #0]
 8009886:	6879      	ldr	r1, [r7, #4]
 8009888:	68f8      	ldr	r0, [r7, #12]
 800988a:	f7ff ffc4 	bl	8009816 <prvReloadTimer>
 800988e:	e008      	b.n	80098a2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009896:	f023 0301 	bic.w	r3, r3, #1
 800989a:	b2da      	uxtb	r2, r3
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	6a1b      	ldr	r3, [r3, #32]
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	4798      	blx	r3
    }
 80098aa:	bf00      	nop
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	20000bc0 	.word	0x20000bc0

080098b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098c0:	f107 0308 	add.w	r3, r7, #8
 80098c4:	4618      	mov	r0, r3
 80098c6:	f000 f857 	bl	8009978 <prvGetNextExpireTime>
 80098ca:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	4619      	mov	r1, r3
 80098d0:	68f8      	ldr	r0, [r7, #12]
 80098d2:	f000 f803 	bl	80098dc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80098d6:	f000 f8d5 	bl	8009a84 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098da:	e7f1      	b.n	80098c0 <prvTimerTask+0x8>

080098dc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80098e6:	f7fe fe21 	bl	800852c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80098ea:	f107 0308 	add.w	r3, r7, #8
 80098ee:	4618      	mov	r0, r3
 80098f0:	f000 f866 	bl	80099c0 <prvSampleTimeNow>
 80098f4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d130      	bne.n	800995e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d10a      	bne.n	8009918 <prvProcessTimerOrBlockTask+0x3c>
 8009902:	687a      	ldr	r2, [r7, #4]
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	429a      	cmp	r2, r3
 8009908:	d806      	bhi.n	8009918 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800990a:	f7fe fe1d 	bl	8008548 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800990e:	68f9      	ldr	r1, [r7, #12]
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f7ff ffa1 	bl	8009858 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8009916:	e024      	b.n	8009962 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d008      	beq.n	8009930 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800991e:	4b13      	ldr	r3, [pc, #76]	; (800996c <prvProcessTimerOrBlockTask+0x90>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d101      	bne.n	800992c <prvProcessTimerOrBlockTask+0x50>
 8009928:	2301      	movs	r3, #1
 800992a:	e000      	b.n	800992e <prvProcessTimerOrBlockTask+0x52>
 800992c:	2300      	movs	r3, #0
 800992e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009930:	4b0f      	ldr	r3, [pc, #60]	; (8009970 <prvProcessTimerOrBlockTask+0x94>)
 8009932:	6818      	ldr	r0, [r3, #0]
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	1ad3      	subs	r3, r2, r3
 800993a:	683a      	ldr	r2, [r7, #0]
 800993c:	4619      	mov	r1, r3
 800993e:	f7fe fb9f 	bl	8008080 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8009942:	f7fe fe01 	bl	8008548 <xTaskResumeAll>
 8009946:	4603      	mov	r3, r0
 8009948:	2b00      	cmp	r3, #0
 800994a:	d10a      	bne.n	8009962 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800994c:	4b09      	ldr	r3, [pc, #36]	; (8009974 <prvProcessTimerOrBlockTask+0x98>)
 800994e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009952:	601a      	str	r2, [r3, #0]
 8009954:	f3bf 8f4f 	dsb	sy
 8009958:	f3bf 8f6f 	isb	sy
    }
 800995c:	e001      	b.n	8009962 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800995e:	f7fe fdf3 	bl	8008548 <xTaskResumeAll>
    }
 8009962:	bf00      	nop
 8009964:	3710      	adds	r7, #16
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	20000bc4 	.word	0x20000bc4
 8009970:	20000bc8 	.word	0x20000bc8
 8009974:	e000ed04 	.word	0xe000ed04

08009978 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8009978:	b480      	push	{r7}
 800997a:	b085      	sub	sp, #20
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009980:	4b0e      	ldr	r3, [pc, #56]	; (80099bc <prvGetNextExpireTime+0x44>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d101      	bne.n	800998e <prvGetNextExpireTime+0x16>
 800998a:	2201      	movs	r2, #1
 800998c:	e000      	b.n	8009990 <prvGetNextExpireTime+0x18>
 800998e:	2200      	movs	r2, #0
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d105      	bne.n	80099a8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800999c:	4b07      	ldr	r3, [pc, #28]	; (80099bc <prvGetNextExpireTime+0x44>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	68db      	ldr	r3, [r3, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	60fb      	str	r3, [r7, #12]
 80099a6:	e001      	b.n	80099ac <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80099a8:	2300      	movs	r3, #0
 80099aa:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80099ac:	68fb      	ldr	r3, [r7, #12]
    }
 80099ae:	4618      	mov	r0, r3
 80099b0:	3714      	adds	r7, #20
 80099b2:	46bd      	mov	sp, r7
 80099b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop
 80099bc:	20000bc0 	.word	0x20000bc0

080099c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b084      	sub	sp, #16
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80099c8:	f7fe febe 	bl	8008748 <xTaskGetTickCount>
 80099cc:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80099ce:	4b0b      	ldr	r3, [pc, #44]	; (80099fc <prvSampleTimeNow+0x3c>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	68fa      	ldr	r2, [r7, #12]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d205      	bcs.n	80099e4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80099d8:	f000 f912 	bl	8009c00 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2201      	movs	r2, #1
 80099e0:	601a      	str	r2, [r3, #0]
 80099e2:	e002      	b.n	80099ea <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2200      	movs	r2, #0
 80099e8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80099ea:	4a04      	ldr	r2, [pc, #16]	; (80099fc <prvSampleTimeNow+0x3c>)
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80099f0:	68fb      	ldr	r3, [r7, #12]
    }
 80099f2:	4618      	mov	r0, r3
 80099f4:	3710      	adds	r7, #16
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}
 80099fa:	bf00      	nop
 80099fc:	20000bd0 	.word	0x20000bd0

08009a00 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b086      	sub	sp, #24
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	60f8      	str	r0, [r7, #12]
 8009a08:	60b9      	str	r1, [r7, #8]
 8009a0a:	607a      	str	r2, [r7, #4]
 8009a0c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	68ba      	ldr	r2, [r7, #8]
 8009a16:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	68fa      	ldr	r2, [r7, #12]
 8009a1c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8009a1e:	68ba      	ldr	r2, [r7, #8]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	d812      	bhi.n	8009a4c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a26:	687a      	ldr	r2, [r7, #4]
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	1ad2      	subs	r2, r2, r3
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	699b      	ldr	r3, [r3, #24]
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d302      	bcc.n	8009a3a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8009a34:	2301      	movs	r3, #1
 8009a36:	617b      	str	r3, [r7, #20]
 8009a38:	e01b      	b.n	8009a72 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009a3a:	4b10      	ldr	r3, [pc, #64]	; (8009a7c <prvInsertTimerInActiveList+0x7c>)
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	3304      	adds	r3, #4
 8009a42:	4619      	mov	r1, r3
 8009a44:	4610      	mov	r0, r2
 8009a46:	f7fd ffbc 	bl	80079c2 <vListInsert>
 8009a4a:	e012      	b.n	8009a72 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d206      	bcs.n	8009a62 <prvInsertTimerInActiveList+0x62>
 8009a54:	68ba      	ldr	r2, [r7, #8]
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d302      	bcc.n	8009a62 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	617b      	str	r3, [r7, #20]
 8009a60:	e007      	b.n	8009a72 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a62:	4b07      	ldr	r3, [pc, #28]	; (8009a80 <prvInsertTimerInActiveList+0x80>)
 8009a64:	681a      	ldr	r2, [r3, #0]
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	3304      	adds	r3, #4
 8009a6a:	4619      	mov	r1, r3
 8009a6c:	4610      	mov	r0, r2
 8009a6e:	f7fd ffa8 	bl	80079c2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8009a72:	697b      	ldr	r3, [r7, #20]
    }
 8009a74:	4618      	mov	r0, r3
 8009a76:	3718      	adds	r7, #24
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}
 8009a7c:	20000bc4 	.word	0x20000bc4
 8009a80:	20000bc0 	.word	0x20000bc0

08009a84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b088      	sub	sp, #32
 8009a88:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a8a:	e0a6      	b.n	8009bda <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	f2c0 80a3 	blt.w	8009bda <prvProcessReceivedCommands+0x156>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009a98:	69fb      	ldr	r3, [r7, #28]
 8009a9a:	695b      	ldr	r3, [r3, #20]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d004      	beq.n	8009aaa <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009aa0:	69fb      	ldr	r3, [r7, #28]
 8009aa2:	3304      	adds	r3, #4
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	f7fd ffc5 	bl	8007a34 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009aaa:	1d3b      	adds	r3, r7, #4
 8009aac:	4618      	mov	r0, r3
 8009aae:	f7ff ff87 	bl	80099c0 <prvSampleTimeNow>
 8009ab2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	3b01      	subs	r3, #1
 8009ab8:	2b08      	cmp	r3, #8
 8009aba:	f200 808d 	bhi.w	8009bd8 <prvProcessReceivedCommands+0x154>
 8009abe:	a201      	add	r2, pc, #4	; (adr r2, 8009ac4 <prvProcessReceivedCommands+0x40>)
 8009ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ac4:	08009ae9 	.word	0x08009ae9
 8009ac8:	08009ae9 	.word	0x08009ae9
 8009acc:	08009b51 	.word	0x08009b51
 8009ad0:	08009b65 	.word	0x08009b65
 8009ad4:	08009baf 	.word	0x08009baf
 8009ad8:	08009ae9 	.word	0x08009ae9
 8009adc:	08009ae9 	.word	0x08009ae9
 8009ae0:	08009b51 	.word	0x08009b51
 8009ae4:	08009b65 	.word	0x08009b65
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ae8:	69fb      	ldr	r3, [r7, #28]
 8009aea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009aee:	f043 0301 	orr.w	r3, r3, #1
 8009af2:	b2da      	uxtb	r2, r3
 8009af4:	69fb      	ldr	r3, [r7, #28]
 8009af6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009afa:	68fa      	ldr	r2, [r7, #12]
 8009afc:	69fb      	ldr	r3, [r7, #28]
 8009afe:	699b      	ldr	r3, [r3, #24]
 8009b00:	18d1      	adds	r1, r2, r3
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	69ba      	ldr	r2, [r7, #24]
 8009b06:	69f8      	ldr	r0, [r7, #28]
 8009b08:	f7ff ff7a 	bl	8009a00 <prvInsertTimerInActiveList>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d063      	beq.n	8009bda <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b12:	69fb      	ldr	r3, [r7, #28]
 8009b14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b18:	f003 0304 	and.w	r3, r3, #4
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d009      	beq.n	8009b34 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8009b20:	68fa      	ldr	r2, [r7, #12]
 8009b22:	69fb      	ldr	r3, [r7, #28]
 8009b24:	699b      	ldr	r3, [r3, #24]
 8009b26:	4413      	add	r3, r2
 8009b28:	69ba      	ldr	r2, [r7, #24]
 8009b2a:	4619      	mov	r1, r3
 8009b2c:	69f8      	ldr	r0, [r7, #28]
 8009b2e:	f7ff fe72 	bl	8009816 <prvReloadTimer>
 8009b32:	e008      	b.n	8009b46 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009b34:	69fb      	ldr	r3, [r7, #28]
 8009b36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b3a:	f023 0301 	bic.w	r3, r3, #1
 8009b3e:	b2da      	uxtb	r2, r3
 8009b40:	69fb      	ldr	r3, [r7, #28]
 8009b42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	6a1b      	ldr	r3, [r3, #32]
 8009b4a:	69f8      	ldr	r0, [r7, #28]
 8009b4c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8009b4e:	e044      	b.n	8009bda <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009b50:	69fb      	ldr	r3, [r7, #28]
 8009b52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b56:	f023 0301 	bic.w	r3, r3, #1
 8009b5a:	b2da      	uxtb	r2, r3
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8009b62:	e03a      	b.n	8009bda <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b64:	69fb      	ldr	r3, [r7, #28]
 8009b66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009b6a:	f043 0301 	orr.w	r3, r3, #1
 8009b6e:	b2da      	uxtb	r2, r3
 8009b70:	69fb      	ldr	r3, [r7, #28]
 8009b72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009b76:	68fa      	ldr	r2, [r7, #12]
 8009b78:	69fb      	ldr	r3, [r7, #28]
 8009b7a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009b7c:	69fb      	ldr	r3, [r7, #28]
 8009b7e:	699b      	ldr	r3, [r3, #24]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d10a      	bne.n	8009b9a <prvProcessReceivedCommands+0x116>
        __asm volatile
 8009b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b88:	f383 8811 	msr	BASEPRI, r3
 8009b8c:	f3bf 8f6f 	isb	sy
 8009b90:	f3bf 8f4f 	dsb	sy
 8009b94:	617b      	str	r3, [r7, #20]
    }
 8009b96:	bf00      	nop
 8009b98:	e7fe      	b.n	8009b98 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009b9a:	69fb      	ldr	r3, [r7, #28]
 8009b9c:	699a      	ldr	r2, [r3, #24]
 8009b9e:	69bb      	ldr	r3, [r7, #24]
 8009ba0:	18d1      	adds	r1, r2, r3
 8009ba2:	69bb      	ldr	r3, [r7, #24]
 8009ba4:	69ba      	ldr	r2, [r7, #24]
 8009ba6:	69f8      	ldr	r0, [r7, #28]
 8009ba8:	f7ff ff2a 	bl	8009a00 <prvInsertTimerInActiveList>
                        break;
 8009bac:	e015      	b.n	8009bda <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009bae:	69fb      	ldr	r3, [r7, #28]
 8009bb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bb4:	f003 0302 	and.w	r3, r3, #2
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d103      	bne.n	8009bc4 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 8009bbc:	69f8      	ldr	r0, [r7, #28]
 8009bbe:	f000 fb8f 	bl	800a2e0 <vPortFree>
 8009bc2:	e00a      	b.n	8009bda <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8009bc4:	69fb      	ldr	r3, [r7, #28]
 8009bc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009bca:	f023 0301 	bic.w	r3, r3, #1
 8009bce:	b2da      	uxtb	r2, r3
 8009bd0:	69fb      	ldr	r3, [r7, #28]
 8009bd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8009bd6:	e000      	b.n	8009bda <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
 8009bd8:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009bda:	4b08      	ldr	r3, [pc, #32]	; (8009bfc <prvProcessReceivedCommands+0x178>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f107 0108 	add.w	r1, r7, #8
 8009be2:	2200      	movs	r2, #0
 8009be4:	4618      	mov	r0, r3
 8009be6:	f7fe f857 	bl	8007c98 <xQueueReceive>
 8009bea:	4603      	mov	r3, r0
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	f47f af4d 	bne.w	8009a8c <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8009bf2:	bf00      	nop
 8009bf4:	bf00      	nop
 8009bf6:	3720      	adds	r7, #32
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	20000bc8 	.word	0x20000bc8

08009c00 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b082      	sub	sp, #8
 8009c04:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c06:	e009      	b.n	8009c1c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c08:	4b0e      	ldr	r3, [pc, #56]	; (8009c44 <prvSwitchTimerLists+0x44>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	68db      	ldr	r3, [r3, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8009c12:	f04f 31ff 	mov.w	r1, #4294967295
 8009c16:	6838      	ldr	r0, [r7, #0]
 8009c18:	f7ff fe1e 	bl	8009858 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c1c:	4b09      	ldr	r3, [pc, #36]	; (8009c44 <prvSwitchTimerLists+0x44>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1f0      	bne.n	8009c08 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8009c26:	4b07      	ldr	r3, [pc, #28]	; (8009c44 <prvSwitchTimerLists+0x44>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8009c2c:	4b06      	ldr	r3, [pc, #24]	; (8009c48 <prvSwitchTimerLists+0x48>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4a04      	ldr	r2, [pc, #16]	; (8009c44 <prvSwitchTimerLists+0x44>)
 8009c32:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8009c34:	4a04      	ldr	r2, [pc, #16]	; (8009c48 <prvSwitchTimerLists+0x48>)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6013      	str	r3, [r2, #0]
    }
 8009c3a:	bf00      	nop
 8009c3c:	3708      	adds	r7, #8
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop
 8009c44:	20000bc0 	.word	0x20000bc0
 8009c48:	20000bc4 	.word	0x20000bc4

08009c4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8009c50:	f000 f962 	bl	8009f18 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8009c54:	4b12      	ldr	r3, [pc, #72]	; (8009ca0 <prvCheckForValidListAndQueue+0x54>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d11d      	bne.n	8009c98 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8009c5c:	4811      	ldr	r0, [pc, #68]	; (8009ca4 <prvCheckForValidListAndQueue+0x58>)
 8009c5e:	f7fd fe83 	bl	8007968 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8009c62:	4811      	ldr	r0, [pc, #68]	; (8009ca8 <prvCheckForValidListAndQueue+0x5c>)
 8009c64:	f7fd fe80 	bl	8007968 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8009c68:	4b10      	ldr	r3, [pc, #64]	; (8009cac <prvCheckForValidListAndQueue+0x60>)
 8009c6a:	4a0e      	ldr	r2, [pc, #56]	; (8009ca4 <prvCheckForValidListAndQueue+0x58>)
 8009c6c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8009c6e:	4b10      	ldr	r3, [pc, #64]	; (8009cb0 <prvCheckForValidListAndQueue+0x64>)
 8009c70:	4a0d      	ldr	r2, [pc, #52]	; (8009ca8 <prvCheckForValidListAndQueue+0x5c>)
 8009c72:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8009c74:	2200      	movs	r2, #0
 8009c76:	210c      	movs	r1, #12
 8009c78:	200a      	movs	r0, #10
 8009c7a:	f7fd ff95 	bl	8007ba8 <xQueueGenericCreate>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	4a07      	ldr	r2, [pc, #28]	; (8009ca0 <prvCheckForValidListAndQueue+0x54>)
 8009c82:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8009c84:	4b06      	ldr	r3, [pc, #24]	; (8009ca0 <prvCheckForValidListAndQueue+0x54>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d005      	beq.n	8009c98 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009c8c:	4b04      	ldr	r3, [pc, #16]	; (8009ca0 <prvCheckForValidListAndQueue+0x54>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	4908      	ldr	r1, [pc, #32]	; (8009cb4 <prvCheckForValidListAndQueue+0x68>)
 8009c92:	4618      	mov	r0, r3
 8009c94:	f7fe f99e 	bl	8007fd4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8009c98:	f000 f96e 	bl	8009f78 <vPortExitCritical>
    }
 8009c9c:	bf00      	nop
 8009c9e:	bd80      	pop	{r7, pc}
 8009ca0:	20000bc8 	.word	0x20000bc8
 8009ca4:	20000b98 	.word	0x20000b98
 8009ca8:	20000bac 	.word	0x20000bac
 8009cac:	20000bc0 	.word	0x20000bc0
 8009cb0:	20000bc4 	.word	0x20000bc4
 8009cb4:	0800f93c 	.word	0x0800f93c

08009cb8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b085      	sub	sp, #20
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	60f8      	str	r0, [r7, #12]
 8009cc0:	60b9      	str	r1, [r7, #8]
 8009cc2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	3b04      	subs	r3, #4
 8009cc8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009cd0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	3b04      	subs	r3, #4
 8009cd6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	f023 0201 	bic.w	r2, r3, #1
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	3b04      	subs	r3, #4
 8009ce6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8009ce8:	4a0c      	ldr	r2, [pc, #48]	; (8009d1c <pxPortInitialiseStack+0x64>)
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	3b14      	subs	r3, #20
 8009cf2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	3b04      	subs	r3, #4
 8009cfe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f06f 0202 	mvn.w	r2, #2
 8009d06:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	3b20      	subs	r3, #32
 8009d0c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3714      	adds	r7, #20
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr
 8009d1c:	08009d21 	.word	0x08009d21

08009d20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d20:	b480      	push	{r7}
 8009d22:	b085      	sub	sp, #20
 8009d24:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8009d26:	2300      	movs	r3, #0
 8009d28:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8009d2a:	4b12      	ldr	r3, [pc, #72]	; (8009d74 <prvTaskExitError+0x54>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d32:	d00a      	beq.n	8009d4a <prvTaskExitError+0x2a>
        __asm volatile
 8009d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d38:	f383 8811 	msr	BASEPRI, r3
 8009d3c:	f3bf 8f6f 	isb	sy
 8009d40:	f3bf 8f4f 	dsb	sy
 8009d44:	60fb      	str	r3, [r7, #12]
    }
 8009d46:	bf00      	nop
 8009d48:	e7fe      	b.n	8009d48 <prvTaskExitError+0x28>
        __asm volatile
 8009d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d4e:	f383 8811 	msr	BASEPRI, r3
 8009d52:	f3bf 8f6f 	isb	sy
 8009d56:	f3bf 8f4f 	dsb	sy
 8009d5a:	60bb      	str	r3, [r7, #8]
    }
 8009d5c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8009d5e:	bf00      	nop
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d0fc      	beq.n	8009d60 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8009d66:	bf00      	nop
 8009d68:	bf00      	nop
 8009d6a:	3714      	adds	r7, #20
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr
 8009d74:	20000014 	.word	0x20000014
	...

08009d80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8009d80:	4b07      	ldr	r3, [pc, #28]	; (8009da0 <pxCurrentTCBConst2>)
 8009d82:	6819      	ldr	r1, [r3, #0]
 8009d84:	6808      	ldr	r0, [r1, #0]
 8009d86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d8a:	f380 8809 	msr	PSP, r0
 8009d8e:	f3bf 8f6f 	isb	sy
 8009d92:	f04f 0000 	mov.w	r0, #0
 8009d96:	f380 8811 	msr	BASEPRI, r0
 8009d9a:	4770      	bx	lr
 8009d9c:	f3af 8000 	nop.w

08009da0 <pxCurrentTCBConst2>:
 8009da0:	20000a94 	.word	0x20000a94
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8009da4:	bf00      	nop
 8009da6:	bf00      	nop

08009da8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8009da8:	4808      	ldr	r0, [pc, #32]	; (8009dcc <prvPortStartFirstTask+0x24>)
 8009daa:	6800      	ldr	r0, [r0, #0]
 8009dac:	6800      	ldr	r0, [r0, #0]
 8009dae:	f380 8808 	msr	MSP, r0
 8009db2:	f04f 0000 	mov.w	r0, #0
 8009db6:	f380 8814 	msr	CONTROL, r0
 8009dba:	b662      	cpsie	i
 8009dbc:	b661      	cpsie	f
 8009dbe:	f3bf 8f4f 	dsb	sy
 8009dc2:	f3bf 8f6f 	isb	sy
 8009dc6:	df00      	svc	0
 8009dc8:	bf00      	nop
 8009dca:	0000      	.short	0x0000
 8009dcc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8009dd0:	bf00      	nop
 8009dd2:	bf00      	nop

08009dd4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b086      	sub	sp, #24
 8009dd8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009dda:	4b46      	ldr	r3, [pc, #280]	; (8009ef4 <xPortStartScheduler+0x120>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4a46      	ldr	r2, [pc, #280]	; (8009ef8 <xPortStartScheduler+0x124>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d10a      	bne.n	8009dfa <xPortStartScheduler+0x26>
        __asm volatile
 8009de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de8:	f383 8811 	msr	BASEPRI, r3
 8009dec:	f3bf 8f6f 	isb	sy
 8009df0:	f3bf 8f4f 	dsb	sy
 8009df4:	613b      	str	r3, [r7, #16]
    }
 8009df6:	bf00      	nop
 8009df8:	e7fe      	b.n	8009df8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009dfa:	4b3e      	ldr	r3, [pc, #248]	; (8009ef4 <xPortStartScheduler+0x120>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	4a3f      	ldr	r2, [pc, #252]	; (8009efc <xPortStartScheduler+0x128>)
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d10a      	bne.n	8009e1a <xPortStartScheduler+0x46>
        __asm volatile
 8009e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e08:	f383 8811 	msr	BASEPRI, r3
 8009e0c:	f3bf 8f6f 	isb	sy
 8009e10:	f3bf 8f4f 	dsb	sy
 8009e14:	60fb      	str	r3, [r7, #12]
    }
 8009e16:	bf00      	nop
 8009e18:	e7fe      	b.n	8009e18 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009e1a:	4b39      	ldr	r3, [pc, #228]	; (8009f00 <xPortStartScheduler+0x12c>)
 8009e1c:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	781b      	ldrb	r3, [r3, #0]
 8009e22:	b2db      	uxtb	r3, r3
 8009e24:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	22ff      	movs	r2, #255	; 0xff
 8009e2a:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	781b      	ldrb	r3, [r3, #0]
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009e34:	78fb      	ldrb	r3, [r7, #3]
 8009e36:	b2db      	uxtb	r3, r3
 8009e38:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009e3c:	b2da      	uxtb	r2, r3
 8009e3e:	4b31      	ldr	r3, [pc, #196]	; (8009f04 <xPortStartScheduler+0x130>)
 8009e40:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009e42:	4b31      	ldr	r3, [pc, #196]	; (8009f08 <xPortStartScheduler+0x134>)
 8009e44:	2207      	movs	r2, #7
 8009e46:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e48:	e009      	b.n	8009e5e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 8009e4a:	4b2f      	ldr	r3, [pc, #188]	; (8009f08 <xPortStartScheduler+0x134>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	3b01      	subs	r3, #1
 8009e50:	4a2d      	ldr	r2, [pc, #180]	; (8009f08 <xPortStartScheduler+0x134>)
 8009e52:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009e54:	78fb      	ldrb	r3, [r7, #3]
 8009e56:	b2db      	uxtb	r3, r3
 8009e58:	005b      	lsls	r3, r3, #1
 8009e5a:	b2db      	uxtb	r3, r3
 8009e5c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009e5e:	78fb      	ldrb	r3, [r7, #3]
 8009e60:	b2db      	uxtb	r3, r3
 8009e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e66:	2b80      	cmp	r3, #128	; 0x80
 8009e68:	d0ef      	beq.n	8009e4a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009e6a:	4b27      	ldr	r3, [pc, #156]	; (8009f08 <xPortStartScheduler+0x134>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	f1c3 0307 	rsb	r3, r3, #7
 8009e72:	2b04      	cmp	r3, #4
 8009e74:	d00a      	beq.n	8009e8c <xPortStartScheduler+0xb8>
        __asm volatile
 8009e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e7a:	f383 8811 	msr	BASEPRI, r3
 8009e7e:	f3bf 8f6f 	isb	sy
 8009e82:	f3bf 8f4f 	dsb	sy
 8009e86:	60bb      	str	r3, [r7, #8]
    }
 8009e88:	bf00      	nop
 8009e8a:	e7fe      	b.n	8009e8a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009e8c:	4b1e      	ldr	r3, [pc, #120]	; (8009f08 <xPortStartScheduler+0x134>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	021b      	lsls	r3, r3, #8
 8009e92:	4a1d      	ldr	r2, [pc, #116]	; (8009f08 <xPortStartScheduler+0x134>)
 8009e94:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009e96:	4b1c      	ldr	r3, [pc, #112]	; (8009f08 <xPortStartScheduler+0x134>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009e9e:	4a1a      	ldr	r2, [pc, #104]	; (8009f08 <xPortStartScheduler+0x134>)
 8009ea0:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	b2da      	uxtb	r2, r3
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8009eaa:	4b18      	ldr	r3, [pc, #96]	; (8009f0c <xPortStartScheduler+0x138>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	4a17      	ldr	r2, [pc, #92]	; (8009f0c <xPortStartScheduler+0x138>)
 8009eb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009eb4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8009eb6:	4b15      	ldr	r3, [pc, #84]	; (8009f0c <xPortStartScheduler+0x138>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	4a14      	ldr	r2, [pc, #80]	; (8009f0c <xPortStartScheduler+0x138>)
 8009ebc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009ec0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8009ec2:	f000 f8e3 	bl	800a08c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8009ec6:	4b12      	ldr	r3, [pc, #72]	; (8009f10 <xPortStartScheduler+0x13c>)
 8009ec8:	2200      	movs	r2, #0
 8009eca:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8009ecc:	f000 f902 	bl	800a0d4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009ed0:	4b10      	ldr	r3, [pc, #64]	; (8009f14 <xPortStartScheduler+0x140>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4a0f      	ldr	r2, [pc, #60]	; (8009f14 <xPortStartScheduler+0x140>)
 8009ed6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009eda:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8009edc:	f7ff ff64 	bl	8009da8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8009ee0:	f7fe fd5c 	bl	800899c <vTaskSwitchContext>
    prvTaskExitError();
 8009ee4:	f7ff ff1c 	bl	8009d20 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8009ee8:	2300      	movs	r3, #0
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3718      	adds	r7, #24
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}
 8009ef2:	bf00      	nop
 8009ef4:	e000ed00 	.word	0xe000ed00
 8009ef8:	410fc271 	.word	0x410fc271
 8009efc:	410fc270 	.word	0x410fc270
 8009f00:	e000e400 	.word	0xe000e400
 8009f04:	20000bd4 	.word	0x20000bd4
 8009f08:	20000bd8 	.word	0x20000bd8
 8009f0c:	e000ed20 	.word	0xe000ed20
 8009f10:	20000014 	.word	0x20000014
 8009f14:	e000ef34 	.word	0xe000ef34

08009f18 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b083      	sub	sp, #12
 8009f1c:	af00      	add	r7, sp, #0
        __asm volatile
 8009f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f22:	f383 8811 	msr	BASEPRI, r3
 8009f26:	f3bf 8f6f 	isb	sy
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	607b      	str	r3, [r7, #4]
    }
 8009f30:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8009f32:	4b0f      	ldr	r3, [pc, #60]	; (8009f70 <vPortEnterCritical+0x58>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	3301      	adds	r3, #1
 8009f38:	4a0d      	ldr	r2, [pc, #52]	; (8009f70 <vPortEnterCritical+0x58>)
 8009f3a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8009f3c:	4b0c      	ldr	r3, [pc, #48]	; (8009f70 <vPortEnterCritical+0x58>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d10f      	bne.n	8009f64 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009f44:	4b0b      	ldr	r3, [pc, #44]	; (8009f74 <vPortEnterCritical+0x5c>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	b2db      	uxtb	r3, r3
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d00a      	beq.n	8009f64 <vPortEnterCritical+0x4c>
        __asm volatile
 8009f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f52:	f383 8811 	msr	BASEPRI, r3
 8009f56:	f3bf 8f6f 	isb	sy
 8009f5a:	f3bf 8f4f 	dsb	sy
 8009f5e:	603b      	str	r3, [r7, #0]
    }
 8009f60:	bf00      	nop
 8009f62:	e7fe      	b.n	8009f62 <vPortEnterCritical+0x4a>
    }
}
 8009f64:	bf00      	nop
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr
 8009f70:	20000014 	.word	0x20000014
 8009f74:	e000ed04 	.word	0xe000ed04

08009f78 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b083      	sub	sp, #12
 8009f7c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8009f7e:	4b12      	ldr	r3, [pc, #72]	; (8009fc8 <vPortExitCritical+0x50>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d10a      	bne.n	8009f9c <vPortExitCritical+0x24>
        __asm volatile
 8009f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f8a:	f383 8811 	msr	BASEPRI, r3
 8009f8e:	f3bf 8f6f 	isb	sy
 8009f92:	f3bf 8f4f 	dsb	sy
 8009f96:	607b      	str	r3, [r7, #4]
    }
 8009f98:	bf00      	nop
 8009f9a:	e7fe      	b.n	8009f9a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8009f9c:	4b0a      	ldr	r3, [pc, #40]	; (8009fc8 <vPortExitCritical+0x50>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	3b01      	subs	r3, #1
 8009fa2:	4a09      	ldr	r2, [pc, #36]	; (8009fc8 <vPortExitCritical+0x50>)
 8009fa4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8009fa6:	4b08      	ldr	r3, [pc, #32]	; (8009fc8 <vPortExitCritical+0x50>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d105      	bne.n	8009fba <vPortExitCritical+0x42>
 8009fae:	2300      	movs	r3, #0
 8009fb0:	603b      	str	r3, [r7, #0]
        __asm volatile
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	f383 8811 	msr	BASEPRI, r3
    }
 8009fb8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8009fba:	bf00      	nop
 8009fbc:	370c      	adds	r7, #12
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc4:	4770      	bx	lr
 8009fc6:	bf00      	nop
 8009fc8:	20000014 	.word	0x20000014
 8009fcc:	00000000 	.word	0x00000000

08009fd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8009fd0:	f3ef 8009 	mrs	r0, PSP
 8009fd4:	f3bf 8f6f 	isb	sy
 8009fd8:	4b15      	ldr	r3, [pc, #84]	; (800a030 <pxCurrentTCBConst>)
 8009fda:	681a      	ldr	r2, [r3, #0]
 8009fdc:	f01e 0f10 	tst.w	lr, #16
 8009fe0:	bf08      	it	eq
 8009fe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009fe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fea:	6010      	str	r0, [r2, #0]
 8009fec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009ff0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009ff4:	f380 8811 	msr	BASEPRI, r0
 8009ff8:	f3bf 8f4f 	dsb	sy
 8009ffc:	f3bf 8f6f 	isb	sy
 800a000:	f7fe fccc 	bl	800899c <vTaskSwitchContext>
 800a004:	f04f 0000 	mov.w	r0, #0
 800a008:	f380 8811 	msr	BASEPRI, r0
 800a00c:	bc09      	pop	{r0, r3}
 800a00e:	6819      	ldr	r1, [r3, #0]
 800a010:	6808      	ldr	r0, [r1, #0]
 800a012:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a016:	f01e 0f10 	tst.w	lr, #16
 800a01a:	bf08      	it	eq
 800a01c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a020:	f380 8809 	msr	PSP, r0
 800a024:	f3bf 8f6f 	isb	sy
 800a028:	4770      	bx	lr
 800a02a:	bf00      	nop
 800a02c:	f3af 8000 	nop.w

0800a030 <pxCurrentTCBConst>:
 800a030:	20000a94 	.word	0x20000a94
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800a034:	bf00      	nop
 800a036:	bf00      	nop

0800a038 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b082      	sub	sp, #8
 800a03c:	af00      	add	r7, sp, #0
        __asm volatile
 800a03e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a042:	f383 8811 	msr	BASEPRI, r3
 800a046:	f3bf 8f6f 	isb	sy
 800a04a:	f3bf 8f4f 	dsb	sy
 800a04e:	607b      	str	r3, [r7, #4]
    }
 800a050:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 800a052:	f001 fc2d 	bl	800b8b0 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800a056:	f7fe fb87 	bl	8008768 <xTaskIncrementTick>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d006      	beq.n	800a06e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 800a060:	f001 fc84 	bl	800b96c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a064:	4b08      	ldr	r3, [pc, #32]	; (800a088 <SysTick_Handler+0x50>)
 800a066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a06a:	601a      	str	r2, [r3, #0]
 800a06c:	e001      	b.n	800a072 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800a06e:	f001 fc61 	bl	800b934 <SEGGER_SYSVIEW_RecordExitISR>
 800a072:	2300      	movs	r3, #0
 800a074:	603b      	str	r3, [r7, #0]
        __asm volatile
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	f383 8811 	msr	BASEPRI, r3
    }
 800a07c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800a07e:	bf00      	nop
 800a080:	3708      	adds	r7, #8
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}
 800a086:	bf00      	nop
 800a088:	e000ed04 	.word	0xe000ed04

0800a08c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800a08c:	b480      	push	{r7}
 800a08e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a090:	4b0b      	ldr	r3, [pc, #44]	; (800a0c0 <vPortSetupTimerInterrupt+0x34>)
 800a092:	2200      	movs	r2, #0
 800a094:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a096:	4b0b      	ldr	r3, [pc, #44]	; (800a0c4 <vPortSetupTimerInterrupt+0x38>)
 800a098:	2200      	movs	r2, #0
 800a09a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a09c:	4b0a      	ldr	r3, [pc, #40]	; (800a0c8 <vPortSetupTimerInterrupt+0x3c>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	4a0a      	ldr	r2, [pc, #40]	; (800a0cc <vPortSetupTimerInterrupt+0x40>)
 800a0a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0a6:	099b      	lsrs	r3, r3, #6
 800a0a8:	4a09      	ldr	r2, [pc, #36]	; (800a0d0 <vPortSetupTimerInterrupt+0x44>)
 800a0aa:	3b01      	subs	r3, #1
 800a0ac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a0ae:	4b04      	ldr	r3, [pc, #16]	; (800a0c0 <vPortSetupTimerInterrupt+0x34>)
 800a0b0:	2207      	movs	r2, #7
 800a0b2:	601a      	str	r2, [r3, #0]
}
 800a0b4:	bf00      	nop
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr
 800a0be:	bf00      	nop
 800a0c0:	e000e010 	.word	0xe000e010
 800a0c4:	e000e018 	.word	0xe000e018
 800a0c8:	20000004 	.word	0x20000004
 800a0cc:	10624dd3 	.word	0x10624dd3
 800a0d0:	e000e014 	.word	0xe000e014

0800a0d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800a0d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a0e4 <vPortEnableVFP+0x10>
 800a0d8:	6801      	ldr	r1, [r0, #0]
 800a0da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a0de:	6001      	str	r1, [r0, #0]
 800a0e0:	4770      	bx	lr
 800a0e2:	0000      	.short	0x0000
 800a0e4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 800a0e8:	bf00      	nop
 800a0ea:	bf00      	nop

0800a0ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800a0ec:	b480      	push	{r7}
 800a0ee:	b085      	sub	sp, #20
 800a0f0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800a0f2:	f3ef 8305 	mrs	r3, IPSR
 800a0f6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	2b0f      	cmp	r3, #15
 800a0fc:	d914      	bls.n	800a128 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a0fe:	4a17      	ldr	r2, [pc, #92]	; (800a15c <vPortValidateInterruptPriority+0x70>)
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	4413      	add	r3, r2
 800a104:	781b      	ldrb	r3, [r3, #0]
 800a106:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a108:	4b15      	ldr	r3, [pc, #84]	; (800a160 <vPortValidateInterruptPriority+0x74>)
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	7afa      	ldrb	r2, [r7, #11]
 800a10e:	429a      	cmp	r2, r3
 800a110:	d20a      	bcs.n	800a128 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 800a112:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a116:	f383 8811 	msr	BASEPRI, r3
 800a11a:	f3bf 8f6f 	isb	sy
 800a11e:	f3bf 8f4f 	dsb	sy
 800a122:	607b      	str	r3, [r7, #4]
    }
 800a124:	bf00      	nop
 800a126:	e7fe      	b.n	800a126 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a128:	4b0e      	ldr	r3, [pc, #56]	; (800a164 <vPortValidateInterruptPriority+0x78>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a130:	4b0d      	ldr	r3, [pc, #52]	; (800a168 <vPortValidateInterruptPriority+0x7c>)
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	429a      	cmp	r2, r3
 800a136:	d90a      	bls.n	800a14e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 800a138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a13c:	f383 8811 	msr	BASEPRI, r3
 800a140:	f3bf 8f6f 	isb	sy
 800a144:	f3bf 8f4f 	dsb	sy
 800a148:	603b      	str	r3, [r7, #0]
    }
 800a14a:	bf00      	nop
 800a14c:	e7fe      	b.n	800a14c <vPortValidateInterruptPriority+0x60>
    }
 800a14e:	bf00      	nop
 800a150:	3714      	adds	r7, #20
 800a152:	46bd      	mov	sp, r7
 800a154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a158:	4770      	bx	lr
 800a15a:	bf00      	nop
 800a15c:	e000e3f0 	.word	0xe000e3f0
 800a160:	20000bd4 	.word	0x20000bd4
 800a164:	e000ed0c 	.word	0xe000ed0c
 800a168:	20000bd8 	.word	0x20000bd8

0800a16c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b08a      	sub	sp, #40	; 0x28
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 800a174:	2300      	movs	r3, #0
 800a176:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 800a178:	f7fe f9d8 	bl	800852c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800a17c:	4b53      	ldr	r3, [pc, #332]	; (800a2cc <pvPortMalloc+0x160>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d101      	bne.n	800a188 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 800a184:	f000 f908 	bl	800a398 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d012      	beq.n	800a1b4 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800a18e:	2208      	movs	r2, #8
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f003 0307 	and.w	r3, r3, #7
 800a196:	1ad3      	subs	r3, r2, r3
 800a198:	3308      	adds	r3, #8
 800a19a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800a19c:	69bb      	ldr	r3, [r7, #24]
 800a19e:	43db      	mvns	r3, r3
 800a1a0:	687a      	ldr	r2, [r7, #4]
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d804      	bhi.n	800a1b0 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 800a1a6:	687a      	ldr	r2, [r7, #4]
 800a1a8:	69bb      	ldr	r3, [r7, #24]
 800a1aa:	4413      	add	r3, r2
 800a1ac:	607b      	str	r3, [r7, #4]
 800a1ae:	e001      	b.n	800a1b4 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	db70      	blt.n	800a29c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d06d      	beq.n	800a29c <pvPortMalloc+0x130>
 800a1c0:	4b43      	ldr	r3, [pc, #268]	; (800a2d0 <pvPortMalloc+0x164>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d868      	bhi.n	800a29c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800a1ca:	4b42      	ldr	r3, [pc, #264]	; (800a2d4 <pvPortMalloc+0x168>)
 800a1cc:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800a1ce:	4b41      	ldr	r3, [pc, #260]	; (800a2d4 <pvPortMalloc+0x168>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1d4:	e004      	b.n	800a1e0 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 800a1d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800a1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	687a      	ldr	r2, [r7, #4]
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d903      	bls.n	800a1f2 <pvPortMalloc+0x86>
 800a1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d1f1      	bne.n	800a1d6 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800a1f2:	4b36      	ldr	r3, [pc, #216]	; (800a2cc <pvPortMalloc+0x160>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1f8:	429a      	cmp	r2, r3
 800a1fa:	d04f      	beq.n	800a29c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a1fc:	6a3b      	ldr	r3, [r7, #32]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	2208      	movs	r2, #8
 800a202:	4413      	add	r3, r2
 800a204:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a208:	681a      	ldr	r2, [r3, #0]
 800a20a:	6a3b      	ldr	r3, [r7, #32]
 800a20c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a20e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a210:	685a      	ldr	r2, [r3, #4]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	1ad2      	subs	r2, r2, r3
 800a216:	2308      	movs	r3, #8
 800a218:	005b      	lsls	r3, r3, #1
 800a21a:	429a      	cmp	r2, r3
 800a21c:	d91f      	bls.n	800a25e <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a21e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	4413      	add	r3, r2
 800a224:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	f003 0307 	and.w	r3, r3, #7
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d00a      	beq.n	800a246 <pvPortMalloc+0xda>
        __asm volatile
 800a230:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a234:	f383 8811 	msr	BASEPRI, r3
 800a238:	f3bf 8f6f 	isb	sy
 800a23c:	f3bf 8f4f 	dsb	sy
 800a240:	613b      	str	r3, [r7, #16]
    }
 800a242:	bf00      	nop
 800a244:	e7fe      	b.n	800a244 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a248:	685a      	ldr	r2, [r3, #4]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	1ad2      	subs	r2, r2, r3
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800a252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a254:	687a      	ldr	r2, [r7, #4]
 800a256:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a258:	6978      	ldr	r0, [r7, #20]
 800a25a:	f000 f8f9 	bl	800a450 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a25e:	4b1c      	ldr	r3, [pc, #112]	; (800a2d0 <pvPortMalloc+0x164>)
 800a260:	681a      	ldr	r2, [r3, #0]
 800a262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a264:	685b      	ldr	r3, [r3, #4]
 800a266:	1ad3      	subs	r3, r2, r3
 800a268:	4a19      	ldr	r2, [pc, #100]	; (800a2d0 <pvPortMalloc+0x164>)
 800a26a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a26c:	4b18      	ldr	r3, [pc, #96]	; (800a2d0 <pvPortMalloc+0x164>)
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	4b19      	ldr	r3, [pc, #100]	; (800a2d8 <pvPortMalloc+0x16c>)
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	429a      	cmp	r2, r3
 800a276:	d203      	bcs.n	800a280 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a278:	4b15      	ldr	r3, [pc, #84]	; (800a2d0 <pvPortMalloc+0x164>)
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	4a16      	ldr	r2, [pc, #88]	; (800a2d8 <pvPortMalloc+0x16c>)
 800a27e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800a280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800a288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a28a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800a28c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a28e:	2200      	movs	r2, #0
 800a290:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800a292:	4b12      	ldr	r3, [pc, #72]	; (800a2dc <pvPortMalloc+0x170>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	3301      	adds	r3, #1
 800a298:	4a10      	ldr	r2, [pc, #64]	; (800a2dc <pvPortMalloc+0x170>)
 800a29a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800a29c:	f7fe f954 	bl	8008548 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2a0:	69fb      	ldr	r3, [r7, #28]
 800a2a2:	f003 0307 	and.w	r3, r3, #7
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d00a      	beq.n	800a2c0 <pvPortMalloc+0x154>
        __asm volatile
 800a2aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ae:	f383 8811 	msr	BASEPRI, r3
 800a2b2:	f3bf 8f6f 	isb	sy
 800a2b6:	f3bf 8f4f 	dsb	sy
 800a2ba:	60fb      	str	r3, [r7, #12]
    }
 800a2bc:	bf00      	nop
 800a2be:	e7fe      	b.n	800a2be <pvPortMalloc+0x152>
    return pvReturn;
 800a2c0:	69fb      	ldr	r3, [r7, #28]
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3728      	adds	r7, #40	; 0x28
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	200137e4 	.word	0x200137e4
 800a2d0:	200137e8 	.word	0x200137e8
 800a2d4:	200137dc 	.word	0x200137dc
 800a2d8:	200137ec 	.word	0x200137ec
 800a2dc:	200137f0 	.word	0x200137f0

0800a2e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b086      	sub	sp, #24
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d049      	beq.n	800a386 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800a2f2:	2308      	movs	r3, #8
 800a2f4:	425b      	negs	r3, r3
 800a2f6:	697a      	ldr	r2, [r7, #20]
 800a2f8:	4413      	add	r3, r2
 800a2fa:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	2b00      	cmp	r3, #0
 800a306:	db0a      	blt.n	800a31e <vPortFree+0x3e>
        __asm volatile
 800a308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a30c:	f383 8811 	msr	BASEPRI, r3
 800a310:	f3bf 8f6f 	isb	sy
 800a314:	f3bf 8f4f 	dsb	sy
 800a318:	60fb      	str	r3, [r7, #12]
    }
 800a31a:	bf00      	nop
 800a31c:	e7fe      	b.n	800a31c <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d00a      	beq.n	800a33c <vPortFree+0x5c>
        __asm volatile
 800a326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a32a:	f383 8811 	msr	BASEPRI, r3
 800a32e:	f3bf 8f6f 	isb	sy
 800a332:	f3bf 8f4f 	dsb	sy
 800a336:	60bb      	str	r3, [r7, #8]
    }
 800a338:	bf00      	nop
 800a33a:	e7fe      	b.n	800a33a <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800a33c:	693b      	ldr	r3, [r7, #16]
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	0fdb      	lsrs	r3, r3, #31
 800a342:	f003 0301 	and.w	r3, r3, #1
 800a346:	b2db      	uxtb	r3, r3
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d01c      	beq.n	800a386 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d118      	bne.n	800a386 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800a354:	693b      	ldr	r3, [r7, #16]
 800a356:	685b      	ldr	r3, [r3, #4]
 800a358:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 800a360:	f7fe f8e4 	bl	800852c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	685a      	ldr	r2, [r3, #4]
 800a368:	4b09      	ldr	r3, [pc, #36]	; (800a390 <vPortFree+0xb0>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4413      	add	r3, r2
 800a36e:	4a08      	ldr	r2, [pc, #32]	; (800a390 <vPortFree+0xb0>)
 800a370:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a372:	6938      	ldr	r0, [r7, #16]
 800a374:	f000 f86c 	bl	800a450 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800a378:	4b06      	ldr	r3, [pc, #24]	; (800a394 <vPortFree+0xb4>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	3301      	adds	r3, #1
 800a37e:	4a05      	ldr	r2, [pc, #20]	; (800a394 <vPortFree+0xb4>)
 800a380:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800a382:	f7fe f8e1 	bl	8008548 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800a386:	bf00      	nop
 800a388:	3718      	adds	r7, #24
 800a38a:	46bd      	mov	sp, r7
 800a38c:	bd80      	pop	{r7, pc}
 800a38e:	bf00      	nop
 800a390:	200137e8 	.word	0x200137e8
 800a394:	200137f4 	.word	0x200137f4

0800a398 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800a398:	b480      	push	{r7}
 800a39a:	b085      	sub	sp, #20
 800a39c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a39e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800a3a2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800a3a4:	4b25      	ldr	r3, [pc, #148]	; (800a43c <prvHeapInit+0xa4>)
 800a3a6:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	f003 0307 	and.w	r3, r3, #7
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d00c      	beq.n	800a3cc <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	3307      	adds	r3, #7
 800a3b6:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	f023 0307 	bic.w	r3, r3, #7
 800a3be:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 800a3c0:	68ba      	ldr	r2, [r7, #8]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	1ad3      	subs	r3, r2, r3
 800a3c6:	4a1d      	ldr	r2, [pc, #116]	; (800a43c <prvHeapInit+0xa4>)
 800a3c8:	4413      	add	r3, r2
 800a3ca:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a3d0:	4a1b      	ldr	r2, [pc, #108]	; (800a440 <prvHeapInit+0xa8>)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800a3d6:	4b1a      	ldr	r3, [pc, #104]	; (800a440 <prvHeapInit+0xa8>)
 800a3d8:	2200      	movs	r2, #0
 800a3da:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	68ba      	ldr	r2, [r7, #8]
 800a3e0:	4413      	add	r3, r2
 800a3e2:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800a3e4:	2208      	movs	r2, #8
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	1a9b      	subs	r3, r3, r2
 800a3ea:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	f023 0307 	bic.w	r3, r3, #7
 800a3f2:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	4a13      	ldr	r2, [pc, #76]	; (800a444 <prvHeapInit+0xac>)
 800a3f8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800a3fa:	4b12      	ldr	r3, [pc, #72]	; (800a444 <prvHeapInit+0xac>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	2200      	movs	r2, #0
 800a400:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800a402:	4b10      	ldr	r3, [pc, #64]	; (800a444 <prvHeapInit+0xac>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	2200      	movs	r2, #0
 800a408:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	68fa      	ldr	r2, [r7, #12]
 800a412:	1ad2      	subs	r2, r2, r3
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a418:	4b0a      	ldr	r3, [pc, #40]	; (800a444 <prvHeapInit+0xac>)
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	683b      	ldr	r3, [r7, #0]
 800a41e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	4a08      	ldr	r2, [pc, #32]	; (800a448 <prvHeapInit+0xb0>)
 800a426:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	4a07      	ldr	r2, [pc, #28]	; (800a44c <prvHeapInit+0xb4>)
 800a42e:	6013      	str	r3, [r2, #0]
}
 800a430:	bf00      	nop
 800a432:	3714      	adds	r7, #20
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr
 800a43c:	20000bdc 	.word	0x20000bdc
 800a440:	200137dc 	.word	0x200137dc
 800a444:	200137e4 	.word	0x200137e4
 800a448:	200137ec 	.word	0x200137ec
 800a44c:	200137e8 	.word	0x200137e8

0800a450 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800a450:	b480      	push	{r7}
 800a452:	b085      	sub	sp, #20
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a458:	4b28      	ldr	r3, [pc, #160]	; (800a4fc <prvInsertBlockIntoFreeList+0xac>)
 800a45a:	60fb      	str	r3, [r7, #12]
 800a45c:	e002      	b.n	800a464 <prvInsertBlockIntoFreeList+0x14>
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	60fb      	str	r3, [r7, #12]
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	687a      	ldr	r2, [r7, #4]
 800a46a:	429a      	cmp	r2, r3
 800a46c:	d8f7      	bhi.n	800a45e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	68ba      	ldr	r2, [r7, #8]
 800a478:	4413      	add	r3, r2
 800a47a:	687a      	ldr	r2, [r7, #4]
 800a47c:	429a      	cmp	r2, r3
 800a47e:	d108      	bne.n	800a492 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	685a      	ldr	r2, [r3, #4]
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	441a      	add	r2, r3
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	685b      	ldr	r3, [r3, #4]
 800a49a:	68ba      	ldr	r2, [r7, #8]
 800a49c:	441a      	add	r2, r3
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	429a      	cmp	r2, r3
 800a4a4:	d118      	bne.n	800a4d8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681a      	ldr	r2, [r3, #0]
 800a4aa:	4b15      	ldr	r3, [pc, #84]	; (800a500 <prvInsertBlockIntoFreeList+0xb0>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	429a      	cmp	r2, r3
 800a4b0:	d00d      	beq.n	800a4ce <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	685a      	ldr	r2, [r3, #4]
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	441a      	add	r2, r3
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	681a      	ldr	r2, [r3, #0]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	601a      	str	r2, [r3, #0]
 800a4cc:	e008      	b.n	800a4e0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a4ce:	4b0c      	ldr	r3, [pc, #48]	; (800a500 <prvInsertBlockIntoFreeList+0xb0>)
 800a4d0:	681a      	ldr	r2, [r3, #0]
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	601a      	str	r2, [r3, #0]
 800a4d6:	e003      	b.n	800a4e0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	681a      	ldr	r2, [r3, #0]
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800a4e0:	68fa      	ldr	r2, [r7, #12]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d002      	beq.n	800a4ee <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800a4ee:	bf00      	nop
 800a4f0:	3714      	adds	r7, #20
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f8:	4770      	bx	lr
 800a4fa:	bf00      	nop
 800a4fc:	200137dc 	.word	0x200137dc
 800a500:	200137e4 	.word	0x200137e4

0800a504 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800a504:	b580      	push	{r7, lr}
 800a506:	b086      	sub	sp, #24
 800a508:	af02      	add	r7, sp, #8
 800a50a:	60f8      	str	r0, [r7, #12]
 800a50c:	60b9      	str	r1, [r7, #8]
 800a50e:	607a      	str	r2, [r7, #4]
 800a510:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800a512:	2205      	movs	r2, #5
 800a514:	492b      	ldr	r1, [pc, #172]	; (800a5c4 <SYSVIEW_AddTask+0xc0>)
 800a516:	68b8      	ldr	r0, [r7, #8]
 800a518:	f002 fa7b 	bl	800ca12 <memcmp>
 800a51c:	4603      	mov	r3, r0
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d04b      	beq.n	800a5ba <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800a522:	4b29      	ldr	r3, [pc, #164]	; (800a5c8 <SYSVIEW_AddTask+0xc4>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	2b07      	cmp	r3, #7
 800a528:	d903      	bls.n	800a532 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800a52a:	4828      	ldr	r0, [pc, #160]	; (800a5cc <SYSVIEW_AddTask+0xc8>)
 800a52c:	f001 fc08 	bl	800bd40 <SEGGER_SYSVIEW_Warn>
    return;
 800a530:	e044      	b.n	800a5bc <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800a532:	4b25      	ldr	r3, [pc, #148]	; (800a5c8 <SYSVIEW_AddTask+0xc4>)
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	4926      	ldr	r1, [pc, #152]	; (800a5d0 <SYSVIEW_AddTask+0xcc>)
 800a538:	4613      	mov	r3, r2
 800a53a:	009b      	lsls	r3, r3, #2
 800a53c:	4413      	add	r3, r2
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	440b      	add	r3, r1
 800a542:	68fa      	ldr	r2, [r7, #12]
 800a544:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800a546:	4b20      	ldr	r3, [pc, #128]	; (800a5c8 <SYSVIEW_AddTask+0xc4>)
 800a548:	681a      	ldr	r2, [r3, #0]
 800a54a:	4921      	ldr	r1, [pc, #132]	; (800a5d0 <SYSVIEW_AddTask+0xcc>)
 800a54c:	4613      	mov	r3, r2
 800a54e:	009b      	lsls	r3, r3, #2
 800a550:	4413      	add	r3, r2
 800a552:	009b      	lsls	r3, r3, #2
 800a554:	440b      	add	r3, r1
 800a556:	3304      	adds	r3, #4
 800a558:	68ba      	ldr	r2, [r7, #8]
 800a55a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800a55c:	4b1a      	ldr	r3, [pc, #104]	; (800a5c8 <SYSVIEW_AddTask+0xc4>)
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	491b      	ldr	r1, [pc, #108]	; (800a5d0 <SYSVIEW_AddTask+0xcc>)
 800a562:	4613      	mov	r3, r2
 800a564:	009b      	lsls	r3, r3, #2
 800a566:	4413      	add	r3, r2
 800a568:	009b      	lsls	r3, r3, #2
 800a56a:	440b      	add	r3, r1
 800a56c:	3308      	adds	r3, #8
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800a572:	4b15      	ldr	r3, [pc, #84]	; (800a5c8 <SYSVIEW_AddTask+0xc4>)
 800a574:	681a      	ldr	r2, [r3, #0]
 800a576:	4916      	ldr	r1, [pc, #88]	; (800a5d0 <SYSVIEW_AddTask+0xcc>)
 800a578:	4613      	mov	r3, r2
 800a57a:	009b      	lsls	r3, r3, #2
 800a57c:	4413      	add	r3, r2
 800a57e:	009b      	lsls	r3, r3, #2
 800a580:	440b      	add	r3, r1
 800a582:	330c      	adds	r3, #12
 800a584:	683a      	ldr	r2, [r7, #0]
 800a586:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800a588:	4b0f      	ldr	r3, [pc, #60]	; (800a5c8 <SYSVIEW_AddTask+0xc4>)
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	4910      	ldr	r1, [pc, #64]	; (800a5d0 <SYSVIEW_AddTask+0xcc>)
 800a58e:	4613      	mov	r3, r2
 800a590:	009b      	lsls	r3, r3, #2
 800a592:	4413      	add	r3, r2
 800a594:	009b      	lsls	r3, r3, #2
 800a596:	440b      	add	r3, r1
 800a598:	3310      	adds	r3, #16
 800a59a:	69ba      	ldr	r2, [r7, #24]
 800a59c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800a59e:	4b0a      	ldr	r3, [pc, #40]	; (800a5c8 <SYSVIEW_AddTask+0xc4>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	4a08      	ldr	r2, [pc, #32]	; (800a5c8 <SYSVIEW_AddTask+0xc4>)
 800a5a6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800a5a8:	69bb      	ldr	r3, [r7, #24]
 800a5aa:	9300      	str	r3, [sp, #0]
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	687a      	ldr	r2, [r7, #4]
 800a5b0:	68b9      	ldr	r1, [r7, #8]
 800a5b2:	68f8      	ldr	r0, [r7, #12]
 800a5b4:	f000 f80e 	bl	800a5d4 <SYSVIEW_SendTaskInfo>
 800a5b8:	e000      	b.n	800a5bc <SYSVIEW_AddTask+0xb8>
    return;
 800a5ba:	bf00      	nop

}
 800a5bc:	3710      	adds	r7, #16
 800a5be:	46bd      	mov	sp, r7
 800a5c0:	bd80      	pop	{r7, pc}
 800a5c2:	bf00      	nop
 800a5c4:	0800f944 	.word	0x0800f944
 800a5c8:	20013898 	.word	0x20013898
 800a5cc:	0800f94c 	.word	0x0800f94c
 800a5d0:	200137f8 	.word	0x200137f8

0800a5d4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b08a      	sub	sp, #40	; 0x28
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	60f8      	str	r0, [r7, #12]
 800a5dc:	60b9      	str	r1, [r7, #8]
 800a5de:	607a      	str	r2, [r7, #4]
 800a5e0:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800a5e2:	f107 0314 	add.w	r3, r7, #20
 800a5e6:	2214      	movs	r2, #20
 800a5e8:	2100      	movs	r1, #0
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f002 fa21 	bl	800ca32 <memset>
  TaskInfo.TaskID     = TaskID;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800a600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a602:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800a604:	f107 0314 	add.w	r3, r7, #20
 800a608:	4618      	mov	r0, r3
 800a60a:	f001 f827 	bl	800b65c <SEGGER_SYSVIEW_SendTaskInfo>
}
 800a60e:	bf00      	nop
 800a610:	3728      	adds	r7, #40	; 0x28
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}
	...

0800a618 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 800a618:	b480      	push	{r7}
 800a61a:	b083      	sub	sp, #12
 800a61c:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800a61e:	4b24      	ldr	r3, [pc, #144]	; (800a6b0 <_DoInit+0x98>)
 800a620:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2203      	movs	r2, #3
 800a626:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2203      	movs	r2, #3
 800a62c:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	4a20      	ldr	r2, [pc, #128]	; (800a6b4 <_DoInit+0x9c>)
 800a632:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	4a20      	ldr	r2, [pc, #128]	; (800a6b8 <_DoInit+0xa0>)
 800a638:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a640:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2200      	movs	r2, #0
 800a646:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2200      	movs	r2, #0
 800a64c:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2200      	movs	r2, #0
 800a652:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	4a17      	ldr	r2, [pc, #92]	; (800a6b4 <_DoInit+0x9c>)
 800a658:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	4a17      	ldr	r2, [pc, #92]	; (800a6bc <_DoInit+0xa4>)
 800a65e:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2210      	movs	r2, #16
 800a664:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2200      	movs	r2, #0
 800a66a:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2200      	movs	r2, #0
 800a670:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2200      	movs	r2, #0
 800a676:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	3307      	adds	r3, #7
 800a67c:	4a10      	ldr	r2, [pc, #64]	; (800a6c0 <_DoInit+0xa8>)
 800a67e:	6810      	ldr	r0, [r2, #0]
 800a680:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800a682:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	4a0e      	ldr	r2, [pc, #56]	; (800a6c4 <_DoInit+0xac>)
 800a68a:	6810      	ldr	r0, [r2, #0]
 800a68c:	6018      	str	r0, [r3, #0]
 800a68e:	8891      	ldrh	r1, [r2, #4]
 800a690:	7992      	ldrb	r2, [r2, #6]
 800a692:	8099      	strh	r1, [r3, #4]
 800a694:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800a696:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2220      	movs	r2, #32
 800a69e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800a6a0:	f3bf 8f5f 	dmb	sy
}
 800a6a4:	bf00      	nop
 800a6a6:	370c      	adds	r7, #12
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ae:	4770      	bx	lr
 800a6b0:	2001389c 	.word	0x2001389c
 800a6b4:	0800f99c 	.word	0x0800f99c
 800a6b8:	20013944 	.word	0x20013944
 800a6bc:	20013d44 	.word	0x20013d44
 800a6c0:	0800f9a8 	.word	0x0800f9a8
 800a6c4:	0800f9ac 	.word	0x0800f9ac

0800a6c8 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b08a      	sub	sp, #40	; 0x28
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	60f8      	str	r0, [r7, #12]
 800a6d0:	60b9      	str	r1, [r7, #8]
 800a6d2:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	68db      	ldr	r3, [r3, #12]
 800a6dc:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	691b      	ldr	r3, [r3, #16]
 800a6e2:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800a6e4:	69ba      	ldr	r2, [r7, #24]
 800a6e6:	69fb      	ldr	r3, [r7, #28]
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d905      	bls.n	800a6f8 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800a6ec:	69ba      	ldr	r2, [r7, #24]
 800a6ee:	69fb      	ldr	r3, [r7, #28]
 800a6f0:	1ad3      	subs	r3, r2, r3
 800a6f2:	3b01      	subs	r3, #1
 800a6f4:	627b      	str	r3, [r7, #36]	; 0x24
 800a6f6:	e007      	b.n	800a708 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	689a      	ldr	r2, [r3, #8]
 800a6fc:	69b9      	ldr	r1, [r7, #24]
 800a6fe:	69fb      	ldr	r3, [r7, #28]
 800a700:	1acb      	subs	r3, r1, r3
 800a702:	4413      	add	r3, r2
 800a704:	3b01      	subs	r3, #1
 800a706:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	689a      	ldr	r2, [r3, #8]
 800a70c:	69fb      	ldr	r3, [r7, #28]
 800a70e:	1ad3      	subs	r3, r2, r3
 800a710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a712:	4293      	cmp	r3, r2
 800a714:	bf28      	it	cs
 800a716:	4613      	movcs	r3, r2
 800a718:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800a71a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	4293      	cmp	r3, r2
 800a720:	bf28      	it	cs
 800a722:	4613      	movcs	r3, r2
 800a724:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	685a      	ldr	r2, [r3, #4]
 800a72a:	69fb      	ldr	r3, [r7, #28]
 800a72c:	4413      	add	r3, r2
 800a72e:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 800a730:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a732:	68b9      	ldr	r1, [r7, #8]
 800a734:	6978      	ldr	r0, [r7, #20]
 800a736:	f002 f9ea 	bl	800cb0e <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800a73a:	6a3a      	ldr	r2, [r7, #32]
 800a73c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a73e:	4413      	add	r3, r2
 800a740:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800a742:	68ba      	ldr	r2, [r7, #8]
 800a744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a746:	4413      	add	r3, r2
 800a748:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800a74a:	687a      	ldr	r2, [r7, #4]
 800a74c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a74e:	1ad3      	subs	r3, r2, r3
 800a750:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800a752:	69fa      	ldr	r2, [r7, #28]
 800a754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a756:	4413      	add	r3, r2
 800a758:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	689b      	ldr	r3, [r3, #8]
 800a75e:	69fa      	ldr	r2, [r7, #28]
 800a760:	429a      	cmp	r2, r3
 800a762:	d101      	bne.n	800a768 <_WriteBlocking+0xa0>
      WrOff = 0u;
 800a764:	2300      	movs	r3, #0
 800a766:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800a768:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	69fa      	ldr	r2, [r7, #28]
 800a770:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d1b2      	bne.n	800a6de <_WriteBlocking+0x16>
  return NumBytesWritten;
 800a778:	6a3b      	ldr	r3, [r7, #32]
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3728      	adds	r7, #40	; 0x28
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800a782:	b580      	push	{r7, lr}
 800a784:	b088      	sub	sp, #32
 800a786:	af00      	add	r7, sp, #0
 800a788:	60f8      	str	r0, [r7, #12]
 800a78a:	60b9      	str	r1, [r7, #8]
 800a78c:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	68db      	ldr	r3, [r3, #12]
 800a792:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	689a      	ldr	r2, [r3, #8]
 800a798:	69fb      	ldr	r3, [r7, #28]
 800a79a:	1ad3      	subs	r3, r2, r3
 800a79c:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800a79e:	69ba      	ldr	r2, [r7, #24]
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d911      	bls.n	800a7ca <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	685a      	ldr	r2, [r3, #4]
 800a7aa:	69fb      	ldr	r3, [r7, #28]
 800a7ac:	4413      	add	r3, r2
 800a7ae:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800a7b0:	687a      	ldr	r2, [r7, #4]
 800a7b2:	68b9      	ldr	r1, [r7, #8]
 800a7b4:	6938      	ldr	r0, [r7, #16]
 800a7b6:	f002 f9aa 	bl	800cb0e <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800a7ba:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800a7be:	69fa      	ldr	r2, [r7, #28]
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	441a      	add	r2, r3
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800a7c8:	e01f      	b.n	800a80a <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800a7ca:	69bb      	ldr	r3, [r7, #24]
 800a7cc:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	685a      	ldr	r2, [r3, #4]
 800a7d2:	69fb      	ldr	r3, [r7, #28]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800a7d8:	697a      	ldr	r2, [r7, #20]
 800a7da:	68b9      	ldr	r1, [r7, #8]
 800a7dc:	6938      	ldr	r0, [r7, #16]
 800a7de:	f002 f996 	bl	800cb0e <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800a7e2:	687a      	ldr	r2, [r7, #4]
 800a7e4:	69bb      	ldr	r3, [r7, #24]
 800a7e6:	1ad3      	subs	r3, r2, r3
 800a7e8:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800a7f0:	68ba      	ldr	r2, [r7, #8]
 800a7f2:	69bb      	ldr	r3, [r7, #24]
 800a7f4:	4413      	add	r3, r2
 800a7f6:	697a      	ldr	r2, [r7, #20]
 800a7f8:	4619      	mov	r1, r3
 800a7fa:	6938      	ldr	r0, [r7, #16]
 800a7fc:	f002 f987 	bl	800cb0e <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800a800:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	697a      	ldr	r2, [r7, #20]
 800a808:	60da      	str	r2, [r3, #12]
}
 800a80a:	bf00      	nop
 800a80c:	3720      	adds	r7, #32
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}

0800a812 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800a812:	b480      	push	{r7}
 800a814:	b087      	sub	sp, #28
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	691b      	ldr	r3, [r3, #16]
 800a81e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800a826:	693a      	ldr	r2, [r7, #16]
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	429a      	cmp	r2, r3
 800a82c:	d808      	bhi.n	800a840 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	689a      	ldr	r2, [r3, #8]
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	1ad2      	subs	r2, r2, r3
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	4413      	add	r3, r2
 800a83a:	3b01      	subs	r3, #1
 800a83c:	617b      	str	r3, [r7, #20]
 800a83e:	e004      	b.n	800a84a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 800a840:	693a      	ldr	r2, [r7, #16]
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	1ad3      	subs	r3, r2, r3
 800a846:	3b01      	subs	r3, #1
 800a848:	617b      	str	r3, [r7, #20]
  }
  return r;
 800a84a:	697b      	ldr	r3, [r7, #20]
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	371c      	adds	r7, #28
 800a850:	46bd      	mov	sp, r7
 800a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a856:	4770      	bx	lr

0800a858 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800a858:	b580      	push	{r7, lr}
 800a85a:	b08c      	sub	sp, #48	; 0x30
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800a864:	4b3e      	ldr	r3, [pc, #248]	; (800a960 <SEGGER_RTT_ReadNoLock+0x108>)
 800a866:	623b      	str	r3, [r7, #32]
 800a868:	6a3b      	ldr	r3, [r7, #32]
 800a86a:	781b      	ldrb	r3, [r3, #0]
 800a86c:	b2db      	uxtb	r3, r3
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d101      	bne.n	800a876 <SEGGER_RTT_ReadNoLock+0x1e>
 800a872:	f7ff fed1 	bl	800a618 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800a876:	68fa      	ldr	r2, [r7, #12]
 800a878:	4613      	mov	r3, r2
 800a87a:	005b      	lsls	r3, r3, #1
 800a87c:	4413      	add	r3, r2
 800a87e:	00db      	lsls	r3, r3, #3
 800a880:	3360      	adds	r3, #96	; 0x60
 800a882:	4a37      	ldr	r2, [pc, #220]	; (800a960 <SEGGER_RTT_ReadNoLock+0x108>)
 800a884:	4413      	add	r3, r2
 800a886:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 800a88c:	69fb      	ldr	r3, [r7, #28]
 800a88e:	691b      	ldr	r3, [r3, #16]
 800a890:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800a892:	69fb      	ldr	r3, [r7, #28]
 800a894:	68db      	ldr	r3, [r3, #12]
 800a896:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800a898:	2300      	movs	r3, #0
 800a89a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800a89c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a89e:	69bb      	ldr	r3, [r7, #24]
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d92b      	bls.n	800a8fc <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800a8a4:	69fb      	ldr	r3, [r7, #28]
 800a8a6:	689a      	ldr	r2, [r3, #8]
 800a8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8aa:	1ad3      	subs	r3, r2, r3
 800a8ac:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800a8ae:	697a      	ldr	r2, [r7, #20]
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	4293      	cmp	r3, r2
 800a8b4:	bf28      	it	cs
 800a8b6:	4613      	movcs	r3, r2
 800a8b8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800a8ba:	69fb      	ldr	r3, [r7, #28]
 800a8bc:	685a      	ldr	r2, [r3, #4]
 800a8be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8c0:	4413      	add	r3, r2
 800a8c2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800a8c4:	697a      	ldr	r2, [r7, #20]
 800a8c6:	6939      	ldr	r1, [r7, #16]
 800a8c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a8ca:	f002 f920 	bl	800cb0e <memcpy>
    NumBytesRead += NumBytesRem;
 800a8ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	4413      	add	r3, r2
 800a8d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800a8d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	4413      	add	r3, r2
 800a8dc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800a8de:	687a      	ldr	r2, [r7, #4]
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	1ad3      	subs	r3, r2, r3
 800a8e4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800a8e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800a8ee:	69fb      	ldr	r3, [r7, #28]
 800a8f0:	689b      	ldr	r3, [r3, #8]
 800a8f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d101      	bne.n	800a8fc <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800a8fc:	69ba      	ldr	r2, [r7, #24]
 800a8fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a900:	1ad3      	subs	r3, r2, r3
 800a902:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800a904:	697a      	ldr	r2, [r7, #20]
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	4293      	cmp	r3, r2
 800a90a:	bf28      	it	cs
 800a90c:	4613      	movcs	r3, r2
 800a90e:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d019      	beq.n	800a94a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800a916:	69fb      	ldr	r3, [r7, #28]
 800a918:	685a      	ldr	r2, [r3, #4]
 800a91a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a91c:	4413      	add	r3, r2
 800a91e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800a920:	697a      	ldr	r2, [r7, #20]
 800a922:	6939      	ldr	r1, [r7, #16]
 800a924:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a926:	f002 f8f2 	bl	800cb0e <memcpy>
    NumBytesRead += NumBytesRem;
 800a92a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a92c:	697b      	ldr	r3, [r7, #20]
 800a92e:	4413      	add	r3, r2
 800a930:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800a932:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a934:	697b      	ldr	r3, [r7, #20]
 800a936:	4413      	add	r3, r2
 800a938:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	1ad3      	subs	r3, r2, r3
 800a940:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800a942:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a944:	697b      	ldr	r3, [r7, #20]
 800a946:	4413      	add	r3, r2
 800a948:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800a94a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d002      	beq.n	800a956 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800a950:	69fb      	ldr	r3, [r7, #28]
 800a952:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a954:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800a956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3730      	adds	r7, #48	; 0x30
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}
 800a960:	2001389c 	.word	0x2001389c

0800a964 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800a964:	b580      	push	{r7, lr}
 800a966:	b088      	sub	sp, #32
 800a968:	af00      	add	r7, sp, #0
 800a96a:	60f8      	str	r0, [r7, #12]
 800a96c:	60b9      	str	r1, [r7, #8]
 800a96e:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	1c5a      	adds	r2, r3, #1
 800a978:	4613      	mov	r3, r2
 800a97a:	005b      	lsls	r3, r3, #1
 800a97c:	4413      	add	r3, r2
 800a97e:	00db      	lsls	r3, r3, #3
 800a980:	4a1f      	ldr	r2, [pc, #124]	; (800aa00 <SEGGER_RTT_WriteNoLock+0x9c>)
 800a982:	4413      	add	r3, r2
 800a984:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	695b      	ldr	r3, [r3, #20]
 800a98a:	2b02      	cmp	r3, #2
 800a98c:	d029      	beq.n	800a9e2 <SEGGER_RTT_WriteNoLock+0x7e>
 800a98e:	2b02      	cmp	r3, #2
 800a990:	d82e      	bhi.n	800a9f0 <SEGGER_RTT_WriteNoLock+0x8c>
 800a992:	2b00      	cmp	r3, #0
 800a994:	d002      	beq.n	800a99c <SEGGER_RTT_WriteNoLock+0x38>
 800a996:	2b01      	cmp	r3, #1
 800a998:	d013      	beq.n	800a9c2 <SEGGER_RTT_WriteNoLock+0x5e>
 800a99a:	e029      	b.n	800a9f0 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800a99c:	6978      	ldr	r0, [r7, #20]
 800a99e:	f7ff ff38 	bl	800a812 <_GetAvailWriteSpace>
 800a9a2:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800a9a4:	693a      	ldr	r2, [r7, #16]
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d202      	bcs.n	800a9b2 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 800a9b0:	e021      	b.n	800a9f6 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800a9b6:	687a      	ldr	r2, [r7, #4]
 800a9b8:	69b9      	ldr	r1, [r7, #24]
 800a9ba:	6978      	ldr	r0, [r7, #20]
 800a9bc:	f7ff fee1 	bl	800a782 <_WriteNoCheck>
    break;
 800a9c0:	e019      	b.n	800a9f6 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800a9c2:	6978      	ldr	r0, [r7, #20]
 800a9c4:	f7ff ff25 	bl	800a812 <_GetAvailWriteSpace>
 800a9c8:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800a9ca:	687a      	ldr	r2, [r7, #4]
 800a9cc:	693b      	ldr	r3, [r7, #16]
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	bf28      	it	cs
 800a9d2:	4613      	movcs	r3, r2
 800a9d4:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800a9d6:	69fa      	ldr	r2, [r7, #28]
 800a9d8:	69b9      	ldr	r1, [r7, #24]
 800a9da:	6978      	ldr	r0, [r7, #20]
 800a9dc:	f7ff fed1 	bl	800a782 <_WriteNoCheck>
    break;
 800a9e0:	e009      	b.n	800a9f6 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800a9e2:	687a      	ldr	r2, [r7, #4]
 800a9e4:	69b9      	ldr	r1, [r7, #24]
 800a9e6:	6978      	ldr	r0, [r7, #20]
 800a9e8:	f7ff fe6e 	bl	800a6c8 <_WriteBlocking>
 800a9ec:	61f8      	str	r0, [r7, #28]
    break;
 800a9ee:	e002      	b.n	800a9f6 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	61fb      	str	r3, [r7, #28]
    break;
 800a9f4:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800a9f6:	69fb      	ldr	r3, [r7, #28]
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3720      	adds	r7, #32
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}
 800aa00:	2001389c 	.word	0x2001389c

0800aa04 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b088      	sub	sp, #32
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	60f8      	str	r0, [r7, #12]
 800aa0c:	60b9      	str	r1, [r7, #8]
 800aa0e:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800aa10:	4b0e      	ldr	r3, [pc, #56]	; (800aa4c <SEGGER_RTT_Write+0x48>)
 800aa12:	61fb      	str	r3, [r7, #28]
 800aa14:	69fb      	ldr	r3, [r7, #28]
 800aa16:	781b      	ldrb	r3, [r3, #0]
 800aa18:	b2db      	uxtb	r3, r3
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d101      	bne.n	800aa22 <SEGGER_RTT_Write+0x1e>
 800aa1e:	f7ff fdfb 	bl	800a618 <_DoInit>
  SEGGER_RTT_LOCK();
 800aa22:	f3ef 8311 	mrs	r3, BASEPRI
 800aa26:	f04f 0120 	mov.w	r1, #32
 800aa2a:	f381 8811 	msr	BASEPRI, r1
 800aa2e:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800aa30:	687a      	ldr	r2, [r7, #4]
 800aa32:	68b9      	ldr	r1, [r7, #8]
 800aa34:	68f8      	ldr	r0, [r7, #12]
 800aa36:	f7ff ff95 	bl	800a964 <SEGGER_RTT_WriteNoLock>
 800aa3a:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 800aa3c:	69bb      	ldr	r3, [r7, #24]
 800aa3e:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800aa42:	697b      	ldr	r3, [r7, #20]
}
 800aa44:	4618      	mov	r0, r3
 800aa46:	3720      	adds	r7, #32
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	bd80      	pop	{r7, pc}
 800aa4c:	2001389c 	.word	0x2001389c

0800aa50 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800aa50:	b480      	push	{r7}
 800aa52:	b087      	sub	sp, #28
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	60f8      	str	r0, [r7, #12]
 800aa58:	60b9      	str	r1, [r7, #8]
 800aa5a:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800aa60:	e002      	b.n	800aa68 <_EncodeStr+0x18>
    Len++;
 800aa62:	693b      	ldr	r3, [r7, #16]
 800aa64:	3301      	adds	r3, #1
 800aa66:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800aa68:	68ba      	ldr	r2, [r7, #8]
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	4413      	add	r3, r2
 800aa6e:	781b      	ldrb	r3, [r3, #0]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d1f6      	bne.n	800aa62 <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 800aa74:	693a      	ldr	r2, [r7, #16]
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d901      	bls.n	800aa80 <_EncodeStr+0x30>
    Len = Limit;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	2bfe      	cmp	r3, #254	; 0xfe
 800aa84:	d806      	bhi.n	800aa94 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	1c5a      	adds	r2, r3, #1
 800aa8a:	60fa      	str	r2, [r7, #12]
 800aa8c:	693a      	ldr	r2, [r7, #16]
 800aa8e:	b2d2      	uxtb	r2, r2
 800aa90:	701a      	strb	r2, [r3, #0]
 800aa92:	e011      	b.n	800aab8 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	1c5a      	adds	r2, r3, #1
 800aa98:	60fa      	str	r2, [r7, #12]
 800aa9a:	22ff      	movs	r2, #255	; 0xff
 800aa9c:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	1c5a      	adds	r2, r3, #1
 800aaa2:	60fa      	str	r2, [r7, #12]
 800aaa4:	693a      	ldr	r2, [r7, #16]
 800aaa6:	b2d2      	uxtb	r2, r2
 800aaa8:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	0a19      	lsrs	r1, r3, #8
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	1c5a      	adds	r2, r3, #1
 800aab2:	60fa      	str	r2, [r7, #12]
 800aab4:	b2ca      	uxtb	r2, r1
 800aab6:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 800aab8:	2300      	movs	r3, #0
 800aaba:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800aabc:	e00a      	b.n	800aad4 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 800aabe:	68ba      	ldr	r2, [r7, #8]
 800aac0:	1c53      	adds	r3, r2, #1
 800aac2:	60bb      	str	r3, [r7, #8]
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	1c59      	adds	r1, r3, #1
 800aac8:	60f9      	str	r1, [r7, #12]
 800aaca:	7812      	ldrb	r2, [r2, #0]
 800aacc:	701a      	strb	r2, [r3, #0]
    n++;
 800aace:	697b      	ldr	r3, [r7, #20]
 800aad0:	3301      	adds	r3, #1
 800aad2:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800aad4:	697a      	ldr	r2, [r7, #20]
 800aad6:	693b      	ldr	r3, [r7, #16]
 800aad8:	429a      	cmp	r2, r3
 800aada:	d3f0      	bcc.n	800aabe <_EncodeStr+0x6e>
  }
  return pPayload;
 800aadc:	68fb      	ldr	r3, [r7, #12]
}
 800aade:	4618      	mov	r0, r3
 800aae0:	371c      	adds	r7, #28
 800aae2:	46bd      	mov	sp, r7
 800aae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae8:	4770      	bx	lr

0800aaea <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800aaea:	b480      	push	{r7}
 800aaec:	b083      	sub	sp, #12
 800aaee:	af00      	add	r7, sp, #0
 800aaf0:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	3304      	adds	r3, #4
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	370c      	adds	r7, #12
 800aafa:	46bd      	mov	sp, r7
 800aafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab00:	4770      	bx	lr
	...

0800ab04 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b082      	sub	sp, #8
 800ab08:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800ab0a:	4b35      	ldr	r3, [pc, #212]	; (800abe0 <_HandleIncomingPacket+0xdc>)
 800ab0c:	7e1b      	ldrb	r3, [r3, #24]
 800ab0e:	4618      	mov	r0, r3
 800ab10:	1cfb      	adds	r3, r7, #3
 800ab12:	2201      	movs	r2, #1
 800ab14:	4619      	mov	r1, r3
 800ab16:	f7ff fe9f 	bl	800a858 <SEGGER_RTT_ReadNoLock>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	dd59      	ble.n	800abd8 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 800ab24:	78fb      	ldrb	r3, [r7, #3]
 800ab26:	2b80      	cmp	r3, #128	; 0x80
 800ab28:	d032      	beq.n	800ab90 <_HandleIncomingPacket+0x8c>
 800ab2a:	2b80      	cmp	r3, #128	; 0x80
 800ab2c:	dc42      	bgt.n	800abb4 <_HandleIncomingPacket+0xb0>
 800ab2e:	2b07      	cmp	r3, #7
 800ab30:	dc16      	bgt.n	800ab60 <_HandleIncomingPacket+0x5c>
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	dd3e      	ble.n	800abb4 <_HandleIncomingPacket+0xb0>
 800ab36:	3b01      	subs	r3, #1
 800ab38:	2b06      	cmp	r3, #6
 800ab3a:	d83b      	bhi.n	800abb4 <_HandleIncomingPacket+0xb0>
 800ab3c:	a201      	add	r2, pc, #4	; (adr r2, 800ab44 <_HandleIncomingPacket+0x40>)
 800ab3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab42:	bf00      	nop
 800ab44:	0800ab67 	.word	0x0800ab67
 800ab48:	0800ab6d 	.word	0x0800ab6d
 800ab4c:	0800ab73 	.word	0x0800ab73
 800ab50:	0800ab79 	.word	0x0800ab79
 800ab54:	0800ab7f 	.word	0x0800ab7f
 800ab58:	0800ab85 	.word	0x0800ab85
 800ab5c:	0800ab8b 	.word	0x0800ab8b
 800ab60:	2b7f      	cmp	r3, #127	; 0x7f
 800ab62:	d034      	beq.n	800abce <_HandleIncomingPacket+0xca>
 800ab64:	e026      	b.n	800abb4 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800ab66:	f000 fbff 	bl	800b368 <SEGGER_SYSVIEW_Start>
      break;
 800ab6a:	e035      	b.n	800abd8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800ab6c:	f000 fcb6 	bl	800b4dc <SEGGER_SYSVIEW_Stop>
      break;
 800ab70:	e032      	b.n	800abd8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800ab72:	f000 fe6b 	bl	800b84c <SEGGER_SYSVIEW_RecordSystime>
      break;
 800ab76:	e02f      	b.n	800abd8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800ab78:	f000 fe54 	bl	800b824 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800ab7c:	e02c      	b.n	800abd8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800ab7e:	f000 fcd3 	bl	800b528 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800ab82:	e029      	b.n	800abd8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800ab84:	f001 f89e 	bl	800bcc4 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800ab88:	e026      	b.n	800abd8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800ab8a:	f001 f87d 	bl	800bc88 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800ab8e:	e023      	b.n	800abd8 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800ab90:	4b13      	ldr	r3, [pc, #76]	; (800abe0 <_HandleIncomingPacket+0xdc>)
 800ab92:	7e1b      	ldrb	r3, [r3, #24]
 800ab94:	4618      	mov	r0, r3
 800ab96:	1cfb      	adds	r3, r7, #3
 800ab98:	2201      	movs	r2, #1
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	f7ff fe5c 	bl	800a858 <SEGGER_RTT_ReadNoLock>
 800aba0:	4603      	mov	r3, r0
 800aba2:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	dd13      	ble.n	800abd2 <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800abaa:	78fb      	ldrb	r3, [r7, #3]
 800abac:	4618      	mov	r0, r3
 800abae:	f000 ffeb 	bl	800bb88 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800abb2:	e00e      	b.n	800abd2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800abb4:	78fb      	ldrb	r3, [r7, #3]
 800abb6:	b25b      	sxtb	r3, r3
 800abb8:	2b00      	cmp	r3, #0
 800abba:	da0c      	bge.n	800abd6 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800abbc:	4b08      	ldr	r3, [pc, #32]	; (800abe0 <_HandleIncomingPacket+0xdc>)
 800abbe:	7e1b      	ldrb	r3, [r3, #24]
 800abc0:	4618      	mov	r0, r3
 800abc2:	1cfb      	adds	r3, r7, #3
 800abc4:	2201      	movs	r2, #1
 800abc6:	4619      	mov	r1, r3
 800abc8:	f7ff fe46 	bl	800a858 <SEGGER_RTT_ReadNoLock>
      }
      break;
 800abcc:	e003      	b.n	800abd6 <_HandleIncomingPacket+0xd2>
      break;
 800abce:	bf00      	nop
 800abd0:	e002      	b.n	800abd8 <_HandleIncomingPacket+0xd4>
      break;
 800abd2:	bf00      	nop
 800abd4:	e000      	b.n	800abd8 <_HandleIncomingPacket+0xd4>
      break;
 800abd6:	bf00      	nop
    }
  }
}
 800abd8:	bf00      	nop
 800abda:	3708      	adds	r7, #8
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}
 800abe0:	20013d54 	.word	0x20013d54

0800abe4 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b08c      	sub	sp, #48	; 0x30
 800abe8:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800abea:	2301      	movs	r3, #1
 800abec:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800abee:	1d3b      	adds	r3, r7, #4
 800abf0:	3301      	adds	r3, #1
 800abf2:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800abf4:	69fb      	ldr	r3, [r7, #28]
 800abf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800abf8:	4b31      	ldr	r3, [pc, #196]	; (800acc0 <_TrySendOverflowPacket+0xdc>)
 800abfa:	695b      	ldr	r3, [r3, #20]
 800abfc:	62bb      	str	r3, [r7, #40]	; 0x28
 800abfe:	e00b      	b.n	800ac18 <_TrySendOverflowPacket+0x34>
 800ac00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac02:	b2da      	uxtb	r2, r3
 800ac04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac06:	1c59      	adds	r1, r3, #1
 800ac08:	62f9      	str	r1, [r7, #44]	; 0x2c
 800ac0a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ac0e:	b2d2      	uxtb	r2, r2
 800ac10:	701a      	strb	r2, [r3, #0]
 800ac12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac14:	09db      	lsrs	r3, r3, #7
 800ac16:	62bb      	str	r3, [r7, #40]	; 0x28
 800ac18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac1a:	2b7f      	cmp	r3, #127	; 0x7f
 800ac1c:	d8f0      	bhi.n	800ac00 <_TrySendOverflowPacket+0x1c>
 800ac1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac20:	1c5a      	adds	r2, r3, #1
 800ac22:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ac24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac26:	b2d2      	uxtb	r2, r2
 800ac28:	701a      	strb	r2, [r3, #0]
 800ac2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac2c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800ac2e:	4b25      	ldr	r3, [pc, #148]	; (800acc4 <_TrySendOverflowPacket+0xe0>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800ac34:	4b22      	ldr	r3, [pc, #136]	; (800acc0 <_TrySendOverflowPacket+0xdc>)
 800ac36:	68db      	ldr	r3, [r3, #12]
 800ac38:	69ba      	ldr	r2, [r7, #24]
 800ac3a:	1ad3      	subs	r3, r2, r3
 800ac3c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800ac3e:	69fb      	ldr	r3, [r7, #28]
 800ac40:	627b      	str	r3, [r7, #36]	; 0x24
 800ac42:	697b      	ldr	r3, [r7, #20]
 800ac44:	623b      	str	r3, [r7, #32]
 800ac46:	e00b      	b.n	800ac60 <_TrySendOverflowPacket+0x7c>
 800ac48:	6a3b      	ldr	r3, [r7, #32]
 800ac4a:	b2da      	uxtb	r2, r3
 800ac4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac4e:	1c59      	adds	r1, r3, #1
 800ac50:	6279      	str	r1, [r7, #36]	; 0x24
 800ac52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ac56:	b2d2      	uxtb	r2, r2
 800ac58:	701a      	strb	r2, [r3, #0]
 800ac5a:	6a3b      	ldr	r3, [r7, #32]
 800ac5c:	09db      	lsrs	r3, r3, #7
 800ac5e:	623b      	str	r3, [r7, #32]
 800ac60:	6a3b      	ldr	r3, [r7, #32]
 800ac62:	2b7f      	cmp	r3, #127	; 0x7f
 800ac64:	d8f0      	bhi.n	800ac48 <_TrySendOverflowPacket+0x64>
 800ac66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac68:	1c5a      	adds	r2, r3, #1
 800ac6a:	627a      	str	r2, [r7, #36]	; 0x24
 800ac6c:	6a3a      	ldr	r2, [r7, #32]
 800ac6e:	b2d2      	uxtb	r2, r2
 800ac70:	701a      	strb	r2, [r3, #0]
 800ac72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac74:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 800ac76:	4b12      	ldr	r3, [pc, #72]	; (800acc0 <_TrySendOverflowPacket+0xdc>)
 800ac78:	785b      	ldrb	r3, [r3, #1]
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	1d3b      	adds	r3, r7, #4
 800ac7e:	69fa      	ldr	r2, [r7, #28]
 800ac80:	1ad3      	subs	r3, r2, r3
 800ac82:	461a      	mov	r2, r3
 800ac84:	1d3b      	adds	r3, r7, #4
 800ac86:	4619      	mov	r1, r3
 800ac88:	f7f5 fac2 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800ac90:	693b      	ldr	r3, [r7, #16]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d009      	beq.n	800acaa <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800ac96:	4a0a      	ldr	r2, [pc, #40]	; (800acc0 <_TrySendOverflowPacket+0xdc>)
 800ac98:	69bb      	ldr	r3, [r7, #24]
 800ac9a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800ac9c:	4b08      	ldr	r3, [pc, #32]	; (800acc0 <_TrySendOverflowPacket+0xdc>)
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	3b01      	subs	r3, #1
 800aca2:	b2da      	uxtb	r2, r3
 800aca4:	4b06      	ldr	r3, [pc, #24]	; (800acc0 <_TrySendOverflowPacket+0xdc>)
 800aca6:	701a      	strb	r2, [r3, #0]
 800aca8:	e004      	b.n	800acb4 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800acaa:	4b05      	ldr	r3, [pc, #20]	; (800acc0 <_TrySendOverflowPacket+0xdc>)
 800acac:	695b      	ldr	r3, [r3, #20]
 800acae:	3301      	adds	r3, #1
 800acb0:	4a03      	ldr	r2, [pc, #12]	; (800acc0 <_TrySendOverflowPacket+0xdc>)
 800acb2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800acb4:	693b      	ldr	r3, [r7, #16]
}
 800acb6:	4618      	mov	r0, r3
 800acb8:	3730      	adds	r7, #48	; 0x30
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}
 800acbe:	bf00      	nop
 800acc0:	20013d54 	.word	0x20013d54
 800acc4:	e0001004 	.word	0xe0001004

0800acc8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800acc8:	b580      	push	{r7, lr}
 800acca:	b08a      	sub	sp, #40	; 0x28
 800accc:	af00      	add	r7, sp, #0
 800acce:	60f8      	str	r0, [r7, #12]
 800acd0:	60b9      	str	r1, [r7, #8]
 800acd2:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800acd4:	4b6c      	ldr	r3, [pc, #432]	; (800ae88 <_SendPacket+0x1c0>)
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	2b01      	cmp	r3, #1
 800acda:	d010      	beq.n	800acfe <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800acdc:	4b6a      	ldr	r3, [pc, #424]	; (800ae88 <_SendPacket+0x1c0>)
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	f000 80a3 	beq.w	800ae2c <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800ace6:	4b68      	ldr	r3, [pc, #416]	; (800ae88 <_SendPacket+0x1c0>)
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	2b02      	cmp	r3, #2
 800acec:	d109      	bne.n	800ad02 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800acee:	f7ff ff79 	bl	800abe4 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800acf2:	4b65      	ldr	r3, [pc, #404]	; (800ae88 <_SendPacket+0x1c0>)
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	2b01      	cmp	r3, #1
 800acf8:	f040 809a 	bne.w	800ae30 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 800acfc:	e001      	b.n	800ad02 <_SendPacket+0x3a>
    goto Send;
 800acfe:	bf00      	nop
 800ad00:	e000      	b.n	800ad04 <_SendPacket+0x3c>
Send:
 800ad02:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2b1f      	cmp	r3, #31
 800ad08:	d809      	bhi.n	800ad1e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800ad0a:	4b5f      	ldr	r3, [pc, #380]	; (800ae88 <_SendPacket+0x1c0>)
 800ad0c:	69da      	ldr	r2, [r3, #28]
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	fa22 f303 	lsr.w	r3, r2, r3
 800ad14:	f003 0301 	and.w	r3, r3, #1
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	f040 808b 	bne.w	800ae34 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	2b17      	cmp	r3, #23
 800ad22:	d807      	bhi.n	800ad34 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	3b01      	subs	r3, #1
 800ad28:	60fb      	str	r3, [r7, #12]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	b2da      	uxtb	r2, r3
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	701a      	strb	r2, [r3, #0]
 800ad32:	e03d      	b.n	800adb0 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800ad34:	68ba      	ldr	r2, [r7, #8]
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	1ad3      	subs	r3, r2, r3
 800ad3a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800ad3c:	69fb      	ldr	r3, [r7, #28]
 800ad3e:	2b7f      	cmp	r3, #127	; 0x7f
 800ad40:	d912      	bls.n	800ad68 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800ad42:	69fb      	ldr	r3, [r7, #28]
 800ad44:	09da      	lsrs	r2, r3, #7
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	3b01      	subs	r3, #1
 800ad4a:	60fb      	str	r3, [r7, #12]
 800ad4c:	b2d2      	uxtb	r2, r2
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800ad52:	69fb      	ldr	r3, [r7, #28]
 800ad54:	b2db      	uxtb	r3, r3
 800ad56:	68fa      	ldr	r2, [r7, #12]
 800ad58:	3a01      	subs	r2, #1
 800ad5a:	60fa      	str	r2, [r7, #12]
 800ad5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ad60:	b2da      	uxtb	r2, r3
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	701a      	strb	r2, [r3, #0]
 800ad66:	e006      	b.n	800ad76 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	3b01      	subs	r3, #1
 800ad6c:	60fb      	str	r3, [r7, #12]
 800ad6e:	69fb      	ldr	r3, [r7, #28]
 800ad70:	b2da      	uxtb	r2, r3
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2b7f      	cmp	r3, #127	; 0x7f
 800ad7a:	d912      	bls.n	800ada2 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	09da      	lsrs	r2, r3, #7
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	3b01      	subs	r3, #1
 800ad84:	60fb      	str	r3, [r7, #12]
 800ad86:	b2d2      	uxtb	r2, r2
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	b2db      	uxtb	r3, r3
 800ad90:	68fa      	ldr	r2, [r7, #12]
 800ad92:	3a01      	subs	r2, #1
 800ad94:	60fa      	str	r2, [r7, #12]
 800ad96:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ad9a:	b2da      	uxtb	r2, r3
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	701a      	strb	r2, [r3, #0]
 800ada0:	e006      	b.n	800adb0 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	3b01      	subs	r3, #1
 800ada6:	60fb      	str	r3, [r7, #12]
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	b2da      	uxtb	r2, r3
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800adb0:	4b36      	ldr	r3, [pc, #216]	; (800ae8c <_SendPacket+0x1c4>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800adb6:	4b34      	ldr	r3, [pc, #208]	; (800ae88 <_SendPacket+0x1c0>)
 800adb8:	68db      	ldr	r3, [r3, #12]
 800adba:	69ba      	ldr	r2, [r7, #24]
 800adbc:	1ad3      	subs	r3, r2, r3
 800adbe:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	627b      	str	r3, [r7, #36]	; 0x24
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	623b      	str	r3, [r7, #32]
 800adc8:	e00b      	b.n	800ade2 <_SendPacket+0x11a>
 800adca:	6a3b      	ldr	r3, [r7, #32]
 800adcc:	b2da      	uxtb	r2, r3
 800adce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800add0:	1c59      	adds	r1, r3, #1
 800add2:	6279      	str	r1, [r7, #36]	; 0x24
 800add4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800add8:	b2d2      	uxtb	r2, r2
 800adda:	701a      	strb	r2, [r3, #0]
 800addc:	6a3b      	ldr	r3, [r7, #32]
 800adde:	09db      	lsrs	r3, r3, #7
 800ade0:	623b      	str	r3, [r7, #32]
 800ade2:	6a3b      	ldr	r3, [r7, #32]
 800ade4:	2b7f      	cmp	r3, #127	; 0x7f
 800ade6:	d8f0      	bhi.n	800adca <_SendPacket+0x102>
 800ade8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adea:	1c5a      	adds	r2, r3, #1
 800adec:	627a      	str	r2, [r7, #36]	; 0x24
 800adee:	6a3a      	ldr	r2, [r7, #32]
 800adf0:	b2d2      	uxtb	r2, r2
 800adf2:	701a      	strb	r2, [r3, #0]
 800adf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adf6:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 800adf8:	4b23      	ldr	r3, [pc, #140]	; (800ae88 <_SendPacket+0x1c0>)
 800adfa:	785b      	ldrb	r3, [r3, #1]
 800adfc:	4618      	mov	r0, r3
 800adfe:	68ba      	ldr	r2, [r7, #8]
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	1ad3      	subs	r3, r2, r3
 800ae04:	461a      	mov	r2, r3
 800ae06:	68f9      	ldr	r1, [r7, #12]
 800ae08:	f7f5 fa02 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800ae10:	693b      	ldr	r3, [r7, #16]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d003      	beq.n	800ae1e <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800ae16:	4a1c      	ldr	r2, [pc, #112]	; (800ae88 <_SendPacket+0x1c0>)
 800ae18:	69bb      	ldr	r3, [r7, #24]
 800ae1a:	60d3      	str	r3, [r2, #12]
 800ae1c:	e00b      	b.n	800ae36 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800ae1e:	4b1a      	ldr	r3, [pc, #104]	; (800ae88 <_SendPacket+0x1c0>)
 800ae20:	781b      	ldrb	r3, [r3, #0]
 800ae22:	3301      	adds	r3, #1
 800ae24:	b2da      	uxtb	r2, r3
 800ae26:	4b18      	ldr	r3, [pc, #96]	; (800ae88 <_SendPacket+0x1c0>)
 800ae28:	701a      	strb	r2, [r3, #0]
 800ae2a:	e004      	b.n	800ae36 <_SendPacket+0x16e>
    goto SendDone;
 800ae2c:	bf00      	nop
 800ae2e:	e002      	b.n	800ae36 <_SendPacket+0x16e>
      goto SendDone;
 800ae30:	bf00      	nop
 800ae32:	e000      	b.n	800ae36 <_SendPacket+0x16e>
      goto SendDone;
 800ae34:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800ae36:	4b14      	ldr	r3, [pc, #80]	; (800ae88 <_SendPacket+0x1c0>)
 800ae38:	7e1b      	ldrb	r3, [r3, #24]
 800ae3a:	4619      	mov	r1, r3
 800ae3c:	4a14      	ldr	r2, [pc, #80]	; (800ae90 <_SendPacket+0x1c8>)
 800ae3e:	460b      	mov	r3, r1
 800ae40:	005b      	lsls	r3, r3, #1
 800ae42:	440b      	add	r3, r1
 800ae44:	00db      	lsls	r3, r3, #3
 800ae46:	4413      	add	r3, r2
 800ae48:	336c      	adds	r3, #108	; 0x6c
 800ae4a:	681a      	ldr	r2, [r3, #0]
 800ae4c:	4b0e      	ldr	r3, [pc, #56]	; (800ae88 <_SendPacket+0x1c0>)
 800ae4e:	7e1b      	ldrb	r3, [r3, #24]
 800ae50:	4618      	mov	r0, r3
 800ae52:	490f      	ldr	r1, [pc, #60]	; (800ae90 <_SendPacket+0x1c8>)
 800ae54:	4603      	mov	r3, r0
 800ae56:	005b      	lsls	r3, r3, #1
 800ae58:	4403      	add	r3, r0
 800ae5a:	00db      	lsls	r3, r3, #3
 800ae5c:	440b      	add	r3, r1
 800ae5e:	3370      	adds	r3, #112	; 0x70
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	429a      	cmp	r2, r3
 800ae64:	d00b      	beq.n	800ae7e <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800ae66:	4b08      	ldr	r3, [pc, #32]	; (800ae88 <_SendPacket+0x1c0>)
 800ae68:	789b      	ldrb	r3, [r3, #2]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d107      	bne.n	800ae7e <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800ae6e:	4b06      	ldr	r3, [pc, #24]	; (800ae88 <_SendPacket+0x1c0>)
 800ae70:	2201      	movs	r2, #1
 800ae72:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800ae74:	f7ff fe46 	bl	800ab04 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800ae78:	4b03      	ldr	r3, [pc, #12]	; (800ae88 <_SendPacket+0x1c0>)
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800ae7e:	bf00      	nop
 800ae80:	3728      	adds	r7, #40	; 0x28
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}
 800ae86:	bf00      	nop
 800ae88:	20013d54 	.word	0x20013d54
 800ae8c:	e0001004 	.word	0xe0001004
 800ae90:	2001389c 	.word	0x2001389c

0800ae94 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b084      	sub	sp, #16
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800ae9c:	f3ef 8311 	mrs	r3, BASEPRI
 800aea0:	f04f 0120 	mov.w	r1, #32
 800aea4:	f381 8811 	msr	BASEPRI, r1
 800aea8:	60fb      	str	r3, [r7, #12]
 800aeaa:	4808      	ldr	r0, [pc, #32]	; (800aecc <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800aeac:	f7ff fe1d 	bl	800aaea <_PreparePacket>
 800aeb0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800aeb2:	687a      	ldr	r2, [r7, #4]
 800aeb4:	68b9      	ldr	r1, [r7, #8]
 800aeb6:	68b8      	ldr	r0, [r7, #8]
 800aeb8:	f7ff ff06 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	f383 8811 	msr	BASEPRI, r3
}
 800aec2:	bf00      	nop
 800aec4:	3710      	adds	r7, #16
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}
 800aeca:	bf00      	nop
 800aecc:	20013d84 	.word	0x20013d84

0800aed0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b088      	sub	sp, #32
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
 800aed8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800aeda:	f3ef 8311 	mrs	r3, BASEPRI
 800aede:	f04f 0120 	mov.w	r1, #32
 800aee2:	f381 8811 	msr	BASEPRI, r1
 800aee6:	617b      	str	r3, [r7, #20]
 800aee8:	4816      	ldr	r0, [pc, #88]	; (800af44 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800aeea:	f7ff fdfe 	bl	800aaea <_PreparePacket>
 800aeee:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800aef0:	693b      	ldr	r3, [r7, #16]
 800aef2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	61fb      	str	r3, [r7, #28]
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	61bb      	str	r3, [r7, #24]
 800aefc:	e00b      	b.n	800af16 <SEGGER_SYSVIEW_RecordU32+0x46>
 800aefe:	69bb      	ldr	r3, [r7, #24]
 800af00:	b2da      	uxtb	r2, r3
 800af02:	69fb      	ldr	r3, [r7, #28]
 800af04:	1c59      	adds	r1, r3, #1
 800af06:	61f9      	str	r1, [r7, #28]
 800af08:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800af0c:	b2d2      	uxtb	r2, r2
 800af0e:	701a      	strb	r2, [r3, #0]
 800af10:	69bb      	ldr	r3, [r7, #24]
 800af12:	09db      	lsrs	r3, r3, #7
 800af14:	61bb      	str	r3, [r7, #24]
 800af16:	69bb      	ldr	r3, [r7, #24]
 800af18:	2b7f      	cmp	r3, #127	; 0x7f
 800af1a:	d8f0      	bhi.n	800aefe <SEGGER_SYSVIEW_RecordU32+0x2e>
 800af1c:	69fb      	ldr	r3, [r7, #28]
 800af1e:	1c5a      	adds	r2, r3, #1
 800af20:	61fa      	str	r2, [r7, #28]
 800af22:	69ba      	ldr	r2, [r7, #24]
 800af24:	b2d2      	uxtb	r2, r2
 800af26:	701a      	strb	r2, [r3, #0]
 800af28:	69fb      	ldr	r3, [r7, #28]
 800af2a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	68f9      	ldr	r1, [r7, #12]
 800af30:	6938      	ldr	r0, [r7, #16]
 800af32:	f7ff fec9 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800af36:	697b      	ldr	r3, [r7, #20]
 800af38:	f383 8811 	msr	BASEPRI, r3
}
 800af3c:	bf00      	nop
 800af3e:	3720      	adds	r7, #32
 800af40:	46bd      	mov	sp, r7
 800af42:	bd80      	pop	{r7, pc}
 800af44:	20013d84 	.word	0x20013d84

0800af48 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800af48:	b580      	push	{r7, lr}
 800af4a:	b08c      	sub	sp, #48	; 0x30
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	60f8      	str	r0, [r7, #12]
 800af50:	60b9      	str	r1, [r7, #8]
 800af52:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800af54:	f3ef 8311 	mrs	r3, BASEPRI
 800af58:	f04f 0120 	mov.w	r1, #32
 800af5c:	f381 8811 	msr	BASEPRI, r1
 800af60:	61fb      	str	r3, [r7, #28]
 800af62:	4825      	ldr	r0, [pc, #148]	; (800aff8 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800af64:	f7ff fdc1 	bl	800aaea <_PreparePacket>
 800af68:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800af6a:	69bb      	ldr	r3, [r7, #24]
 800af6c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800af6e:	697b      	ldr	r3, [r7, #20]
 800af70:	62fb      	str	r3, [r7, #44]	; 0x2c
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	62bb      	str	r3, [r7, #40]	; 0x28
 800af76:	e00b      	b.n	800af90 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800af78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af7a:	b2da      	uxtb	r2, r3
 800af7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af7e:	1c59      	adds	r1, r3, #1
 800af80:	62f9      	str	r1, [r7, #44]	; 0x2c
 800af82:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800af86:	b2d2      	uxtb	r2, r2
 800af88:	701a      	strb	r2, [r3, #0]
 800af8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af8c:	09db      	lsrs	r3, r3, #7
 800af8e:	62bb      	str	r3, [r7, #40]	; 0x28
 800af90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af92:	2b7f      	cmp	r3, #127	; 0x7f
 800af94:	d8f0      	bhi.n	800af78 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800af96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af98:	1c5a      	adds	r2, r3, #1
 800af9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800af9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800af9e:	b2d2      	uxtb	r2, r2
 800afa0:	701a      	strb	r2, [r3, #0]
 800afa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afa4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	627b      	str	r3, [r7, #36]	; 0x24
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	623b      	str	r3, [r7, #32]
 800afae:	e00b      	b.n	800afc8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800afb0:	6a3b      	ldr	r3, [r7, #32]
 800afb2:	b2da      	uxtb	r2, r3
 800afb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afb6:	1c59      	adds	r1, r3, #1
 800afb8:	6279      	str	r1, [r7, #36]	; 0x24
 800afba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800afbe:	b2d2      	uxtb	r2, r2
 800afc0:	701a      	strb	r2, [r3, #0]
 800afc2:	6a3b      	ldr	r3, [r7, #32]
 800afc4:	09db      	lsrs	r3, r3, #7
 800afc6:	623b      	str	r3, [r7, #32]
 800afc8:	6a3b      	ldr	r3, [r7, #32]
 800afca:	2b7f      	cmp	r3, #127	; 0x7f
 800afcc:	d8f0      	bhi.n	800afb0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800afce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afd0:	1c5a      	adds	r2, r3, #1
 800afd2:	627a      	str	r2, [r7, #36]	; 0x24
 800afd4:	6a3a      	ldr	r2, [r7, #32]
 800afd6:	b2d2      	uxtb	r2, r2
 800afd8:	701a      	strb	r2, [r3, #0]
 800afda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afdc:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800afde:	68fa      	ldr	r2, [r7, #12]
 800afe0:	6979      	ldr	r1, [r7, #20]
 800afe2:	69b8      	ldr	r0, [r7, #24]
 800afe4:	f7ff fe70 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800afe8:	69fb      	ldr	r3, [r7, #28]
 800afea:	f383 8811 	msr	BASEPRI, r3
}
 800afee:	bf00      	nop
 800aff0:	3730      	adds	r7, #48	; 0x30
 800aff2:	46bd      	mov	sp, r7
 800aff4:	bd80      	pop	{r7, pc}
 800aff6:	bf00      	nop
 800aff8:	20013d84 	.word	0x20013d84

0800affc <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800affc:	b580      	push	{r7, lr}
 800affe:	b08e      	sub	sp, #56	; 0x38
 800b000:	af00      	add	r7, sp, #0
 800b002:	60f8      	str	r0, [r7, #12]
 800b004:	60b9      	str	r1, [r7, #8]
 800b006:	607a      	str	r2, [r7, #4]
 800b008:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800b00a:	f3ef 8311 	mrs	r3, BASEPRI
 800b00e:	f04f 0120 	mov.w	r1, #32
 800b012:	f381 8811 	msr	BASEPRI, r1
 800b016:	61fb      	str	r3, [r7, #28]
 800b018:	4832      	ldr	r0, [pc, #200]	; (800b0e4 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800b01a:	f7ff fd66 	bl	800aaea <_PreparePacket>
 800b01e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800b020:	69bb      	ldr	r3, [r7, #24]
 800b022:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800b024:	697b      	ldr	r3, [r7, #20]
 800b026:	637b      	str	r3, [r7, #52]	; 0x34
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	633b      	str	r3, [r7, #48]	; 0x30
 800b02c:	e00b      	b.n	800b046 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800b02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b030:	b2da      	uxtb	r2, r3
 800b032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b034:	1c59      	adds	r1, r3, #1
 800b036:	6379      	str	r1, [r7, #52]	; 0x34
 800b038:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b03c:	b2d2      	uxtb	r2, r2
 800b03e:	701a      	strb	r2, [r3, #0]
 800b040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b042:	09db      	lsrs	r3, r3, #7
 800b044:	633b      	str	r3, [r7, #48]	; 0x30
 800b046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b048:	2b7f      	cmp	r3, #127	; 0x7f
 800b04a:	d8f0      	bhi.n	800b02e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800b04c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b04e:	1c5a      	adds	r2, r3, #1
 800b050:	637a      	str	r2, [r7, #52]	; 0x34
 800b052:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b054:	b2d2      	uxtb	r2, r2
 800b056:	701a      	strb	r2, [r3, #0]
 800b058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b05a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800b05c:	697b      	ldr	r3, [r7, #20]
 800b05e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	62bb      	str	r3, [r7, #40]	; 0x28
 800b064:	e00b      	b.n	800b07e <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800b066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b068:	b2da      	uxtb	r2, r3
 800b06a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b06c:	1c59      	adds	r1, r3, #1
 800b06e:	62f9      	str	r1, [r7, #44]	; 0x2c
 800b070:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b074:	b2d2      	uxtb	r2, r2
 800b076:	701a      	strb	r2, [r3, #0]
 800b078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b07a:	09db      	lsrs	r3, r3, #7
 800b07c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b080:	2b7f      	cmp	r3, #127	; 0x7f
 800b082:	d8f0      	bhi.n	800b066 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800b084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b086:	1c5a      	adds	r2, r3, #1
 800b088:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b08a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b08c:	b2d2      	uxtb	r2, r2
 800b08e:	701a      	strb	r2, [r3, #0]
 800b090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b092:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800b094:	697b      	ldr	r3, [r7, #20]
 800b096:	627b      	str	r3, [r7, #36]	; 0x24
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	623b      	str	r3, [r7, #32]
 800b09c:	e00b      	b.n	800b0b6 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800b09e:	6a3b      	ldr	r3, [r7, #32]
 800b0a0:	b2da      	uxtb	r2, r3
 800b0a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0a4:	1c59      	adds	r1, r3, #1
 800b0a6:	6279      	str	r1, [r7, #36]	; 0x24
 800b0a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b0ac:	b2d2      	uxtb	r2, r2
 800b0ae:	701a      	strb	r2, [r3, #0]
 800b0b0:	6a3b      	ldr	r3, [r7, #32]
 800b0b2:	09db      	lsrs	r3, r3, #7
 800b0b4:	623b      	str	r3, [r7, #32]
 800b0b6:	6a3b      	ldr	r3, [r7, #32]
 800b0b8:	2b7f      	cmp	r3, #127	; 0x7f
 800b0ba:	d8f0      	bhi.n	800b09e <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 800b0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0be:	1c5a      	adds	r2, r3, #1
 800b0c0:	627a      	str	r2, [r7, #36]	; 0x24
 800b0c2:	6a3a      	ldr	r2, [r7, #32]
 800b0c4:	b2d2      	uxtb	r2, r2
 800b0c6:	701a      	strb	r2, [r3, #0]
 800b0c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0ca:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800b0cc:	68fa      	ldr	r2, [r7, #12]
 800b0ce:	6979      	ldr	r1, [r7, #20]
 800b0d0:	69b8      	ldr	r0, [r7, #24]
 800b0d2:	f7ff fdf9 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800b0d6:	69fb      	ldr	r3, [r7, #28]
 800b0d8:	f383 8811 	msr	BASEPRI, r3
}
 800b0dc:	bf00      	nop
 800b0de:	3738      	adds	r7, #56	; 0x38
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	20013d84 	.word	0x20013d84

0800b0e8 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b090      	sub	sp, #64	; 0x40
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	60f8      	str	r0, [r7, #12]
 800b0f0:	60b9      	str	r1, [r7, #8]
 800b0f2:	607a      	str	r2, [r7, #4]
 800b0f4:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800b0f6:	f3ef 8311 	mrs	r3, BASEPRI
 800b0fa:	f04f 0120 	mov.w	r1, #32
 800b0fe:	f381 8811 	msr	BASEPRI, r1
 800b102:	61fb      	str	r3, [r7, #28]
 800b104:	4840      	ldr	r0, [pc, #256]	; (800b208 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800b106:	f7ff fcf0 	bl	800aaea <_PreparePacket>
 800b10a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800b10c:	69bb      	ldr	r3, [r7, #24]
 800b10e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800b110:	697b      	ldr	r3, [r7, #20]
 800b112:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b114:	68bb      	ldr	r3, [r7, #8]
 800b116:	63bb      	str	r3, [r7, #56]	; 0x38
 800b118:	e00b      	b.n	800b132 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800b11a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b11c:	b2da      	uxtb	r2, r3
 800b11e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b120:	1c59      	adds	r1, r3, #1
 800b122:	63f9      	str	r1, [r7, #60]	; 0x3c
 800b124:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b128:	b2d2      	uxtb	r2, r2
 800b12a:	701a      	strb	r2, [r3, #0]
 800b12c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b12e:	09db      	lsrs	r3, r3, #7
 800b130:	63bb      	str	r3, [r7, #56]	; 0x38
 800b132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b134:	2b7f      	cmp	r3, #127	; 0x7f
 800b136:	d8f0      	bhi.n	800b11a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800b138:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b13a:	1c5a      	adds	r2, r3, #1
 800b13c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800b13e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b140:	b2d2      	uxtb	r2, r2
 800b142:	701a      	strb	r2, [r3, #0]
 800b144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b146:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800b148:	697b      	ldr	r3, [r7, #20]
 800b14a:	637b      	str	r3, [r7, #52]	; 0x34
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	633b      	str	r3, [r7, #48]	; 0x30
 800b150:	e00b      	b.n	800b16a <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800b152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b154:	b2da      	uxtb	r2, r3
 800b156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b158:	1c59      	adds	r1, r3, #1
 800b15a:	6379      	str	r1, [r7, #52]	; 0x34
 800b15c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b160:	b2d2      	uxtb	r2, r2
 800b162:	701a      	strb	r2, [r3, #0]
 800b164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b166:	09db      	lsrs	r3, r3, #7
 800b168:	633b      	str	r3, [r7, #48]	; 0x30
 800b16a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b16c:	2b7f      	cmp	r3, #127	; 0x7f
 800b16e:	d8f0      	bhi.n	800b152 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800b170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b172:	1c5a      	adds	r2, r3, #1
 800b174:	637a      	str	r2, [r7, #52]	; 0x34
 800b176:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b178:	b2d2      	uxtb	r2, r2
 800b17a:	701a      	strb	r2, [r3, #0]
 800b17c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b17e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	62bb      	str	r3, [r7, #40]	; 0x28
 800b188:	e00b      	b.n	800b1a2 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800b18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b18c:	b2da      	uxtb	r2, r3
 800b18e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b190:	1c59      	adds	r1, r3, #1
 800b192:	62f9      	str	r1, [r7, #44]	; 0x2c
 800b194:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b198:	b2d2      	uxtb	r2, r2
 800b19a:	701a      	strb	r2, [r3, #0]
 800b19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b19e:	09db      	lsrs	r3, r3, #7
 800b1a0:	62bb      	str	r3, [r7, #40]	; 0x28
 800b1a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1a4:	2b7f      	cmp	r3, #127	; 0x7f
 800b1a6:	d8f0      	bhi.n	800b18a <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800b1a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1aa:	1c5a      	adds	r2, r3, #1
 800b1ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b1ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b1b0:	b2d2      	uxtb	r2, r2
 800b1b2:	701a      	strb	r2, [r3, #0]
 800b1b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1b6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	627b      	str	r3, [r7, #36]	; 0x24
 800b1bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b1be:	623b      	str	r3, [r7, #32]
 800b1c0:	e00b      	b.n	800b1da <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800b1c2:	6a3b      	ldr	r3, [r7, #32]
 800b1c4:	b2da      	uxtb	r2, r3
 800b1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c8:	1c59      	adds	r1, r3, #1
 800b1ca:	6279      	str	r1, [r7, #36]	; 0x24
 800b1cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b1d0:	b2d2      	uxtb	r2, r2
 800b1d2:	701a      	strb	r2, [r3, #0]
 800b1d4:	6a3b      	ldr	r3, [r7, #32]
 800b1d6:	09db      	lsrs	r3, r3, #7
 800b1d8:	623b      	str	r3, [r7, #32]
 800b1da:	6a3b      	ldr	r3, [r7, #32]
 800b1dc:	2b7f      	cmp	r3, #127	; 0x7f
 800b1de:	d8f0      	bhi.n	800b1c2 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800b1e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1e2:	1c5a      	adds	r2, r3, #1
 800b1e4:	627a      	str	r2, [r7, #36]	; 0x24
 800b1e6:	6a3a      	ldr	r2, [r7, #32]
 800b1e8:	b2d2      	uxtb	r2, r2
 800b1ea:	701a      	strb	r2, [r3, #0]
 800b1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ee:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800b1f0:	68fa      	ldr	r2, [r7, #12]
 800b1f2:	6979      	ldr	r1, [r7, #20]
 800b1f4:	69b8      	ldr	r0, [r7, #24]
 800b1f6:	f7ff fd67 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800b1fa:	69fb      	ldr	r3, [r7, #28]
 800b1fc:	f383 8811 	msr	BASEPRI, r3
}
 800b200:	bf00      	nop
 800b202:	3740      	adds	r7, #64	; 0x40
 800b204:	46bd      	mov	sp, r7
 800b206:	bd80      	pop	{r7, pc}
 800b208:	20013d84 	.word	0x20013d84

0800b20c <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b092      	sub	sp, #72	; 0x48
 800b210:	af00      	add	r7, sp, #0
 800b212:	60f8      	str	r0, [r7, #12]
 800b214:	60b9      	str	r1, [r7, #8]
 800b216:	607a      	str	r2, [r7, #4]
 800b218:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 800b21a:	f3ef 8311 	mrs	r3, BASEPRI
 800b21e:	f04f 0120 	mov.w	r1, #32
 800b222:	f381 8811 	msr	BASEPRI, r1
 800b226:	61fb      	str	r3, [r7, #28]
 800b228:	484e      	ldr	r0, [pc, #312]	; (800b364 <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 800b22a:	f7ff fc5e 	bl	800aaea <_PreparePacket>
 800b22e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800b230:	69bb      	ldr	r3, [r7, #24]
 800b232:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	647b      	str	r3, [r7, #68]	; 0x44
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	643b      	str	r3, [r7, #64]	; 0x40
 800b23c:	e00b      	b.n	800b256 <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 800b23e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b240:	b2da      	uxtb	r2, r3
 800b242:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b244:	1c59      	adds	r1, r3, #1
 800b246:	6479      	str	r1, [r7, #68]	; 0x44
 800b248:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b24c:	b2d2      	uxtb	r2, r2
 800b24e:	701a      	strb	r2, [r3, #0]
 800b250:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b252:	09db      	lsrs	r3, r3, #7
 800b254:	643b      	str	r3, [r7, #64]	; 0x40
 800b256:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b258:	2b7f      	cmp	r3, #127	; 0x7f
 800b25a:	d8f0      	bhi.n	800b23e <SEGGER_SYSVIEW_RecordU32x5+0x32>
 800b25c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b25e:	1c5a      	adds	r2, r3, #1
 800b260:	647a      	str	r2, [r7, #68]	; 0x44
 800b262:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b264:	b2d2      	uxtb	r2, r2
 800b266:	701a      	strb	r2, [r3, #0]
 800b268:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b26a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800b26c:	697b      	ldr	r3, [r7, #20]
 800b26e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	63bb      	str	r3, [r7, #56]	; 0x38
 800b274:	e00b      	b.n	800b28e <SEGGER_SYSVIEW_RecordU32x5+0x82>
 800b276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b278:	b2da      	uxtb	r2, r3
 800b27a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b27c:	1c59      	adds	r1, r3, #1
 800b27e:	63f9      	str	r1, [r7, #60]	; 0x3c
 800b280:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b284:	b2d2      	uxtb	r2, r2
 800b286:	701a      	strb	r2, [r3, #0]
 800b288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b28a:	09db      	lsrs	r3, r3, #7
 800b28c:	63bb      	str	r3, [r7, #56]	; 0x38
 800b28e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b290:	2b7f      	cmp	r3, #127	; 0x7f
 800b292:	d8f0      	bhi.n	800b276 <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 800b294:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b296:	1c5a      	adds	r2, r3, #1
 800b298:	63fa      	str	r2, [r7, #60]	; 0x3c
 800b29a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b29c:	b2d2      	uxtb	r2, r2
 800b29e:	701a      	strb	r2, [r3, #0]
 800b2a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2a2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	637b      	str	r3, [r7, #52]	; 0x34
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	633b      	str	r3, [r7, #48]	; 0x30
 800b2ac:	e00b      	b.n	800b2c6 <SEGGER_SYSVIEW_RecordU32x5+0xba>
 800b2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2b0:	b2da      	uxtb	r2, r3
 800b2b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2b4:	1c59      	adds	r1, r3, #1
 800b2b6:	6379      	str	r1, [r7, #52]	; 0x34
 800b2b8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b2bc:	b2d2      	uxtb	r2, r2
 800b2be:	701a      	strb	r2, [r3, #0]
 800b2c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2c2:	09db      	lsrs	r3, r3, #7
 800b2c4:	633b      	str	r3, [r7, #48]	; 0x30
 800b2c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2c8:	2b7f      	cmp	r3, #127	; 0x7f
 800b2ca:	d8f0      	bhi.n	800b2ae <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 800b2cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2ce:	1c5a      	adds	r2, r3, #1
 800b2d0:	637a      	str	r2, [r7, #52]	; 0x34
 800b2d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b2d4:	b2d2      	uxtb	r2, r2
 800b2d6:	701a      	strb	r2, [r3, #0]
 800b2d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2da:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800b2dc:	697b      	ldr	r3, [r7, #20]
 800b2de:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b2e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2e2:	62bb      	str	r3, [r7, #40]	; 0x28
 800b2e4:	e00b      	b.n	800b2fe <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 800b2e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2e8:	b2da      	uxtb	r2, r3
 800b2ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2ec:	1c59      	adds	r1, r3, #1
 800b2ee:	62f9      	str	r1, [r7, #44]	; 0x2c
 800b2f0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b2f4:	b2d2      	uxtb	r2, r2
 800b2f6:	701a      	strb	r2, [r3, #0]
 800b2f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2fa:	09db      	lsrs	r3, r3, #7
 800b2fc:	62bb      	str	r3, [r7, #40]	; 0x28
 800b2fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b300:	2b7f      	cmp	r3, #127	; 0x7f
 800b302:	d8f0      	bhi.n	800b2e6 <SEGGER_SYSVIEW_RecordU32x5+0xda>
 800b304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b306:	1c5a      	adds	r2, r3, #1
 800b308:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b30a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b30c:	b2d2      	uxtb	r2, r2
 800b30e:	701a      	strb	r2, [r3, #0]
 800b310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b312:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	627b      	str	r3, [r7, #36]	; 0x24
 800b318:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b31a:	623b      	str	r3, [r7, #32]
 800b31c:	e00b      	b.n	800b336 <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 800b31e:	6a3b      	ldr	r3, [r7, #32]
 800b320:	b2da      	uxtb	r2, r3
 800b322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b324:	1c59      	adds	r1, r3, #1
 800b326:	6279      	str	r1, [r7, #36]	; 0x24
 800b328:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b32c:	b2d2      	uxtb	r2, r2
 800b32e:	701a      	strb	r2, [r3, #0]
 800b330:	6a3b      	ldr	r3, [r7, #32]
 800b332:	09db      	lsrs	r3, r3, #7
 800b334:	623b      	str	r3, [r7, #32]
 800b336:	6a3b      	ldr	r3, [r7, #32]
 800b338:	2b7f      	cmp	r3, #127	; 0x7f
 800b33a:	d8f0      	bhi.n	800b31e <SEGGER_SYSVIEW_RecordU32x5+0x112>
 800b33c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b33e:	1c5a      	adds	r2, r3, #1
 800b340:	627a      	str	r2, [r7, #36]	; 0x24
 800b342:	6a3a      	ldr	r2, [r7, #32]
 800b344:	b2d2      	uxtb	r2, r2
 800b346:	701a      	strb	r2, [r3, #0]
 800b348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b34a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800b34c:	68fa      	ldr	r2, [r7, #12]
 800b34e:	6979      	ldr	r1, [r7, #20]
 800b350:	69b8      	ldr	r0, [r7, #24]
 800b352:	f7ff fcb9 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800b356:	69fb      	ldr	r3, [r7, #28]
 800b358:	f383 8811 	msr	BASEPRI, r3
}
 800b35c:	bf00      	nop
 800b35e:	3748      	adds	r7, #72	; 0x48
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}
 800b364:	20013d84 	.word	0x20013d84

0800b368 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800b368:	b580      	push	{r7, lr}
 800b36a:	b08c      	sub	sp, #48	; 0x30
 800b36c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800b36e:	4b58      	ldr	r3, [pc, #352]	; (800b4d0 <SEGGER_SYSVIEW_Start+0x168>)
 800b370:	2201      	movs	r2, #1
 800b372:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800b374:	f3ef 8311 	mrs	r3, BASEPRI
 800b378:	f04f 0120 	mov.w	r1, #32
 800b37c:	f381 8811 	msr	BASEPRI, r1
 800b380:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800b382:	4b53      	ldr	r3, [pc, #332]	; (800b4d0 <SEGGER_SYSVIEW_Start+0x168>)
 800b384:	785b      	ldrb	r3, [r3, #1]
 800b386:	220a      	movs	r2, #10
 800b388:	4952      	ldr	r1, [pc, #328]	; (800b4d4 <SEGGER_SYSVIEW_Start+0x16c>)
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7f4 ff40 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800b396:	200a      	movs	r0, #10
 800b398:	f7ff fd7c 	bl	800ae94 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800b39c:	f3ef 8311 	mrs	r3, BASEPRI
 800b3a0:	f04f 0120 	mov.w	r1, #32
 800b3a4:	f381 8811 	msr	BASEPRI, r1
 800b3a8:	60bb      	str	r3, [r7, #8]
 800b3aa:	484b      	ldr	r0, [pc, #300]	; (800b4d8 <SEGGER_SYSVIEW_Start+0x170>)
 800b3ac:	f7ff fb9d 	bl	800aaea <_PreparePacket>
 800b3b0:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b3ba:	4b45      	ldr	r3, [pc, #276]	; (800b4d0 <SEGGER_SYSVIEW_Start+0x168>)
 800b3bc:	685b      	ldr	r3, [r3, #4]
 800b3be:	62bb      	str	r3, [r7, #40]	; 0x28
 800b3c0:	e00b      	b.n	800b3da <SEGGER_SYSVIEW_Start+0x72>
 800b3c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3c4:	b2da      	uxtb	r2, r3
 800b3c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3c8:	1c59      	adds	r1, r3, #1
 800b3ca:	62f9      	str	r1, [r7, #44]	; 0x2c
 800b3cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b3d0:	b2d2      	uxtb	r2, r2
 800b3d2:	701a      	strb	r2, [r3, #0]
 800b3d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3d6:	09db      	lsrs	r3, r3, #7
 800b3d8:	62bb      	str	r3, [r7, #40]	; 0x28
 800b3da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3dc:	2b7f      	cmp	r3, #127	; 0x7f
 800b3de:	d8f0      	bhi.n	800b3c2 <SEGGER_SYSVIEW_Start+0x5a>
 800b3e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3e2:	1c5a      	adds	r2, r3, #1
 800b3e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b3e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b3e8:	b2d2      	uxtb	r2, r2
 800b3ea:	701a      	strb	r2, [r3, #0]
 800b3ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3ee:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	627b      	str	r3, [r7, #36]	; 0x24
 800b3f4:	4b36      	ldr	r3, [pc, #216]	; (800b4d0 <SEGGER_SYSVIEW_Start+0x168>)
 800b3f6:	689b      	ldr	r3, [r3, #8]
 800b3f8:	623b      	str	r3, [r7, #32]
 800b3fa:	e00b      	b.n	800b414 <SEGGER_SYSVIEW_Start+0xac>
 800b3fc:	6a3b      	ldr	r3, [r7, #32]
 800b3fe:	b2da      	uxtb	r2, r3
 800b400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b402:	1c59      	adds	r1, r3, #1
 800b404:	6279      	str	r1, [r7, #36]	; 0x24
 800b406:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b40a:	b2d2      	uxtb	r2, r2
 800b40c:	701a      	strb	r2, [r3, #0]
 800b40e:	6a3b      	ldr	r3, [r7, #32]
 800b410:	09db      	lsrs	r3, r3, #7
 800b412:	623b      	str	r3, [r7, #32]
 800b414:	6a3b      	ldr	r3, [r7, #32]
 800b416:	2b7f      	cmp	r3, #127	; 0x7f
 800b418:	d8f0      	bhi.n	800b3fc <SEGGER_SYSVIEW_Start+0x94>
 800b41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b41c:	1c5a      	adds	r2, r3, #1
 800b41e:	627a      	str	r2, [r7, #36]	; 0x24
 800b420:	6a3a      	ldr	r2, [r7, #32]
 800b422:	b2d2      	uxtb	r2, r2
 800b424:	701a      	strb	r2, [r3, #0]
 800b426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b428:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	61fb      	str	r3, [r7, #28]
 800b42e:	4b28      	ldr	r3, [pc, #160]	; (800b4d0 <SEGGER_SYSVIEW_Start+0x168>)
 800b430:	691b      	ldr	r3, [r3, #16]
 800b432:	61bb      	str	r3, [r7, #24]
 800b434:	e00b      	b.n	800b44e <SEGGER_SYSVIEW_Start+0xe6>
 800b436:	69bb      	ldr	r3, [r7, #24]
 800b438:	b2da      	uxtb	r2, r3
 800b43a:	69fb      	ldr	r3, [r7, #28]
 800b43c:	1c59      	adds	r1, r3, #1
 800b43e:	61f9      	str	r1, [r7, #28]
 800b440:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b444:	b2d2      	uxtb	r2, r2
 800b446:	701a      	strb	r2, [r3, #0]
 800b448:	69bb      	ldr	r3, [r7, #24]
 800b44a:	09db      	lsrs	r3, r3, #7
 800b44c:	61bb      	str	r3, [r7, #24]
 800b44e:	69bb      	ldr	r3, [r7, #24]
 800b450:	2b7f      	cmp	r3, #127	; 0x7f
 800b452:	d8f0      	bhi.n	800b436 <SEGGER_SYSVIEW_Start+0xce>
 800b454:	69fb      	ldr	r3, [r7, #28]
 800b456:	1c5a      	adds	r2, r3, #1
 800b458:	61fa      	str	r2, [r7, #28]
 800b45a:	69ba      	ldr	r2, [r7, #24]
 800b45c:	b2d2      	uxtb	r2, r2
 800b45e:	701a      	strb	r2, [r3, #0]
 800b460:	69fb      	ldr	r3, [r7, #28]
 800b462:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	617b      	str	r3, [r7, #20]
 800b468:	2300      	movs	r3, #0
 800b46a:	613b      	str	r3, [r7, #16]
 800b46c:	e00b      	b.n	800b486 <SEGGER_SYSVIEW_Start+0x11e>
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	b2da      	uxtb	r2, r3
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	1c59      	adds	r1, r3, #1
 800b476:	6179      	str	r1, [r7, #20]
 800b478:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b47c:	b2d2      	uxtb	r2, r2
 800b47e:	701a      	strb	r2, [r3, #0]
 800b480:	693b      	ldr	r3, [r7, #16]
 800b482:	09db      	lsrs	r3, r3, #7
 800b484:	613b      	str	r3, [r7, #16]
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	2b7f      	cmp	r3, #127	; 0x7f
 800b48a:	d8f0      	bhi.n	800b46e <SEGGER_SYSVIEW_Start+0x106>
 800b48c:	697b      	ldr	r3, [r7, #20]
 800b48e:	1c5a      	adds	r2, r3, #1
 800b490:	617a      	str	r2, [r7, #20]
 800b492:	693a      	ldr	r2, [r7, #16]
 800b494:	b2d2      	uxtb	r2, r2
 800b496:	701a      	strb	r2, [r3, #0]
 800b498:	697b      	ldr	r3, [r7, #20]
 800b49a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800b49c:	2218      	movs	r2, #24
 800b49e:	6839      	ldr	r1, [r7, #0]
 800b4a0:	6878      	ldr	r0, [r7, #4]
 800b4a2:	f7ff fc11 	bl	800acc8 <_SendPacket>
      RECORD_END();
 800b4a6:	68bb      	ldr	r3, [r7, #8]
 800b4a8:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800b4ac:	4b08      	ldr	r3, [pc, #32]	; (800b4d0 <SEGGER_SYSVIEW_Start+0x168>)
 800b4ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d002      	beq.n	800b4ba <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800b4b4:	4b06      	ldr	r3, [pc, #24]	; (800b4d0 <SEGGER_SYSVIEW_Start+0x168>)
 800b4b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4b8:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800b4ba:	f000 f9c7 	bl	800b84c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800b4be:	f000 f9b1 	bl	800b824 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800b4c2:	f000 fbff 	bl	800bcc4 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800b4c6:	bf00      	nop
 800b4c8:	3730      	adds	r7, #48	; 0x30
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
 800b4ce:	bf00      	nop
 800b4d0:	20013d54 	.word	0x20013d54
 800b4d4:	0800f9cc 	.word	0x0800f9cc
 800b4d8:	20013d84 	.word	0x20013d84

0800b4dc <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b082      	sub	sp, #8
 800b4e0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b4e2:	f3ef 8311 	mrs	r3, BASEPRI
 800b4e6:	f04f 0120 	mov.w	r1, #32
 800b4ea:	f381 8811 	msr	BASEPRI, r1
 800b4ee:	607b      	str	r3, [r7, #4]
 800b4f0:	480b      	ldr	r0, [pc, #44]	; (800b520 <SEGGER_SYSVIEW_Stop+0x44>)
 800b4f2:	f7ff fafa 	bl	800aaea <_PreparePacket>
 800b4f6:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800b4f8:	4b0a      	ldr	r3, [pc, #40]	; (800b524 <SEGGER_SYSVIEW_Stop+0x48>)
 800b4fa:	781b      	ldrb	r3, [r3, #0]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d007      	beq.n	800b510 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800b500:	220b      	movs	r2, #11
 800b502:	6839      	ldr	r1, [r7, #0]
 800b504:	6838      	ldr	r0, [r7, #0]
 800b506:	f7ff fbdf 	bl	800acc8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800b50a:	4b06      	ldr	r3, [pc, #24]	; (800b524 <SEGGER_SYSVIEW_Stop+0x48>)
 800b50c:	2200      	movs	r2, #0
 800b50e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f383 8811 	msr	BASEPRI, r3
}
 800b516:	bf00      	nop
 800b518:	3708      	adds	r7, #8
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}
 800b51e:	bf00      	nop
 800b520:	20013d84 	.word	0x20013d84
 800b524:	20013d54 	.word	0x20013d54

0800b528 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800b528:	b580      	push	{r7, lr}
 800b52a:	b08c      	sub	sp, #48	; 0x30
 800b52c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800b52e:	f3ef 8311 	mrs	r3, BASEPRI
 800b532:	f04f 0120 	mov.w	r1, #32
 800b536:	f381 8811 	msr	BASEPRI, r1
 800b53a:	60fb      	str	r3, [r7, #12]
 800b53c:	4845      	ldr	r0, [pc, #276]	; (800b654 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800b53e:	f7ff fad4 	bl	800aaea <_PreparePacket>
 800b542:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b54c:	4b42      	ldr	r3, [pc, #264]	; (800b658 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b54e:	685b      	ldr	r3, [r3, #4]
 800b550:	62bb      	str	r3, [r7, #40]	; 0x28
 800b552:	e00b      	b.n	800b56c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800b554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b556:	b2da      	uxtb	r2, r3
 800b558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b55a:	1c59      	adds	r1, r3, #1
 800b55c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800b55e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b562:	b2d2      	uxtb	r2, r2
 800b564:	701a      	strb	r2, [r3, #0]
 800b566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b568:	09db      	lsrs	r3, r3, #7
 800b56a:	62bb      	str	r3, [r7, #40]	; 0x28
 800b56c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b56e:	2b7f      	cmp	r3, #127	; 0x7f
 800b570:	d8f0      	bhi.n	800b554 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800b572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b574:	1c5a      	adds	r2, r3, #1
 800b576:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b578:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b57a:	b2d2      	uxtb	r2, r2
 800b57c:	701a      	strb	r2, [r3, #0]
 800b57e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b580:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	627b      	str	r3, [r7, #36]	; 0x24
 800b586:	4b34      	ldr	r3, [pc, #208]	; (800b658 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b588:	689b      	ldr	r3, [r3, #8]
 800b58a:	623b      	str	r3, [r7, #32]
 800b58c:	e00b      	b.n	800b5a6 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800b58e:	6a3b      	ldr	r3, [r7, #32]
 800b590:	b2da      	uxtb	r2, r3
 800b592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b594:	1c59      	adds	r1, r3, #1
 800b596:	6279      	str	r1, [r7, #36]	; 0x24
 800b598:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b59c:	b2d2      	uxtb	r2, r2
 800b59e:	701a      	strb	r2, [r3, #0]
 800b5a0:	6a3b      	ldr	r3, [r7, #32]
 800b5a2:	09db      	lsrs	r3, r3, #7
 800b5a4:	623b      	str	r3, [r7, #32]
 800b5a6:	6a3b      	ldr	r3, [r7, #32]
 800b5a8:	2b7f      	cmp	r3, #127	; 0x7f
 800b5aa:	d8f0      	bhi.n	800b58e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800b5ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5ae:	1c5a      	adds	r2, r3, #1
 800b5b0:	627a      	str	r2, [r7, #36]	; 0x24
 800b5b2:	6a3a      	ldr	r2, [r7, #32]
 800b5b4:	b2d2      	uxtb	r2, r2
 800b5b6:	701a      	strb	r2, [r3, #0]
 800b5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5ba:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	61fb      	str	r3, [r7, #28]
 800b5c0:	4b25      	ldr	r3, [pc, #148]	; (800b658 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b5c2:	691b      	ldr	r3, [r3, #16]
 800b5c4:	61bb      	str	r3, [r7, #24]
 800b5c6:	e00b      	b.n	800b5e0 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800b5c8:	69bb      	ldr	r3, [r7, #24]
 800b5ca:	b2da      	uxtb	r2, r3
 800b5cc:	69fb      	ldr	r3, [r7, #28]
 800b5ce:	1c59      	adds	r1, r3, #1
 800b5d0:	61f9      	str	r1, [r7, #28]
 800b5d2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b5d6:	b2d2      	uxtb	r2, r2
 800b5d8:	701a      	strb	r2, [r3, #0]
 800b5da:	69bb      	ldr	r3, [r7, #24]
 800b5dc:	09db      	lsrs	r3, r3, #7
 800b5de:	61bb      	str	r3, [r7, #24]
 800b5e0:	69bb      	ldr	r3, [r7, #24]
 800b5e2:	2b7f      	cmp	r3, #127	; 0x7f
 800b5e4:	d8f0      	bhi.n	800b5c8 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800b5e6:	69fb      	ldr	r3, [r7, #28]
 800b5e8:	1c5a      	adds	r2, r3, #1
 800b5ea:	61fa      	str	r2, [r7, #28]
 800b5ec:	69ba      	ldr	r2, [r7, #24]
 800b5ee:	b2d2      	uxtb	r2, r2
 800b5f0:	701a      	strb	r2, [r3, #0]
 800b5f2:	69fb      	ldr	r3, [r7, #28]
 800b5f4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	617b      	str	r3, [r7, #20]
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	613b      	str	r3, [r7, #16]
 800b5fe:	e00b      	b.n	800b618 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800b600:	693b      	ldr	r3, [r7, #16]
 800b602:	b2da      	uxtb	r2, r3
 800b604:	697b      	ldr	r3, [r7, #20]
 800b606:	1c59      	adds	r1, r3, #1
 800b608:	6179      	str	r1, [r7, #20]
 800b60a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b60e:	b2d2      	uxtb	r2, r2
 800b610:	701a      	strb	r2, [r3, #0]
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	09db      	lsrs	r3, r3, #7
 800b616:	613b      	str	r3, [r7, #16]
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	2b7f      	cmp	r3, #127	; 0x7f
 800b61c:	d8f0      	bhi.n	800b600 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800b61e:	697b      	ldr	r3, [r7, #20]
 800b620:	1c5a      	adds	r2, r3, #1
 800b622:	617a      	str	r2, [r7, #20]
 800b624:	693a      	ldr	r2, [r7, #16]
 800b626:	b2d2      	uxtb	r2, r2
 800b628:	701a      	strb	r2, [r3, #0]
 800b62a:	697b      	ldr	r3, [r7, #20]
 800b62c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800b62e:	2218      	movs	r2, #24
 800b630:	6879      	ldr	r1, [r7, #4]
 800b632:	68b8      	ldr	r0, [r7, #8]
 800b634:	f7ff fb48 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800b63e:	4b06      	ldr	r3, [pc, #24]	; (800b658 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b642:	2b00      	cmp	r3, #0
 800b644:	d002      	beq.n	800b64c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800b646:	4b04      	ldr	r3, [pc, #16]	; (800b658 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800b648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b64a:	4798      	blx	r3
  }
}
 800b64c:	bf00      	nop
 800b64e:	3730      	adds	r7, #48	; 0x30
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}
 800b654:	20013d84 	.word	0x20013d84
 800b658:	20013d54 	.word	0x20013d54

0800b65c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b092      	sub	sp, #72	; 0x48
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800b664:	f3ef 8311 	mrs	r3, BASEPRI
 800b668:	f04f 0120 	mov.w	r1, #32
 800b66c:	f381 8811 	msr	BASEPRI, r1
 800b670:	617b      	str	r3, [r7, #20]
 800b672:	486a      	ldr	r0, [pc, #424]	; (800b81c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800b674:	f7ff fa39 	bl	800aaea <_PreparePacket>
 800b678:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	647b      	str	r3, [r7, #68]	; 0x44
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681a      	ldr	r2, [r3, #0]
 800b686:	4b66      	ldr	r3, [pc, #408]	; (800b820 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800b688:	691b      	ldr	r3, [r3, #16]
 800b68a:	1ad3      	subs	r3, r2, r3
 800b68c:	643b      	str	r3, [r7, #64]	; 0x40
 800b68e:	e00b      	b.n	800b6a8 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800b690:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b692:	b2da      	uxtb	r2, r3
 800b694:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b696:	1c59      	adds	r1, r3, #1
 800b698:	6479      	str	r1, [r7, #68]	; 0x44
 800b69a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b69e:	b2d2      	uxtb	r2, r2
 800b6a0:	701a      	strb	r2, [r3, #0]
 800b6a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b6a4:	09db      	lsrs	r3, r3, #7
 800b6a6:	643b      	str	r3, [r7, #64]	; 0x40
 800b6a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b6aa:	2b7f      	cmp	r3, #127	; 0x7f
 800b6ac:	d8f0      	bhi.n	800b690 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800b6ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b6b0:	1c5a      	adds	r2, r3, #1
 800b6b2:	647a      	str	r2, [r7, #68]	; 0x44
 800b6b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b6b6:	b2d2      	uxtb	r2, r2
 800b6b8:	701a      	strb	r2, [r3, #0]
 800b6ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b6bc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	689b      	ldr	r3, [r3, #8]
 800b6c6:	63bb      	str	r3, [r7, #56]	; 0x38
 800b6c8:	e00b      	b.n	800b6e2 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800b6ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6cc:	b2da      	uxtb	r2, r3
 800b6ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6d0:	1c59      	adds	r1, r3, #1
 800b6d2:	63f9      	str	r1, [r7, #60]	; 0x3c
 800b6d4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b6d8:	b2d2      	uxtb	r2, r2
 800b6da:	701a      	strb	r2, [r3, #0]
 800b6dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6de:	09db      	lsrs	r3, r3, #7
 800b6e0:	63bb      	str	r3, [r7, #56]	; 0x38
 800b6e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6e4:	2b7f      	cmp	r3, #127	; 0x7f
 800b6e6:	d8f0      	bhi.n	800b6ca <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800b6e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6ea:	1c5a      	adds	r2, r3, #1
 800b6ec:	63fa      	str	r2, [r7, #60]	; 0x3c
 800b6ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b6f0:	b2d2      	uxtb	r2, r2
 800b6f2:	701a      	strb	r2, [r3, #0]
 800b6f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6f6:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	685b      	ldr	r3, [r3, #4]
 800b6fc:	2220      	movs	r2, #32
 800b6fe:	4619      	mov	r1, r3
 800b700:	68f8      	ldr	r0, [r7, #12]
 800b702:	f7ff f9a5 	bl	800aa50 <_EncodeStr>
 800b706:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800b708:	2209      	movs	r2, #9
 800b70a:	68f9      	ldr	r1, [r7, #12]
 800b70c:	6938      	ldr	r0, [r7, #16]
 800b70e:	f7ff fadb 	bl	800acc8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	637b      	str	r3, [r7, #52]	; 0x34
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681a      	ldr	r2, [r3, #0]
 800b71e:	4b40      	ldr	r3, [pc, #256]	; (800b820 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800b720:	691b      	ldr	r3, [r3, #16]
 800b722:	1ad3      	subs	r3, r2, r3
 800b724:	633b      	str	r3, [r7, #48]	; 0x30
 800b726:	e00b      	b.n	800b740 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800b728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b72a:	b2da      	uxtb	r2, r3
 800b72c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b72e:	1c59      	adds	r1, r3, #1
 800b730:	6379      	str	r1, [r7, #52]	; 0x34
 800b732:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b736:	b2d2      	uxtb	r2, r2
 800b738:	701a      	strb	r2, [r3, #0]
 800b73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b73c:	09db      	lsrs	r3, r3, #7
 800b73e:	633b      	str	r3, [r7, #48]	; 0x30
 800b740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b742:	2b7f      	cmp	r3, #127	; 0x7f
 800b744:	d8f0      	bhi.n	800b728 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800b746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b748:	1c5a      	adds	r2, r3, #1
 800b74a:	637a      	str	r2, [r7, #52]	; 0x34
 800b74c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b74e:	b2d2      	uxtb	r2, r2
 800b750:	701a      	strb	r2, [r3, #0]
 800b752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b754:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	68db      	ldr	r3, [r3, #12]
 800b75e:	62bb      	str	r3, [r7, #40]	; 0x28
 800b760:	e00b      	b.n	800b77a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800b762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b764:	b2da      	uxtb	r2, r3
 800b766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b768:	1c59      	adds	r1, r3, #1
 800b76a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800b76c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b770:	b2d2      	uxtb	r2, r2
 800b772:	701a      	strb	r2, [r3, #0]
 800b774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b776:	09db      	lsrs	r3, r3, #7
 800b778:	62bb      	str	r3, [r7, #40]	; 0x28
 800b77a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b77c:	2b7f      	cmp	r3, #127	; 0x7f
 800b77e:	d8f0      	bhi.n	800b762 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800b780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b782:	1c5a      	adds	r2, r3, #1
 800b784:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b786:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b788:	b2d2      	uxtb	r2, r2
 800b78a:	701a      	strb	r2, [r3, #0]
 800b78c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b78e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	627b      	str	r3, [r7, #36]	; 0x24
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	691b      	ldr	r3, [r3, #16]
 800b798:	623b      	str	r3, [r7, #32]
 800b79a:	e00b      	b.n	800b7b4 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800b79c:	6a3b      	ldr	r3, [r7, #32]
 800b79e:	b2da      	uxtb	r2, r3
 800b7a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7a2:	1c59      	adds	r1, r3, #1
 800b7a4:	6279      	str	r1, [r7, #36]	; 0x24
 800b7a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b7aa:	b2d2      	uxtb	r2, r2
 800b7ac:	701a      	strb	r2, [r3, #0]
 800b7ae:	6a3b      	ldr	r3, [r7, #32]
 800b7b0:	09db      	lsrs	r3, r3, #7
 800b7b2:	623b      	str	r3, [r7, #32]
 800b7b4:	6a3b      	ldr	r3, [r7, #32]
 800b7b6:	2b7f      	cmp	r3, #127	; 0x7f
 800b7b8:	d8f0      	bhi.n	800b79c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800b7ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7bc:	1c5a      	adds	r2, r3, #1
 800b7be:	627a      	str	r2, [r7, #36]	; 0x24
 800b7c0:	6a3a      	ldr	r2, [r7, #32]
 800b7c2:	b2d2      	uxtb	r2, r2
 800b7c4:	701a      	strb	r2, [r3, #0]
 800b7c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	61fb      	str	r3, [r7, #28]
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	61bb      	str	r3, [r7, #24]
 800b7d2:	e00b      	b.n	800b7ec <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800b7d4:	69bb      	ldr	r3, [r7, #24]
 800b7d6:	b2da      	uxtb	r2, r3
 800b7d8:	69fb      	ldr	r3, [r7, #28]
 800b7da:	1c59      	adds	r1, r3, #1
 800b7dc:	61f9      	str	r1, [r7, #28]
 800b7de:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b7e2:	b2d2      	uxtb	r2, r2
 800b7e4:	701a      	strb	r2, [r3, #0]
 800b7e6:	69bb      	ldr	r3, [r7, #24]
 800b7e8:	09db      	lsrs	r3, r3, #7
 800b7ea:	61bb      	str	r3, [r7, #24]
 800b7ec:	69bb      	ldr	r3, [r7, #24]
 800b7ee:	2b7f      	cmp	r3, #127	; 0x7f
 800b7f0:	d8f0      	bhi.n	800b7d4 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800b7f2:	69fb      	ldr	r3, [r7, #28]
 800b7f4:	1c5a      	adds	r2, r3, #1
 800b7f6:	61fa      	str	r2, [r7, #28]
 800b7f8:	69ba      	ldr	r2, [r7, #24]
 800b7fa:	b2d2      	uxtb	r2, r2
 800b7fc:	701a      	strb	r2, [r3, #0]
 800b7fe:	69fb      	ldr	r3, [r7, #28]
 800b800:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800b802:	2215      	movs	r2, #21
 800b804:	68f9      	ldr	r1, [r7, #12]
 800b806:	6938      	ldr	r0, [r7, #16]
 800b808:	f7ff fa5e 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800b80c:	697b      	ldr	r3, [r7, #20]
 800b80e:	f383 8811 	msr	BASEPRI, r3
}
 800b812:	bf00      	nop
 800b814:	3748      	adds	r7, #72	; 0x48
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}
 800b81a:	bf00      	nop
 800b81c:	20013d84 	.word	0x20013d84
 800b820:	20013d54 	.word	0x20013d54

0800b824 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800b824:	b580      	push	{r7, lr}
 800b826:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800b828:	4b07      	ldr	r3, [pc, #28]	; (800b848 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b82a:	6a1b      	ldr	r3, [r3, #32]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d008      	beq.n	800b842 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800b830:	4b05      	ldr	r3, [pc, #20]	; (800b848 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b832:	6a1b      	ldr	r3, [r3, #32]
 800b834:	685b      	ldr	r3, [r3, #4]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d003      	beq.n	800b842 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800b83a:	4b03      	ldr	r3, [pc, #12]	; (800b848 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800b83c:	6a1b      	ldr	r3, [r3, #32]
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	4798      	blx	r3
  }
}
 800b842:	bf00      	nop
 800b844:	bd80      	pop	{r7, pc}
 800b846:	bf00      	nop
 800b848:	20013d54 	.word	0x20013d54

0800b84c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800b84c:	b590      	push	{r4, r7, lr}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800b852:	4b15      	ldr	r3, [pc, #84]	; (800b8a8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800b854:	6a1b      	ldr	r3, [r3, #32]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d01a      	beq.n	800b890 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800b85a:	4b13      	ldr	r3, [pc, #76]	; (800b8a8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800b85c:	6a1b      	ldr	r3, [r3, #32]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d015      	beq.n	800b890 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800b864:	4b10      	ldr	r3, [pc, #64]	; (800b8a8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800b866:	6a1b      	ldr	r3, [r3, #32]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	4798      	blx	r3
 800b86c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800b870:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800b872:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b876:	f04f 0200 	mov.w	r2, #0
 800b87a:	f04f 0300 	mov.w	r3, #0
 800b87e:	000a      	movs	r2, r1
 800b880:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800b882:	4613      	mov	r3, r2
 800b884:	461a      	mov	r2, r3
 800b886:	4621      	mov	r1, r4
 800b888:	200d      	movs	r0, #13
 800b88a:	f7ff fb5d 	bl	800af48 <SEGGER_SYSVIEW_RecordU32x2>
 800b88e:	e006      	b.n	800b89e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800b890:	4b06      	ldr	r3, [pc, #24]	; (800b8ac <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	4619      	mov	r1, r3
 800b896:	200c      	movs	r0, #12
 800b898:	f7ff fb1a 	bl	800aed0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800b89c:	bf00      	nop
 800b89e:	bf00      	nop
 800b8a0:	370c      	adds	r7, #12
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd90      	pop	{r4, r7, pc}
 800b8a6:	bf00      	nop
 800b8a8:	20013d54 	.word	0x20013d54
 800b8ac:	e0001004 	.word	0xe0001004

0800b8b0 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800b8b0:	b580      	push	{r7, lr}
 800b8b2:	b086      	sub	sp, #24
 800b8b4:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b8b6:	f3ef 8311 	mrs	r3, BASEPRI
 800b8ba:	f04f 0120 	mov.w	r1, #32
 800b8be:	f381 8811 	msr	BASEPRI, r1
 800b8c2:	60fb      	str	r3, [r7, #12]
 800b8c4:	4819      	ldr	r0, [pc, #100]	; (800b92c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800b8c6:	f7ff f910 	bl	800aaea <_PreparePacket>
 800b8ca:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800b8d0:	4b17      	ldr	r3, [pc, #92]	; (800b930 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8d8:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	617b      	str	r3, [r7, #20]
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	613b      	str	r3, [r7, #16]
 800b8e2:	e00b      	b.n	800b8fc <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800b8e4:	693b      	ldr	r3, [r7, #16]
 800b8e6:	b2da      	uxtb	r2, r3
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	1c59      	adds	r1, r3, #1
 800b8ec:	6179      	str	r1, [r7, #20]
 800b8ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b8f2:	b2d2      	uxtb	r2, r2
 800b8f4:	701a      	strb	r2, [r3, #0]
 800b8f6:	693b      	ldr	r3, [r7, #16]
 800b8f8:	09db      	lsrs	r3, r3, #7
 800b8fa:	613b      	str	r3, [r7, #16]
 800b8fc:	693b      	ldr	r3, [r7, #16]
 800b8fe:	2b7f      	cmp	r3, #127	; 0x7f
 800b900:	d8f0      	bhi.n	800b8e4 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800b902:	697b      	ldr	r3, [r7, #20]
 800b904:	1c5a      	adds	r2, r3, #1
 800b906:	617a      	str	r2, [r7, #20]
 800b908:	693a      	ldr	r2, [r7, #16]
 800b90a:	b2d2      	uxtb	r2, r2
 800b90c:	701a      	strb	r2, [r3, #0]
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800b912:	2202      	movs	r2, #2
 800b914:	6879      	ldr	r1, [r7, #4]
 800b916:	68b8      	ldr	r0, [r7, #8]
 800b918:	f7ff f9d6 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	f383 8811 	msr	BASEPRI, r3
}
 800b922:	bf00      	nop
 800b924:	3718      	adds	r7, #24
 800b926:	46bd      	mov	sp, r7
 800b928:	bd80      	pop	{r7, pc}
 800b92a:	bf00      	nop
 800b92c:	20013d84 	.word	0x20013d84
 800b930:	e000ed04 	.word	0xe000ed04

0800b934 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800b934:	b580      	push	{r7, lr}
 800b936:	b082      	sub	sp, #8
 800b938:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b93a:	f3ef 8311 	mrs	r3, BASEPRI
 800b93e:	f04f 0120 	mov.w	r1, #32
 800b942:	f381 8811 	msr	BASEPRI, r1
 800b946:	607b      	str	r3, [r7, #4]
 800b948:	4807      	ldr	r0, [pc, #28]	; (800b968 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800b94a:	f7ff f8ce 	bl	800aaea <_PreparePacket>
 800b94e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800b950:	2203      	movs	r2, #3
 800b952:	6839      	ldr	r1, [r7, #0]
 800b954:	6838      	ldr	r0, [r7, #0]
 800b956:	f7ff f9b7 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	f383 8811 	msr	BASEPRI, r3
}
 800b960:	bf00      	nop
 800b962:	3708      	adds	r7, #8
 800b964:	46bd      	mov	sp, r7
 800b966:	bd80      	pop	{r7, pc}
 800b968:	20013d84 	.word	0x20013d84

0800b96c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b082      	sub	sp, #8
 800b970:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b972:	f3ef 8311 	mrs	r3, BASEPRI
 800b976:	f04f 0120 	mov.w	r1, #32
 800b97a:	f381 8811 	msr	BASEPRI, r1
 800b97e:	607b      	str	r3, [r7, #4]
 800b980:	4807      	ldr	r0, [pc, #28]	; (800b9a0 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800b982:	f7ff f8b2 	bl	800aaea <_PreparePacket>
 800b986:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800b988:	2212      	movs	r2, #18
 800b98a:	6839      	ldr	r1, [r7, #0]
 800b98c:	6838      	ldr	r0, [r7, #0]
 800b98e:	f7ff f99b 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	f383 8811 	msr	BASEPRI, r3
}
 800b998:	bf00      	nop
 800b99a:	3708      	adds	r7, #8
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bd80      	pop	{r7, pc}
 800b9a0:	20013d84 	.word	0x20013d84

0800b9a4 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b082      	sub	sp, #8
 800b9a8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b9aa:	f3ef 8311 	mrs	r3, BASEPRI
 800b9ae:	f04f 0120 	mov.w	r1, #32
 800b9b2:	f381 8811 	msr	BASEPRI, r1
 800b9b6:	607b      	str	r3, [r7, #4]
 800b9b8:	4807      	ldr	r0, [pc, #28]	; (800b9d8 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800b9ba:	f7ff f896 	bl	800aaea <_PreparePacket>
 800b9be:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800b9c0:	2211      	movs	r2, #17
 800b9c2:	6839      	ldr	r1, [r7, #0]
 800b9c4:	6838      	ldr	r0, [r7, #0]
 800b9c6:	f7ff f97f 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	f383 8811 	msr	BASEPRI, r3
}
 800b9d0:	bf00      	nop
 800b9d2:	3708      	adds	r7, #8
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}
 800b9d8:	20013d84 	.word	0x20013d84

0800b9dc <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b088      	sub	sp, #32
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b9e4:	f3ef 8311 	mrs	r3, BASEPRI
 800b9e8:	f04f 0120 	mov.w	r1, #32
 800b9ec:	f381 8811 	msr	BASEPRI, r1
 800b9f0:	617b      	str	r3, [r7, #20]
 800b9f2:	4819      	ldr	r0, [pc, #100]	; (800ba58 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800b9f4:	f7ff f879 	bl	800aaea <_PreparePacket>
 800b9f8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b9fa:	693b      	ldr	r3, [r7, #16]
 800b9fc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b9fe:	4b17      	ldr	r3, [pc, #92]	; (800ba5c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800ba00:	691b      	ldr	r3, [r3, #16]
 800ba02:	687a      	ldr	r2, [r7, #4]
 800ba04:	1ad3      	subs	r3, r2, r3
 800ba06:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	61fb      	str	r3, [r7, #28]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	61bb      	str	r3, [r7, #24]
 800ba10:	e00b      	b.n	800ba2a <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800ba12:	69bb      	ldr	r3, [r7, #24]
 800ba14:	b2da      	uxtb	r2, r3
 800ba16:	69fb      	ldr	r3, [r7, #28]
 800ba18:	1c59      	adds	r1, r3, #1
 800ba1a:	61f9      	str	r1, [r7, #28]
 800ba1c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ba20:	b2d2      	uxtb	r2, r2
 800ba22:	701a      	strb	r2, [r3, #0]
 800ba24:	69bb      	ldr	r3, [r7, #24]
 800ba26:	09db      	lsrs	r3, r3, #7
 800ba28:	61bb      	str	r3, [r7, #24]
 800ba2a:	69bb      	ldr	r3, [r7, #24]
 800ba2c:	2b7f      	cmp	r3, #127	; 0x7f
 800ba2e:	d8f0      	bhi.n	800ba12 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800ba30:	69fb      	ldr	r3, [r7, #28]
 800ba32:	1c5a      	adds	r2, r3, #1
 800ba34:	61fa      	str	r2, [r7, #28]
 800ba36:	69ba      	ldr	r2, [r7, #24]
 800ba38:	b2d2      	uxtb	r2, r2
 800ba3a:	701a      	strb	r2, [r3, #0]
 800ba3c:	69fb      	ldr	r3, [r7, #28]
 800ba3e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800ba40:	2208      	movs	r2, #8
 800ba42:	68f9      	ldr	r1, [r7, #12]
 800ba44:	6938      	ldr	r0, [r7, #16]
 800ba46:	f7ff f93f 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800ba4a:	697b      	ldr	r3, [r7, #20]
 800ba4c:	f383 8811 	msr	BASEPRI, r3
}
 800ba50:	bf00      	nop
 800ba52:	3720      	adds	r7, #32
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}
 800ba58:	20013d84 	.word	0x20013d84
 800ba5c:	20013d54 	.word	0x20013d54

0800ba60 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b088      	sub	sp, #32
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800ba68:	f3ef 8311 	mrs	r3, BASEPRI
 800ba6c:	f04f 0120 	mov.w	r1, #32
 800ba70:	f381 8811 	msr	BASEPRI, r1
 800ba74:	617b      	str	r3, [r7, #20]
 800ba76:	4819      	ldr	r0, [pc, #100]	; (800badc <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800ba78:	f7ff f837 	bl	800aaea <_PreparePacket>
 800ba7c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800ba7e:	693b      	ldr	r3, [r7, #16]
 800ba80:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800ba82:	4b17      	ldr	r3, [pc, #92]	; (800bae0 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800ba84:	691b      	ldr	r3, [r3, #16]
 800ba86:	687a      	ldr	r2, [r7, #4]
 800ba88:	1ad3      	subs	r3, r2, r3
 800ba8a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	61fb      	str	r3, [r7, #28]
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	61bb      	str	r3, [r7, #24]
 800ba94:	e00b      	b.n	800baae <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800ba96:	69bb      	ldr	r3, [r7, #24]
 800ba98:	b2da      	uxtb	r2, r3
 800ba9a:	69fb      	ldr	r3, [r7, #28]
 800ba9c:	1c59      	adds	r1, r3, #1
 800ba9e:	61f9      	str	r1, [r7, #28]
 800baa0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800baa4:	b2d2      	uxtb	r2, r2
 800baa6:	701a      	strb	r2, [r3, #0]
 800baa8:	69bb      	ldr	r3, [r7, #24]
 800baaa:	09db      	lsrs	r3, r3, #7
 800baac:	61bb      	str	r3, [r7, #24]
 800baae:	69bb      	ldr	r3, [r7, #24]
 800bab0:	2b7f      	cmp	r3, #127	; 0x7f
 800bab2:	d8f0      	bhi.n	800ba96 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800bab4:	69fb      	ldr	r3, [r7, #28]
 800bab6:	1c5a      	adds	r2, r3, #1
 800bab8:	61fa      	str	r2, [r7, #28]
 800baba:	69ba      	ldr	r2, [r7, #24]
 800babc:	b2d2      	uxtb	r2, r2
 800babe:	701a      	strb	r2, [r3, #0]
 800bac0:	69fb      	ldr	r3, [r7, #28]
 800bac2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800bac4:	2204      	movs	r2, #4
 800bac6:	68f9      	ldr	r1, [r7, #12]
 800bac8:	6938      	ldr	r0, [r7, #16]
 800baca:	f7ff f8fd 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	f383 8811 	msr	BASEPRI, r3
}
 800bad4:	bf00      	nop
 800bad6:	3720      	adds	r7, #32
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}
 800badc:	20013d84 	.word	0x20013d84
 800bae0:	20013d54 	.word	0x20013d54

0800bae4 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b088      	sub	sp, #32
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800baec:	f3ef 8311 	mrs	r3, BASEPRI
 800baf0:	f04f 0120 	mov.w	r1, #32
 800baf4:	f381 8811 	msr	BASEPRI, r1
 800baf8:	617b      	str	r3, [r7, #20]
 800bafa:	4819      	ldr	r0, [pc, #100]	; (800bb60 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800bafc:	f7fe fff5 	bl	800aaea <_PreparePacket>
 800bb00:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800bb06:	4b17      	ldr	r3, [pc, #92]	; (800bb64 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800bb08:	691b      	ldr	r3, [r3, #16]
 800bb0a:	687a      	ldr	r2, [r7, #4]
 800bb0c:	1ad3      	subs	r3, r2, r3
 800bb0e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	61fb      	str	r3, [r7, #28]
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	61bb      	str	r3, [r7, #24]
 800bb18:	e00b      	b.n	800bb32 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800bb1a:	69bb      	ldr	r3, [r7, #24]
 800bb1c:	b2da      	uxtb	r2, r3
 800bb1e:	69fb      	ldr	r3, [r7, #28]
 800bb20:	1c59      	adds	r1, r3, #1
 800bb22:	61f9      	str	r1, [r7, #28]
 800bb24:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800bb28:	b2d2      	uxtb	r2, r2
 800bb2a:	701a      	strb	r2, [r3, #0]
 800bb2c:	69bb      	ldr	r3, [r7, #24]
 800bb2e:	09db      	lsrs	r3, r3, #7
 800bb30:	61bb      	str	r3, [r7, #24]
 800bb32:	69bb      	ldr	r3, [r7, #24]
 800bb34:	2b7f      	cmp	r3, #127	; 0x7f
 800bb36:	d8f0      	bhi.n	800bb1a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800bb38:	69fb      	ldr	r3, [r7, #28]
 800bb3a:	1c5a      	adds	r2, r3, #1
 800bb3c:	61fa      	str	r2, [r7, #28]
 800bb3e:	69ba      	ldr	r2, [r7, #24]
 800bb40:	b2d2      	uxtb	r2, r2
 800bb42:	701a      	strb	r2, [r3, #0]
 800bb44:	69fb      	ldr	r3, [r7, #28]
 800bb46:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800bb48:	2206      	movs	r2, #6
 800bb4a:	68f9      	ldr	r1, [r7, #12]
 800bb4c:	6938      	ldr	r0, [r7, #16]
 800bb4e:	f7ff f8bb 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800bb52:	697b      	ldr	r3, [r7, #20]
 800bb54:	f383 8811 	msr	BASEPRI, r3
}
 800bb58:	bf00      	nop
 800bb5a:	3720      	adds	r7, #32
 800bb5c:	46bd      	mov	sp, r7
 800bb5e:	bd80      	pop	{r7, pc}
 800bb60:	20013d84 	.word	0x20013d84
 800bb64:	20013d54 	.word	0x20013d54

0800bb68 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800bb68:	b480      	push	{r7}
 800bb6a:	b083      	sub	sp, #12
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800bb70:	4b04      	ldr	r3, [pc, #16]	; (800bb84 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800bb72:	691b      	ldr	r3, [r3, #16]
 800bb74:	687a      	ldr	r2, [r7, #4]
 800bb76:	1ad3      	subs	r3, r2, r3
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	370c      	adds	r7, #12
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr
 800bb84:	20013d54 	.word	0x20013d54

0800bb88 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b08c      	sub	sp, #48	; 0x30
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	4603      	mov	r3, r0
 800bb90:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800bb92:	4b3b      	ldr	r3, [pc, #236]	; (800bc80 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d06d      	beq.n	800bc76 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800bb9a:	4b39      	ldr	r3, [pc, #228]	; (800bc80 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800bba0:	2300      	movs	r3, #0
 800bba2:	62bb      	str	r3, [r7, #40]	; 0x28
 800bba4:	e008      	b.n	800bbb8 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800bba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bba8:	691b      	ldr	r3, [r3, #16]
 800bbaa:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 800bbac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d007      	beq.n	800bbc2 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800bbb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbb4:	3301      	adds	r3, #1
 800bbb6:	62bb      	str	r3, [r7, #40]	; 0x28
 800bbb8:	79fb      	ldrb	r3, [r7, #7]
 800bbba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bbbc:	429a      	cmp	r2, r3
 800bbbe:	d3f2      	bcc.n	800bba6 <SEGGER_SYSVIEW_SendModule+0x1e>
 800bbc0:	e000      	b.n	800bbc4 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800bbc2:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800bbc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d055      	beq.n	800bc76 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800bbca:	f3ef 8311 	mrs	r3, BASEPRI
 800bbce:	f04f 0120 	mov.w	r1, #32
 800bbd2:	f381 8811 	msr	BASEPRI, r1
 800bbd6:	617b      	str	r3, [r7, #20]
 800bbd8:	482a      	ldr	r0, [pc, #168]	; (800bc84 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800bbda:	f7fe ff86 	bl	800aaea <_PreparePacket>
 800bbde:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800bbe0:	693b      	ldr	r3, [r7, #16]
 800bbe2:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	627b      	str	r3, [r7, #36]	; 0x24
 800bbe8:	79fb      	ldrb	r3, [r7, #7]
 800bbea:	623b      	str	r3, [r7, #32]
 800bbec:	e00b      	b.n	800bc06 <SEGGER_SYSVIEW_SendModule+0x7e>
 800bbee:	6a3b      	ldr	r3, [r7, #32]
 800bbf0:	b2da      	uxtb	r2, r3
 800bbf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf4:	1c59      	adds	r1, r3, #1
 800bbf6:	6279      	str	r1, [r7, #36]	; 0x24
 800bbf8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800bbfc:	b2d2      	uxtb	r2, r2
 800bbfe:	701a      	strb	r2, [r3, #0]
 800bc00:	6a3b      	ldr	r3, [r7, #32]
 800bc02:	09db      	lsrs	r3, r3, #7
 800bc04:	623b      	str	r3, [r7, #32]
 800bc06:	6a3b      	ldr	r3, [r7, #32]
 800bc08:	2b7f      	cmp	r3, #127	; 0x7f
 800bc0a:	d8f0      	bhi.n	800bbee <SEGGER_SYSVIEW_SendModule+0x66>
 800bc0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc0e:	1c5a      	adds	r2, r3, #1
 800bc10:	627a      	str	r2, [r7, #36]	; 0x24
 800bc12:	6a3a      	ldr	r2, [r7, #32]
 800bc14:	b2d2      	uxtb	r2, r2
 800bc16:	701a      	strb	r2, [r3, #0]
 800bc18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc1a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	61fb      	str	r3, [r7, #28]
 800bc20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc22:	689b      	ldr	r3, [r3, #8]
 800bc24:	61bb      	str	r3, [r7, #24]
 800bc26:	e00b      	b.n	800bc40 <SEGGER_SYSVIEW_SendModule+0xb8>
 800bc28:	69bb      	ldr	r3, [r7, #24]
 800bc2a:	b2da      	uxtb	r2, r3
 800bc2c:	69fb      	ldr	r3, [r7, #28]
 800bc2e:	1c59      	adds	r1, r3, #1
 800bc30:	61f9      	str	r1, [r7, #28]
 800bc32:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800bc36:	b2d2      	uxtb	r2, r2
 800bc38:	701a      	strb	r2, [r3, #0]
 800bc3a:	69bb      	ldr	r3, [r7, #24]
 800bc3c:	09db      	lsrs	r3, r3, #7
 800bc3e:	61bb      	str	r3, [r7, #24]
 800bc40:	69bb      	ldr	r3, [r7, #24]
 800bc42:	2b7f      	cmp	r3, #127	; 0x7f
 800bc44:	d8f0      	bhi.n	800bc28 <SEGGER_SYSVIEW_SendModule+0xa0>
 800bc46:	69fb      	ldr	r3, [r7, #28]
 800bc48:	1c5a      	adds	r2, r3, #1
 800bc4a:	61fa      	str	r2, [r7, #28]
 800bc4c:	69ba      	ldr	r2, [r7, #24]
 800bc4e:	b2d2      	uxtb	r2, r2
 800bc50:	701a      	strb	r2, [r3, #0]
 800bc52:	69fb      	ldr	r3, [r7, #28]
 800bc54:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800bc56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	2280      	movs	r2, #128	; 0x80
 800bc5c:	4619      	mov	r1, r3
 800bc5e:	68f8      	ldr	r0, [r7, #12]
 800bc60:	f7fe fef6 	bl	800aa50 <_EncodeStr>
 800bc64:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800bc66:	2216      	movs	r2, #22
 800bc68:	68f9      	ldr	r1, [r7, #12]
 800bc6a:	6938      	ldr	r0, [r7, #16]
 800bc6c:	f7ff f82c 	bl	800acc8 <_SendPacket>
      RECORD_END();
 800bc70:	697b      	ldr	r3, [r7, #20]
 800bc72:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800bc76:	bf00      	nop
 800bc78:	3730      	adds	r7, #48	; 0x30
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	bd80      	pop	{r7, pc}
 800bc7e:	bf00      	nop
 800bc80:	20013d7c 	.word	0x20013d7c
 800bc84:	20013d84 	.word	0x20013d84

0800bc88 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b082      	sub	sp, #8
 800bc8c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800bc8e:	4b0c      	ldr	r3, [pc, #48]	; (800bcc0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d00f      	beq.n	800bcb6 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800bc96:	4b0a      	ldr	r3, [pc, #40]	; (800bcc0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d002      	beq.n	800bcaa <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	68db      	ldr	r3, [r3, #12]
 800bca8:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	691b      	ldr	r3, [r3, #16]
 800bcae:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d1f2      	bne.n	800bc9c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800bcb6:	bf00      	nop
 800bcb8:	3708      	adds	r7, #8
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}
 800bcbe:	bf00      	nop
 800bcc0:	20013d7c 	.word	0x20013d7c

0800bcc4 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b086      	sub	sp, #24
 800bcc8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800bcca:	f3ef 8311 	mrs	r3, BASEPRI
 800bcce:	f04f 0120 	mov.w	r1, #32
 800bcd2:	f381 8811 	msr	BASEPRI, r1
 800bcd6:	60fb      	str	r3, [r7, #12]
 800bcd8:	4817      	ldr	r0, [pc, #92]	; (800bd38 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800bcda:	f7fe ff06 	bl	800aaea <_PreparePacket>
 800bcde:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	617b      	str	r3, [r7, #20]
 800bce8:	4b14      	ldr	r3, [pc, #80]	; (800bd3c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800bcea:	781b      	ldrb	r3, [r3, #0]
 800bcec:	613b      	str	r3, [r7, #16]
 800bcee:	e00b      	b.n	800bd08 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800bcf0:	693b      	ldr	r3, [r7, #16]
 800bcf2:	b2da      	uxtb	r2, r3
 800bcf4:	697b      	ldr	r3, [r7, #20]
 800bcf6:	1c59      	adds	r1, r3, #1
 800bcf8:	6179      	str	r1, [r7, #20]
 800bcfa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800bcfe:	b2d2      	uxtb	r2, r2
 800bd00:	701a      	strb	r2, [r3, #0]
 800bd02:	693b      	ldr	r3, [r7, #16]
 800bd04:	09db      	lsrs	r3, r3, #7
 800bd06:	613b      	str	r3, [r7, #16]
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	2b7f      	cmp	r3, #127	; 0x7f
 800bd0c:	d8f0      	bhi.n	800bcf0 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	1c5a      	adds	r2, r3, #1
 800bd12:	617a      	str	r2, [r7, #20]
 800bd14:	693a      	ldr	r2, [r7, #16]
 800bd16:	b2d2      	uxtb	r2, r2
 800bd18:	701a      	strb	r2, [r3, #0]
 800bd1a:	697b      	ldr	r3, [r7, #20]
 800bd1c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800bd1e:	221b      	movs	r2, #27
 800bd20:	6879      	ldr	r1, [r7, #4]
 800bd22:	68b8      	ldr	r0, [r7, #8]
 800bd24:	f7fe ffd0 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	f383 8811 	msr	BASEPRI, r3
}
 800bd2e:	bf00      	nop
 800bd30:	3718      	adds	r7, #24
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}
 800bd36:	bf00      	nop
 800bd38:	20013d84 	.word	0x20013d84
 800bd3c:	20013d80 	.word	0x20013d80

0800bd40 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b08a      	sub	sp, #40	; 0x28
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800bd48:	f3ef 8311 	mrs	r3, BASEPRI
 800bd4c:	f04f 0120 	mov.w	r1, #32
 800bd50:	f381 8811 	msr	BASEPRI, r1
 800bd54:	617b      	str	r3, [r7, #20]
 800bd56:	4827      	ldr	r0, [pc, #156]	; (800bdf4 <SEGGER_SYSVIEW_Warn+0xb4>)
 800bd58:	f7fe fec7 	bl	800aaea <_PreparePacket>
 800bd5c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800bd5e:	2280      	movs	r2, #128	; 0x80
 800bd60:	6879      	ldr	r1, [r7, #4]
 800bd62:	6938      	ldr	r0, [r7, #16]
 800bd64:	f7fe fe74 	bl	800aa50 <_EncodeStr>
 800bd68:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	627b      	str	r3, [r7, #36]	; 0x24
 800bd6e:	2301      	movs	r3, #1
 800bd70:	623b      	str	r3, [r7, #32]
 800bd72:	e00b      	b.n	800bd8c <SEGGER_SYSVIEW_Warn+0x4c>
 800bd74:	6a3b      	ldr	r3, [r7, #32]
 800bd76:	b2da      	uxtb	r2, r3
 800bd78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd7a:	1c59      	adds	r1, r3, #1
 800bd7c:	6279      	str	r1, [r7, #36]	; 0x24
 800bd7e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800bd82:	b2d2      	uxtb	r2, r2
 800bd84:	701a      	strb	r2, [r3, #0]
 800bd86:	6a3b      	ldr	r3, [r7, #32]
 800bd88:	09db      	lsrs	r3, r3, #7
 800bd8a:	623b      	str	r3, [r7, #32]
 800bd8c:	6a3b      	ldr	r3, [r7, #32]
 800bd8e:	2b7f      	cmp	r3, #127	; 0x7f
 800bd90:	d8f0      	bhi.n	800bd74 <SEGGER_SYSVIEW_Warn+0x34>
 800bd92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd94:	1c5a      	adds	r2, r3, #1
 800bd96:	627a      	str	r2, [r7, #36]	; 0x24
 800bd98:	6a3a      	ldr	r2, [r7, #32]
 800bd9a:	b2d2      	uxtb	r2, r2
 800bd9c:	701a      	strb	r2, [r3, #0]
 800bd9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bda0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	61fb      	str	r3, [r7, #28]
 800bda6:	2300      	movs	r3, #0
 800bda8:	61bb      	str	r3, [r7, #24]
 800bdaa:	e00b      	b.n	800bdc4 <SEGGER_SYSVIEW_Warn+0x84>
 800bdac:	69bb      	ldr	r3, [r7, #24]
 800bdae:	b2da      	uxtb	r2, r3
 800bdb0:	69fb      	ldr	r3, [r7, #28]
 800bdb2:	1c59      	adds	r1, r3, #1
 800bdb4:	61f9      	str	r1, [r7, #28]
 800bdb6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800bdba:	b2d2      	uxtb	r2, r2
 800bdbc:	701a      	strb	r2, [r3, #0]
 800bdbe:	69bb      	ldr	r3, [r7, #24]
 800bdc0:	09db      	lsrs	r3, r3, #7
 800bdc2:	61bb      	str	r3, [r7, #24]
 800bdc4:	69bb      	ldr	r3, [r7, #24]
 800bdc6:	2b7f      	cmp	r3, #127	; 0x7f
 800bdc8:	d8f0      	bhi.n	800bdac <SEGGER_SYSVIEW_Warn+0x6c>
 800bdca:	69fb      	ldr	r3, [r7, #28]
 800bdcc:	1c5a      	adds	r2, r3, #1
 800bdce:	61fa      	str	r2, [r7, #28]
 800bdd0:	69ba      	ldr	r2, [r7, #24]
 800bdd2:	b2d2      	uxtb	r2, r2
 800bdd4:	701a      	strb	r2, [r3, #0]
 800bdd6:	69fb      	ldr	r3, [r7, #28]
 800bdd8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800bdda:	221a      	movs	r2, #26
 800bddc:	68f9      	ldr	r1, [r7, #12]
 800bdde:	6938      	ldr	r0, [r7, #16]
 800bde0:	f7fe ff72 	bl	800acc8 <_SendPacket>
  RECORD_END();
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	f383 8811 	msr	BASEPRI, r3
}
 800bdea:	bf00      	nop
 800bdec:	3728      	adds	r7, #40	; 0x28
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bd80      	pop	{r7, pc}
 800bdf2:	bf00      	nop
 800bdf4:	20013d84 	.word	0x20013d84

0800bdf8 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b084      	sub	sp, #16
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	60f8      	str	r0, [r7, #12]
 800be00:	60b9      	str	r1, [r7, #8]
 800be02:	607a      	str	r2, [r7, #4]
 800be04:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800be06:	683a      	ldr	r2, [r7, #0]
 800be08:	6879      	ldr	r1, [r7, #4]
 800be0a:	2000      	movs	r0, #0
 800be0c:	f7fe fdfa 	bl	800aa04 <SEGGER_RTT_Write>
  return len;
 800be10:	683b      	ldr	r3, [r7, #0]
}
 800be12:	4618      	mov	r0, r3
 800be14:	3710      	adds	r7, #16
 800be16:	46bd      	mov	sp, r7
 800be18:	bd80      	pop	{r7, pc}

0800be1a <atoi>:
 800be1a:	220a      	movs	r2, #10
 800be1c:	2100      	movs	r1, #0
 800be1e:	f000 b883 	b.w	800bf28 <strtol>
	...

0800be24 <_strtol_l.constprop.0>:
 800be24:	2b01      	cmp	r3, #1
 800be26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be2a:	d001      	beq.n	800be30 <_strtol_l.constprop.0+0xc>
 800be2c:	2b24      	cmp	r3, #36	; 0x24
 800be2e:	d906      	bls.n	800be3e <_strtol_l.constprop.0+0x1a>
 800be30:	f000 fe40 	bl	800cab4 <__errno>
 800be34:	2316      	movs	r3, #22
 800be36:	6003      	str	r3, [r0, #0]
 800be38:	2000      	movs	r0, #0
 800be3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be3e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800bf24 <_strtol_l.constprop.0+0x100>
 800be42:	460d      	mov	r5, r1
 800be44:	462e      	mov	r6, r5
 800be46:	f815 4b01 	ldrb.w	r4, [r5], #1
 800be4a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800be4e:	f017 0708 	ands.w	r7, r7, #8
 800be52:	d1f7      	bne.n	800be44 <_strtol_l.constprop.0+0x20>
 800be54:	2c2d      	cmp	r4, #45	; 0x2d
 800be56:	d132      	bne.n	800bebe <_strtol_l.constprop.0+0x9a>
 800be58:	782c      	ldrb	r4, [r5, #0]
 800be5a:	2701      	movs	r7, #1
 800be5c:	1cb5      	adds	r5, r6, #2
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d05b      	beq.n	800bf1a <_strtol_l.constprop.0+0xf6>
 800be62:	2b10      	cmp	r3, #16
 800be64:	d109      	bne.n	800be7a <_strtol_l.constprop.0+0x56>
 800be66:	2c30      	cmp	r4, #48	; 0x30
 800be68:	d107      	bne.n	800be7a <_strtol_l.constprop.0+0x56>
 800be6a:	782c      	ldrb	r4, [r5, #0]
 800be6c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800be70:	2c58      	cmp	r4, #88	; 0x58
 800be72:	d14d      	bne.n	800bf10 <_strtol_l.constprop.0+0xec>
 800be74:	786c      	ldrb	r4, [r5, #1]
 800be76:	2310      	movs	r3, #16
 800be78:	3502      	adds	r5, #2
 800be7a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800be7e:	f108 38ff 	add.w	r8, r8, #4294967295
 800be82:	f04f 0e00 	mov.w	lr, #0
 800be86:	fbb8 f9f3 	udiv	r9, r8, r3
 800be8a:	4676      	mov	r6, lr
 800be8c:	fb03 8a19 	mls	sl, r3, r9, r8
 800be90:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800be94:	f1bc 0f09 	cmp.w	ip, #9
 800be98:	d816      	bhi.n	800bec8 <_strtol_l.constprop.0+0xa4>
 800be9a:	4664      	mov	r4, ip
 800be9c:	42a3      	cmp	r3, r4
 800be9e:	dd24      	ble.n	800beea <_strtol_l.constprop.0+0xc6>
 800bea0:	f1be 3fff 	cmp.w	lr, #4294967295
 800bea4:	d008      	beq.n	800beb8 <_strtol_l.constprop.0+0x94>
 800bea6:	45b1      	cmp	r9, r6
 800bea8:	d31c      	bcc.n	800bee4 <_strtol_l.constprop.0+0xc0>
 800beaa:	d101      	bne.n	800beb0 <_strtol_l.constprop.0+0x8c>
 800beac:	45a2      	cmp	sl, r4
 800beae:	db19      	blt.n	800bee4 <_strtol_l.constprop.0+0xc0>
 800beb0:	fb06 4603 	mla	r6, r6, r3, r4
 800beb4:	f04f 0e01 	mov.w	lr, #1
 800beb8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bebc:	e7e8      	b.n	800be90 <_strtol_l.constprop.0+0x6c>
 800bebe:	2c2b      	cmp	r4, #43	; 0x2b
 800bec0:	bf04      	itt	eq
 800bec2:	782c      	ldrbeq	r4, [r5, #0]
 800bec4:	1cb5      	addeq	r5, r6, #2
 800bec6:	e7ca      	b.n	800be5e <_strtol_l.constprop.0+0x3a>
 800bec8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800becc:	f1bc 0f19 	cmp.w	ip, #25
 800bed0:	d801      	bhi.n	800bed6 <_strtol_l.constprop.0+0xb2>
 800bed2:	3c37      	subs	r4, #55	; 0x37
 800bed4:	e7e2      	b.n	800be9c <_strtol_l.constprop.0+0x78>
 800bed6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800beda:	f1bc 0f19 	cmp.w	ip, #25
 800bede:	d804      	bhi.n	800beea <_strtol_l.constprop.0+0xc6>
 800bee0:	3c57      	subs	r4, #87	; 0x57
 800bee2:	e7db      	b.n	800be9c <_strtol_l.constprop.0+0x78>
 800bee4:	f04f 3eff 	mov.w	lr, #4294967295
 800bee8:	e7e6      	b.n	800beb8 <_strtol_l.constprop.0+0x94>
 800beea:	f1be 3fff 	cmp.w	lr, #4294967295
 800beee:	d105      	bne.n	800befc <_strtol_l.constprop.0+0xd8>
 800bef0:	2322      	movs	r3, #34	; 0x22
 800bef2:	6003      	str	r3, [r0, #0]
 800bef4:	4646      	mov	r6, r8
 800bef6:	b942      	cbnz	r2, 800bf0a <_strtol_l.constprop.0+0xe6>
 800bef8:	4630      	mov	r0, r6
 800befa:	e79e      	b.n	800be3a <_strtol_l.constprop.0+0x16>
 800befc:	b107      	cbz	r7, 800bf00 <_strtol_l.constprop.0+0xdc>
 800befe:	4276      	negs	r6, r6
 800bf00:	2a00      	cmp	r2, #0
 800bf02:	d0f9      	beq.n	800bef8 <_strtol_l.constprop.0+0xd4>
 800bf04:	f1be 0f00 	cmp.w	lr, #0
 800bf08:	d000      	beq.n	800bf0c <_strtol_l.constprop.0+0xe8>
 800bf0a:	1e69      	subs	r1, r5, #1
 800bf0c:	6011      	str	r1, [r2, #0]
 800bf0e:	e7f3      	b.n	800bef8 <_strtol_l.constprop.0+0xd4>
 800bf10:	2430      	movs	r4, #48	; 0x30
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d1b1      	bne.n	800be7a <_strtol_l.constprop.0+0x56>
 800bf16:	2308      	movs	r3, #8
 800bf18:	e7af      	b.n	800be7a <_strtol_l.constprop.0+0x56>
 800bf1a:	2c30      	cmp	r4, #48	; 0x30
 800bf1c:	d0a5      	beq.n	800be6a <_strtol_l.constprop.0+0x46>
 800bf1e:	230a      	movs	r3, #10
 800bf20:	e7ab      	b.n	800be7a <_strtol_l.constprop.0+0x56>
 800bf22:	bf00      	nop
 800bf24:	0800f9d7 	.word	0x0800f9d7

0800bf28 <strtol>:
 800bf28:	4613      	mov	r3, r2
 800bf2a:	460a      	mov	r2, r1
 800bf2c:	4601      	mov	r1, r0
 800bf2e:	4802      	ldr	r0, [pc, #8]	; (800bf38 <strtol+0x10>)
 800bf30:	6800      	ldr	r0, [r0, #0]
 800bf32:	f7ff bf77 	b.w	800be24 <_strtol_l.constprop.0>
 800bf36:	bf00      	nop
 800bf38:	200001dc 	.word	0x200001dc

0800bf3c <__cvt>:
 800bf3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf40:	ec55 4b10 	vmov	r4, r5, d0
 800bf44:	2d00      	cmp	r5, #0
 800bf46:	460e      	mov	r6, r1
 800bf48:	4619      	mov	r1, r3
 800bf4a:	462b      	mov	r3, r5
 800bf4c:	bfbb      	ittet	lt
 800bf4e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bf52:	461d      	movlt	r5, r3
 800bf54:	2300      	movge	r3, #0
 800bf56:	232d      	movlt	r3, #45	; 0x2d
 800bf58:	700b      	strb	r3, [r1, #0]
 800bf5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bf5c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bf60:	4691      	mov	r9, r2
 800bf62:	f023 0820 	bic.w	r8, r3, #32
 800bf66:	bfbc      	itt	lt
 800bf68:	4622      	movlt	r2, r4
 800bf6a:	4614      	movlt	r4, r2
 800bf6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bf70:	d005      	beq.n	800bf7e <__cvt+0x42>
 800bf72:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bf76:	d100      	bne.n	800bf7a <__cvt+0x3e>
 800bf78:	3601      	adds	r6, #1
 800bf7a:	2102      	movs	r1, #2
 800bf7c:	e000      	b.n	800bf80 <__cvt+0x44>
 800bf7e:	2103      	movs	r1, #3
 800bf80:	ab03      	add	r3, sp, #12
 800bf82:	9301      	str	r3, [sp, #4]
 800bf84:	ab02      	add	r3, sp, #8
 800bf86:	9300      	str	r3, [sp, #0]
 800bf88:	ec45 4b10 	vmov	d0, r4, r5
 800bf8c:	4653      	mov	r3, sl
 800bf8e:	4632      	mov	r2, r6
 800bf90:	f000 fe56 	bl	800cc40 <_dtoa_r>
 800bf94:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bf98:	4607      	mov	r7, r0
 800bf9a:	d102      	bne.n	800bfa2 <__cvt+0x66>
 800bf9c:	f019 0f01 	tst.w	r9, #1
 800bfa0:	d022      	beq.n	800bfe8 <__cvt+0xac>
 800bfa2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bfa6:	eb07 0906 	add.w	r9, r7, r6
 800bfaa:	d110      	bne.n	800bfce <__cvt+0x92>
 800bfac:	783b      	ldrb	r3, [r7, #0]
 800bfae:	2b30      	cmp	r3, #48	; 0x30
 800bfb0:	d10a      	bne.n	800bfc8 <__cvt+0x8c>
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	4620      	mov	r0, r4
 800bfb8:	4629      	mov	r1, r5
 800bfba:	f7f4 fdf5 	bl	8000ba8 <__aeabi_dcmpeq>
 800bfbe:	b918      	cbnz	r0, 800bfc8 <__cvt+0x8c>
 800bfc0:	f1c6 0601 	rsb	r6, r6, #1
 800bfc4:	f8ca 6000 	str.w	r6, [sl]
 800bfc8:	f8da 3000 	ldr.w	r3, [sl]
 800bfcc:	4499      	add	r9, r3
 800bfce:	2200      	movs	r2, #0
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	4620      	mov	r0, r4
 800bfd4:	4629      	mov	r1, r5
 800bfd6:	f7f4 fde7 	bl	8000ba8 <__aeabi_dcmpeq>
 800bfda:	b108      	cbz	r0, 800bfe0 <__cvt+0xa4>
 800bfdc:	f8cd 900c 	str.w	r9, [sp, #12]
 800bfe0:	2230      	movs	r2, #48	; 0x30
 800bfe2:	9b03      	ldr	r3, [sp, #12]
 800bfe4:	454b      	cmp	r3, r9
 800bfe6:	d307      	bcc.n	800bff8 <__cvt+0xbc>
 800bfe8:	9b03      	ldr	r3, [sp, #12]
 800bfea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bfec:	1bdb      	subs	r3, r3, r7
 800bfee:	4638      	mov	r0, r7
 800bff0:	6013      	str	r3, [r2, #0]
 800bff2:	b004      	add	sp, #16
 800bff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bff8:	1c59      	adds	r1, r3, #1
 800bffa:	9103      	str	r1, [sp, #12]
 800bffc:	701a      	strb	r2, [r3, #0]
 800bffe:	e7f0      	b.n	800bfe2 <__cvt+0xa6>

0800c000 <__exponent>:
 800c000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c002:	4603      	mov	r3, r0
 800c004:	2900      	cmp	r1, #0
 800c006:	bfb8      	it	lt
 800c008:	4249      	neglt	r1, r1
 800c00a:	f803 2b02 	strb.w	r2, [r3], #2
 800c00e:	bfb4      	ite	lt
 800c010:	222d      	movlt	r2, #45	; 0x2d
 800c012:	222b      	movge	r2, #43	; 0x2b
 800c014:	2909      	cmp	r1, #9
 800c016:	7042      	strb	r2, [r0, #1]
 800c018:	dd2a      	ble.n	800c070 <__exponent+0x70>
 800c01a:	f10d 0207 	add.w	r2, sp, #7
 800c01e:	4617      	mov	r7, r2
 800c020:	260a      	movs	r6, #10
 800c022:	4694      	mov	ip, r2
 800c024:	fb91 f5f6 	sdiv	r5, r1, r6
 800c028:	fb06 1415 	mls	r4, r6, r5, r1
 800c02c:	3430      	adds	r4, #48	; 0x30
 800c02e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800c032:	460c      	mov	r4, r1
 800c034:	2c63      	cmp	r4, #99	; 0x63
 800c036:	f102 32ff 	add.w	r2, r2, #4294967295
 800c03a:	4629      	mov	r1, r5
 800c03c:	dcf1      	bgt.n	800c022 <__exponent+0x22>
 800c03e:	3130      	adds	r1, #48	; 0x30
 800c040:	f1ac 0402 	sub.w	r4, ip, #2
 800c044:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c048:	1c41      	adds	r1, r0, #1
 800c04a:	4622      	mov	r2, r4
 800c04c:	42ba      	cmp	r2, r7
 800c04e:	d30a      	bcc.n	800c066 <__exponent+0x66>
 800c050:	f10d 0209 	add.w	r2, sp, #9
 800c054:	eba2 020c 	sub.w	r2, r2, ip
 800c058:	42bc      	cmp	r4, r7
 800c05a:	bf88      	it	hi
 800c05c:	2200      	movhi	r2, #0
 800c05e:	4413      	add	r3, r2
 800c060:	1a18      	subs	r0, r3, r0
 800c062:	b003      	add	sp, #12
 800c064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c066:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c06a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800c06e:	e7ed      	b.n	800c04c <__exponent+0x4c>
 800c070:	2330      	movs	r3, #48	; 0x30
 800c072:	3130      	adds	r1, #48	; 0x30
 800c074:	7083      	strb	r3, [r0, #2]
 800c076:	70c1      	strb	r1, [r0, #3]
 800c078:	1d03      	adds	r3, r0, #4
 800c07a:	e7f1      	b.n	800c060 <__exponent+0x60>

0800c07c <_printf_float>:
 800c07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c080:	ed2d 8b02 	vpush	{d8}
 800c084:	b08d      	sub	sp, #52	; 0x34
 800c086:	460c      	mov	r4, r1
 800c088:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c08c:	4616      	mov	r6, r2
 800c08e:	461f      	mov	r7, r3
 800c090:	4605      	mov	r5, r0
 800c092:	f000 fcd7 	bl	800ca44 <_localeconv_r>
 800c096:	f8d0 a000 	ldr.w	sl, [r0]
 800c09a:	4650      	mov	r0, sl
 800c09c:	f7f4 f958 	bl	8000350 <strlen>
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	930a      	str	r3, [sp, #40]	; 0x28
 800c0a4:	6823      	ldr	r3, [r4, #0]
 800c0a6:	9305      	str	r3, [sp, #20]
 800c0a8:	f8d8 3000 	ldr.w	r3, [r8]
 800c0ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c0b0:	3307      	adds	r3, #7
 800c0b2:	f023 0307 	bic.w	r3, r3, #7
 800c0b6:	f103 0208 	add.w	r2, r3, #8
 800c0ba:	f8c8 2000 	str.w	r2, [r8]
 800c0be:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c0c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c0c6:	9307      	str	r3, [sp, #28]
 800c0c8:	f8cd 8018 	str.w	r8, [sp, #24]
 800c0cc:	ee08 0a10 	vmov	s16, r0
 800c0d0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800c0d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c0d8:	4b9e      	ldr	r3, [pc, #632]	; (800c354 <_printf_float+0x2d8>)
 800c0da:	f04f 32ff 	mov.w	r2, #4294967295
 800c0de:	f7f4 fd95 	bl	8000c0c <__aeabi_dcmpun>
 800c0e2:	bb88      	cbnz	r0, 800c148 <_printf_float+0xcc>
 800c0e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c0e8:	4b9a      	ldr	r3, [pc, #616]	; (800c354 <_printf_float+0x2d8>)
 800c0ea:	f04f 32ff 	mov.w	r2, #4294967295
 800c0ee:	f7f4 fd6f 	bl	8000bd0 <__aeabi_dcmple>
 800c0f2:	bb48      	cbnz	r0, 800c148 <_printf_float+0xcc>
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	4640      	mov	r0, r8
 800c0fa:	4649      	mov	r1, r9
 800c0fc:	f7f4 fd5e 	bl	8000bbc <__aeabi_dcmplt>
 800c100:	b110      	cbz	r0, 800c108 <_printf_float+0x8c>
 800c102:	232d      	movs	r3, #45	; 0x2d
 800c104:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c108:	4a93      	ldr	r2, [pc, #588]	; (800c358 <_printf_float+0x2dc>)
 800c10a:	4b94      	ldr	r3, [pc, #592]	; (800c35c <_printf_float+0x2e0>)
 800c10c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c110:	bf94      	ite	ls
 800c112:	4690      	movls	r8, r2
 800c114:	4698      	movhi	r8, r3
 800c116:	2303      	movs	r3, #3
 800c118:	6123      	str	r3, [r4, #16]
 800c11a:	9b05      	ldr	r3, [sp, #20]
 800c11c:	f023 0304 	bic.w	r3, r3, #4
 800c120:	6023      	str	r3, [r4, #0]
 800c122:	f04f 0900 	mov.w	r9, #0
 800c126:	9700      	str	r7, [sp, #0]
 800c128:	4633      	mov	r3, r6
 800c12a:	aa0b      	add	r2, sp, #44	; 0x2c
 800c12c:	4621      	mov	r1, r4
 800c12e:	4628      	mov	r0, r5
 800c130:	f000 f9da 	bl	800c4e8 <_printf_common>
 800c134:	3001      	adds	r0, #1
 800c136:	f040 8090 	bne.w	800c25a <_printf_float+0x1de>
 800c13a:	f04f 30ff 	mov.w	r0, #4294967295
 800c13e:	b00d      	add	sp, #52	; 0x34
 800c140:	ecbd 8b02 	vpop	{d8}
 800c144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c148:	4642      	mov	r2, r8
 800c14a:	464b      	mov	r3, r9
 800c14c:	4640      	mov	r0, r8
 800c14e:	4649      	mov	r1, r9
 800c150:	f7f4 fd5c 	bl	8000c0c <__aeabi_dcmpun>
 800c154:	b140      	cbz	r0, 800c168 <_printf_float+0xec>
 800c156:	464b      	mov	r3, r9
 800c158:	2b00      	cmp	r3, #0
 800c15a:	bfbc      	itt	lt
 800c15c:	232d      	movlt	r3, #45	; 0x2d
 800c15e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c162:	4a7f      	ldr	r2, [pc, #508]	; (800c360 <_printf_float+0x2e4>)
 800c164:	4b7f      	ldr	r3, [pc, #508]	; (800c364 <_printf_float+0x2e8>)
 800c166:	e7d1      	b.n	800c10c <_printf_float+0x90>
 800c168:	6863      	ldr	r3, [r4, #4]
 800c16a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c16e:	9206      	str	r2, [sp, #24]
 800c170:	1c5a      	adds	r2, r3, #1
 800c172:	d13f      	bne.n	800c1f4 <_printf_float+0x178>
 800c174:	2306      	movs	r3, #6
 800c176:	6063      	str	r3, [r4, #4]
 800c178:	9b05      	ldr	r3, [sp, #20]
 800c17a:	6861      	ldr	r1, [r4, #4]
 800c17c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c180:	2300      	movs	r3, #0
 800c182:	9303      	str	r3, [sp, #12]
 800c184:	ab0a      	add	r3, sp, #40	; 0x28
 800c186:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c18a:	ab09      	add	r3, sp, #36	; 0x24
 800c18c:	ec49 8b10 	vmov	d0, r8, r9
 800c190:	9300      	str	r3, [sp, #0]
 800c192:	6022      	str	r2, [r4, #0]
 800c194:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c198:	4628      	mov	r0, r5
 800c19a:	f7ff fecf 	bl	800bf3c <__cvt>
 800c19e:	9b06      	ldr	r3, [sp, #24]
 800c1a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c1a2:	2b47      	cmp	r3, #71	; 0x47
 800c1a4:	4680      	mov	r8, r0
 800c1a6:	d108      	bne.n	800c1ba <_printf_float+0x13e>
 800c1a8:	1cc8      	adds	r0, r1, #3
 800c1aa:	db02      	blt.n	800c1b2 <_printf_float+0x136>
 800c1ac:	6863      	ldr	r3, [r4, #4]
 800c1ae:	4299      	cmp	r1, r3
 800c1b0:	dd41      	ble.n	800c236 <_printf_float+0x1ba>
 800c1b2:	f1ab 0302 	sub.w	r3, fp, #2
 800c1b6:	fa5f fb83 	uxtb.w	fp, r3
 800c1ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c1be:	d820      	bhi.n	800c202 <_printf_float+0x186>
 800c1c0:	3901      	subs	r1, #1
 800c1c2:	465a      	mov	r2, fp
 800c1c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c1c8:	9109      	str	r1, [sp, #36]	; 0x24
 800c1ca:	f7ff ff19 	bl	800c000 <__exponent>
 800c1ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c1d0:	1813      	adds	r3, r2, r0
 800c1d2:	2a01      	cmp	r2, #1
 800c1d4:	4681      	mov	r9, r0
 800c1d6:	6123      	str	r3, [r4, #16]
 800c1d8:	dc02      	bgt.n	800c1e0 <_printf_float+0x164>
 800c1da:	6822      	ldr	r2, [r4, #0]
 800c1dc:	07d2      	lsls	r2, r2, #31
 800c1de:	d501      	bpl.n	800c1e4 <_printf_float+0x168>
 800c1e0:	3301      	adds	r3, #1
 800c1e2:	6123      	str	r3, [r4, #16]
 800c1e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d09c      	beq.n	800c126 <_printf_float+0xaa>
 800c1ec:	232d      	movs	r3, #45	; 0x2d
 800c1ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c1f2:	e798      	b.n	800c126 <_printf_float+0xaa>
 800c1f4:	9a06      	ldr	r2, [sp, #24]
 800c1f6:	2a47      	cmp	r2, #71	; 0x47
 800c1f8:	d1be      	bne.n	800c178 <_printf_float+0xfc>
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d1bc      	bne.n	800c178 <_printf_float+0xfc>
 800c1fe:	2301      	movs	r3, #1
 800c200:	e7b9      	b.n	800c176 <_printf_float+0xfa>
 800c202:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c206:	d118      	bne.n	800c23a <_printf_float+0x1be>
 800c208:	2900      	cmp	r1, #0
 800c20a:	6863      	ldr	r3, [r4, #4]
 800c20c:	dd0b      	ble.n	800c226 <_printf_float+0x1aa>
 800c20e:	6121      	str	r1, [r4, #16]
 800c210:	b913      	cbnz	r3, 800c218 <_printf_float+0x19c>
 800c212:	6822      	ldr	r2, [r4, #0]
 800c214:	07d0      	lsls	r0, r2, #31
 800c216:	d502      	bpl.n	800c21e <_printf_float+0x1a2>
 800c218:	3301      	adds	r3, #1
 800c21a:	440b      	add	r3, r1
 800c21c:	6123      	str	r3, [r4, #16]
 800c21e:	65a1      	str	r1, [r4, #88]	; 0x58
 800c220:	f04f 0900 	mov.w	r9, #0
 800c224:	e7de      	b.n	800c1e4 <_printf_float+0x168>
 800c226:	b913      	cbnz	r3, 800c22e <_printf_float+0x1b2>
 800c228:	6822      	ldr	r2, [r4, #0]
 800c22a:	07d2      	lsls	r2, r2, #31
 800c22c:	d501      	bpl.n	800c232 <_printf_float+0x1b6>
 800c22e:	3302      	adds	r3, #2
 800c230:	e7f4      	b.n	800c21c <_printf_float+0x1a0>
 800c232:	2301      	movs	r3, #1
 800c234:	e7f2      	b.n	800c21c <_printf_float+0x1a0>
 800c236:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c23a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c23c:	4299      	cmp	r1, r3
 800c23e:	db05      	blt.n	800c24c <_printf_float+0x1d0>
 800c240:	6823      	ldr	r3, [r4, #0]
 800c242:	6121      	str	r1, [r4, #16]
 800c244:	07d8      	lsls	r0, r3, #31
 800c246:	d5ea      	bpl.n	800c21e <_printf_float+0x1a2>
 800c248:	1c4b      	adds	r3, r1, #1
 800c24a:	e7e7      	b.n	800c21c <_printf_float+0x1a0>
 800c24c:	2900      	cmp	r1, #0
 800c24e:	bfd4      	ite	le
 800c250:	f1c1 0202 	rsble	r2, r1, #2
 800c254:	2201      	movgt	r2, #1
 800c256:	4413      	add	r3, r2
 800c258:	e7e0      	b.n	800c21c <_printf_float+0x1a0>
 800c25a:	6823      	ldr	r3, [r4, #0]
 800c25c:	055a      	lsls	r2, r3, #21
 800c25e:	d407      	bmi.n	800c270 <_printf_float+0x1f4>
 800c260:	6923      	ldr	r3, [r4, #16]
 800c262:	4642      	mov	r2, r8
 800c264:	4631      	mov	r1, r6
 800c266:	4628      	mov	r0, r5
 800c268:	47b8      	blx	r7
 800c26a:	3001      	adds	r0, #1
 800c26c:	d12c      	bne.n	800c2c8 <_printf_float+0x24c>
 800c26e:	e764      	b.n	800c13a <_printf_float+0xbe>
 800c270:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c274:	f240 80e0 	bls.w	800c438 <_printf_float+0x3bc>
 800c278:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c27c:	2200      	movs	r2, #0
 800c27e:	2300      	movs	r3, #0
 800c280:	f7f4 fc92 	bl	8000ba8 <__aeabi_dcmpeq>
 800c284:	2800      	cmp	r0, #0
 800c286:	d034      	beq.n	800c2f2 <_printf_float+0x276>
 800c288:	4a37      	ldr	r2, [pc, #220]	; (800c368 <_printf_float+0x2ec>)
 800c28a:	2301      	movs	r3, #1
 800c28c:	4631      	mov	r1, r6
 800c28e:	4628      	mov	r0, r5
 800c290:	47b8      	blx	r7
 800c292:	3001      	adds	r0, #1
 800c294:	f43f af51 	beq.w	800c13a <_printf_float+0xbe>
 800c298:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c29c:	429a      	cmp	r2, r3
 800c29e:	db02      	blt.n	800c2a6 <_printf_float+0x22a>
 800c2a0:	6823      	ldr	r3, [r4, #0]
 800c2a2:	07d8      	lsls	r0, r3, #31
 800c2a4:	d510      	bpl.n	800c2c8 <_printf_float+0x24c>
 800c2a6:	ee18 3a10 	vmov	r3, s16
 800c2aa:	4652      	mov	r2, sl
 800c2ac:	4631      	mov	r1, r6
 800c2ae:	4628      	mov	r0, r5
 800c2b0:	47b8      	blx	r7
 800c2b2:	3001      	adds	r0, #1
 800c2b4:	f43f af41 	beq.w	800c13a <_printf_float+0xbe>
 800c2b8:	f04f 0800 	mov.w	r8, #0
 800c2bc:	f104 091a 	add.w	r9, r4, #26
 800c2c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2c2:	3b01      	subs	r3, #1
 800c2c4:	4543      	cmp	r3, r8
 800c2c6:	dc09      	bgt.n	800c2dc <_printf_float+0x260>
 800c2c8:	6823      	ldr	r3, [r4, #0]
 800c2ca:	079b      	lsls	r3, r3, #30
 800c2cc:	f100 8107 	bmi.w	800c4de <_printf_float+0x462>
 800c2d0:	68e0      	ldr	r0, [r4, #12]
 800c2d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2d4:	4298      	cmp	r0, r3
 800c2d6:	bfb8      	it	lt
 800c2d8:	4618      	movlt	r0, r3
 800c2da:	e730      	b.n	800c13e <_printf_float+0xc2>
 800c2dc:	2301      	movs	r3, #1
 800c2de:	464a      	mov	r2, r9
 800c2e0:	4631      	mov	r1, r6
 800c2e2:	4628      	mov	r0, r5
 800c2e4:	47b8      	blx	r7
 800c2e6:	3001      	adds	r0, #1
 800c2e8:	f43f af27 	beq.w	800c13a <_printf_float+0xbe>
 800c2ec:	f108 0801 	add.w	r8, r8, #1
 800c2f0:	e7e6      	b.n	800c2c0 <_printf_float+0x244>
 800c2f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	dc39      	bgt.n	800c36c <_printf_float+0x2f0>
 800c2f8:	4a1b      	ldr	r2, [pc, #108]	; (800c368 <_printf_float+0x2ec>)
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	4631      	mov	r1, r6
 800c2fe:	4628      	mov	r0, r5
 800c300:	47b8      	blx	r7
 800c302:	3001      	adds	r0, #1
 800c304:	f43f af19 	beq.w	800c13a <_printf_float+0xbe>
 800c308:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c30c:	4313      	orrs	r3, r2
 800c30e:	d102      	bne.n	800c316 <_printf_float+0x29a>
 800c310:	6823      	ldr	r3, [r4, #0]
 800c312:	07d9      	lsls	r1, r3, #31
 800c314:	d5d8      	bpl.n	800c2c8 <_printf_float+0x24c>
 800c316:	ee18 3a10 	vmov	r3, s16
 800c31a:	4652      	mov	r2, sl
 800c31c:	4631      	mov	r1, r6
 800c31e:	4628      	mov	r0, r5
 800c320:	47b8      	blx	r7
 800c322:	3001      	adds	r0, #1
 800c324:	f43f af09 	beq.w	800c13a <_printf_float+0xbe>
 800c328:	f04f 0900 	mov.w	r9, #0
 800c32c:	f104 0a1a 	add.w	sl, r4, #26
 800c330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c332:	425b      	negs	r3, r3
 800c334:	454b      	cmp	r3, r9
 800c336:	dc01      	bgt.n	800c33c <_printf_float+0x2c0>
 800c338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c33a:	e792      	b.n	800c262 <_printf_float+0x1e6>
 800c33c:	2301      	movs	r3, #1
 800c33e:	4652      	mov	r2, sl
 800c340:	4631      	mov	r1, r6
 800c342:	4628      	mov	r0, r5
 800c344:	47b8      	blx	r7
 800c346:	3001      	adds	r0, #1
 800c348:	f43f aef7 	beq.w	800c13a <_printf_float+0xbe>
 800c34c:	f109 0901 	add.w	r9, r9, #1
 800c350:	e7ee      	b.n	800c330 <_printf_float+0x2b4>
 800c352:	bf00      	nop
 800c354:	7fefffff 	.word	0x7fefffff
 800c358:	0800fad7 	.word	0x0800fad7
 800c35c:	0800fadb 	.word	0x0800fadb
 800c360:	0800fadf 	.word	0x0800fadf
 800c364:	0800fae3 	.word	0x0800fae3
 800c368:	0800fae7 	.word	0x0800fae7
 800c36c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c36e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c370:	429a      	cmp	r2, r3
 800c372:	bfa8      	it	ge
 800c374:	461a      	movge	r2, r3
 800c376:	2a00      	cmp	r2, #0
 800c378:	4691      	mov	r9, r2
 800c37a:	dc37      	bgt.n	800c3ec <_printf_float+0x370>
 800c37c:	f04f 0b00 	mov.w	fp, #0
 800c380:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c384:	f104 021a 	add.w	r2, r4, #26
 800c388:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c38a:	9305      	str	r3, [sp, #20]
 800c38c:	eba3 0309 	sub.w	r3, r3, r9
 800c390:	455b      	cmp	r3, fp
 800c392:	dc33      	bgt.n	800c3fc <_printf_float+0x380>
 800c394:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c398:	429a      	cmp	r2, r3
 800c39a:	db3b      	blt.n	800c414 <_printf_float+0x398>
 800c39c:	6823      	ldr	r3, [r4, #0]
 800c39e:	07da      	lsls	r2, r3, #31
 800c3a0:	d438      	bmi.n	800c414 <_printf_float+0x398>
 800c3a2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c3a6:	eba2 0903 	sub.w	r9, r2, r3
 800c3aa:	9b05      	ldr	r3, [sp, #20]
 800c3ac:	1ad2      	subs	r2, r2, r3
 800c3ae:	4591      	cmp	r9, r2
 800c3b0:	bfa8      	it	ge
 800c3b2:	4691      	movge	r9, r2
 800c3b4:	f1b9 0f00 	cmp.w	r9, #0
 800c3b8:	dc35      	bgt.n	800c426 <_printf_float+0x3aa>
 800c3ba:	f04f 0800 	mov.w	r8, #0
 800c3be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c3c2:	f104 0a1a 	add.w	sl, r4, #26
 800c3c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c3ca:	1a9b      	subs	r3, r3, r2
 800c3cc:	eba3 0309 	sub.w	r3, r3, r9
 800c3d0:	4543      	cmp	r3, r8
 800c3d2:	f77f af79 	ble.w	800c2c8 <_printf_float+0x24c>
 800c3d6:	2301      	movs	r3, #1
 800c3d8:	4652      	mov	r2, sl
 800c3da:	4631      	mov	r1, r6
 800c3dc:	4628      	mov	r0, r5
 800c3de:	47b8      	blx	r7
 800c3e0:	3001      	adds	r0, #1
 800c3e2:	f43f aeaa 	beq.w	800c13a <_printf_float+0xbe>
 800c3e6:	f108 0801 	add.w	r8, r8, #1
 800c3ea:	e7ec      	b.n	800c3c6 <_printf_float+0x34a>
 800c3ec:	4613      	mov	r3, r2
 800c3ee:	4631      	mov	r1, r6
 800c3f0:	4642      	mov	r2, r8
 800c3f2:	4628      	mov	r0, r5
 800c3f4:	47b8      	blx	r7
 800c3f6:	3001      	adds	r0, #1
 800c3f8:	d1c0      	bne.n	800c37c <_printf_float+0x300>
 800c3fa:	e69e      	b.n	800c13a <_printf_float+0xbe>
 800c3fc:	2301      	movs	r3, #1
 800c3fe:	4631      	mov	r1, r6
 800c400:	4628      	mov	r0, r5
 800c402:	9205      	str	r2, [sp, #20]
 800c404:	47b8      	blx	r7
 800c406:	3001      	adds	r0, #1
 800c408:	f43f ae97 	beq.w	800c13a <_printf_float+0xbe>
 800c40c:	9a05      	ldr	r2, [sp, #20]
 800c40e:	f10b 0b01 	add.w	fp, fp, #1
 800c412:	e7b9      	b.n	800c388 <_printf_float+0x30c>
 800c414:	ee18 3a10 	vmov	r3, s16
 800c418:	4652      	mov	r2, sl
 800c41a:	4631      	mov	r1, r6
 800c41c:	4628      	mov	r0, r5
 800c41e:	47b8      	blx	r7
 800c420:	3001      	adds	r0, #1
 800c422:	d1be      	bne.n	800c3a2 <_printf_float+0x326>
 800c424:	e689      	b.n	800c13a <_printf_float+0xbe>
 800c426:	9a05      	ldr	r2, [sp, #20]
 800c428:	464b      	mov	r3, r9
 800c42a:	4442      	add	r2, r8
 800c42c:	4631      	mov	r1, r6
 800c42e:	4628      	mov	r0, r5
 800c430:	47b8      	blx	r7
 800c432:	3001      	adds	r0, #1
 800c434:	d1c1      	bne.n	800c3ba <_printf_float+0x33e>
 800c436:	e680      	b.n	800c13a <_printf_float+0xbe>
 800c438:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c43a:	2a01      	cmp	r2, #1
 800c43c:	dc01      	bgt.n	800c442 <_printf_float+0x3c6>
 800c43e:	07db      	lsls	r3, r3, #31
 800c440:	d53a      	bpl.n	800c4b8 <_printf_float+0x43c>
 800c442:	2301      	movs	r3, #1
 800c444:	4642      	mov	r2, r8
 800c446:	4631      	mov	r1, r6
 800c448:	4628      	mov	r0, r5
 800c44a:	47b8      	blx	r7
 800c44c:	3001      	adds	r0, #1
 800c44e:	f43f ae74 	beq.w	800c13a <_printf_float+0xbe>
 800c452:	ee18 3a10 	vmov	r3, s16
 800c456:	4652      	mov	r2, sl
 800c458:	4631      	mov	r1, r6
 800c45a:	4628      	mov	r0, r5
 800c45c:	47b8      	blx	r7
 800c45e:	3001      	adds	r0, #1
 800c460:	f43f ae6b 	beq.w	800c13a <_printf_float+0xbe>
 800c464:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c468:	2200      	movs	r2, #0
 800c46a:	2300      	movs	r3, #0
 800c46c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800c470:	f7f4 fb9a 	bl	8000ba8 <__aeabi_dcmpeq>
 800c474:	b9d8      	cbnz	r0, 800c4ae <_printf_float+0x432>
 800c476:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c47a:	f108 0201 	add.w	r2, r8, #1
 800c47e:	4631      	mov	r1, r6
 800c480:	4628      	mov	r0, r5
 800c482:	47b8      	blx	r7
 800c484:	3001      	adds	r0, #1
 800c486:	d10e      	bne.n	800c4a6 <_printf_float+0x42a>
 800c488:	e657      	b.n	800c13a <_printf_float+0xbe>
 800c48a:	2301      	movs	r3, #1
 800c48c:	4652      	mov	r2, sl
 800c48e:	4631      	mov	r1, r6
 800c490:	4628      	mov	r0, r5
 800c492:	47b8      	blx	r7
 800c494:	3001      	adds	r0, #1
 800c496:	f43f ae50 	beq.w	800c13a <_printf_float+0xbe>
 800c49a:	f108 0801 	add.w	r8, r8, #1
 800c49e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4a0:	3b01      	subs	r3, #1
 800c4a2:	4543      	cmp	r3, r8
 800c4a4:	dcf1      	bgt.n	800c48a <_printf_float+0x40e>
 800c4a6:	464b      	mov	r3, r9
 800c4a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c4ac:	e6da      	b.n	800c264 <_printf_float+0x1e8>
 800c4ae:	f04f 0800 	mov.w	r8, #0
 800c4b2:	f104 0a1a 	add.w	sl, r4, #26
 800c4b6:	e7f2      	b.n	800c49e <_printf_float+0x422>
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	4642      	mov	r2, r8
 800c4bc:	e7df      	b.n	800c47e <_printf_float+0x402>
 800c4be:	2301      	movs	r3, #1
 800c4c0:	464a      	mov	r2, r9
 800c4c2:	4631      	mov	r1, r6
 800c4c4:	4628      	mov	r0, r5
 800c4c6:	47b8      	blx	r7
 800c4c8:	3001      	adds	r0, #1
 800c4ca:	f43f ae36 	beq.w	800c13a <_printf_float+0xbe>
 800c4ce:	f108 0801 	add.w	r8, r8, #1
 800c4d2:	68e3      	ldr	r3, [r4, #12]
 800c4d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c4d6:	1a5b      	subs	r3, r3, r1
 800c4d8:	4543      	cmp	r3, r8
 800c4da:	dcf0      	bgt.n	800c4be <_printf_float+0x442>
 800c4dc:	e6f8      	b.n	800c2d0 <_printf_float+0x254>
 800c4de:	f04f 0800 	mov.w	r8, #0
 800c4e2:	f104 0919 	add.w	r9, r4, #25
 800c4e6:	e7f4      	b.n	800c4d2 <_printf_float+0x456>

0800c4e8 <_printf_common>:
 800c4e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4ec:	4616      	mov	r6, r2
 800c4ee:	4699      	mov	r9, r3
 800c4f0:	688a      	ldr	r2, [r1, #8]
 800c4f2:	690b      	ldr	r3, [r1, #16]
 800c4f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	bfb8      	it	lt
 800c4fc:	4613      	movlt	r3, r2
 800c4fe:	6033      	str	r3, [r6, #0]
 800c500:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c504:	4607      	mov	r7, r0
 800c506:	460c      	mov	r4, r1
 800c508:	b10a      	cbz	r2, 800c50e <_printf_common+0x26>
 800c50a:	3301      	adds	r3, #1
 800c50c:	6033      	str	r3, [r6, #0]
 800c50e:	6823      	ldr	r3, [r4, #0]
 800c510:	0699      	lsls	r1, r3, #26
 800c512:	bf42      	ittt	mi
 800c514:	6833      	ldrmi	r3, [r6, #0]
 800c516:	3302      	addmi	r3, #2
 800c518:	6033      	strmi	r3, [r6, #0]
 800c51a:	6825      	ldr	r5, [r4, #0]
 800c51c:	f015 0506 	ands.w	r5, r5, #6
 800c520:	d106      	bne.n	800c530 <_printf_common+0x48>
 800c522:	f104 0a19 	add.w	sl, r4, #25
 800c526:	68e3      	ldr	r3, [r4, #12]
 800c528:	6832      	ldr	r2, [r6, #0]
 800c52a:	1a9b      	subs	r3, r3, r2
 800c52c:	42ab      	cmp	r3, r5
 800c52e:	dc26      	bgt.n	800c57e <_printf_common+0x96>
 800c530:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c534:	1e13      	subs	r3, r2, #0
 800c536:	6822      	ldr	r2, [r4, #0]
 800c538:	bf18      	it	ne
 800c53a:	2301      	movne	r3, #1
 800c53c:	0692      	lsls	r2, r2, #26
 800c53e:	d42b      	bmi.n	800c598 <_printf_common+0xb0>
 800c540:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c544:	4649      	mov	r1, r9
 800c546:	4638      	mov	r0, r7
 800c548:	47c0      	blx	r8
 800c54a:	3001      	adds	r0, #1
 800c54c:	d01e      	beq.n	800c58c <_printf_common+0xa4>
 800c54e:	6823      	ldr	r3, [r4, #0]
 800c550:	6922      	ldr	r2, [r4, #16]
 800c552:	f003 0306 	and.w	r3, r3, #6
 800c556:	2b04      	cmp	r3, #4
 800c558:	bf02      	ittt	eq
 800c55a:	68e5      	ldreq	r5, [r4, #12]
 800c55c:	6833      	ldreq	r3, [r6, #0]
 800c55e:	1aed      	subeq	r5, r5, r3
 800c560:	68a3      	ldr	r3, [r4, #8]
 800c562:	bf0c      	ite	eq
 800c564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c568:	2500      	movne	r5, #0
 800c56a:	4293      	cmp	r3, r2
 800c56c:	bfc4      	itt	gt
 800c56e:	1a9b      	subgt	r3, r3, r2
 800c570:	18ed      	addgt	r5, r5, r3
 800c572:	2600      	movs	r6, #0
 800c574:	341a      	adds	r4, #26
 800c576:	42b5      	cmp	r5, r6
 800c578:	d11a      	bne.n	800c5b0 <_printf_common+0xc8>
 800c57a:	2000      	movs	r0, #0
 800c57c:	e008      	b.n	800c590 <_printf_common+0xa8>
 800c57e:	2301      	movs	r3, #1
 800c580:	4652      	mov	r2, sl
 800c582:	4649      	mov	r1, r9
 800c584:	4638      	mov	r0, r7
 800c586:	47c0      	blx	r8
 800c588:	3001      	adds	r0, #1
 800c58a:	d103      	bne.n	800c594 <_printf_common+0xac>
 800c58c:	f04f 30ff 	mov.w	r0, #4294967295
 800c590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c594:	3501      	adds	r5, #1
 800c596:	e7c6      	b.n	800c526 <_printf_common+0x3e>
 800c598:	18e1      	adds	r1, r4, r3
 800c59a:	1c5a      	adds	r2, r3, #1
 800c59c:	2030      	movs	r0, #48	; 0x30
 800c59e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c5a2:	4422      	add	r2, r4
 800c5a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c5a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c5ac:	3302      	adds	r3, #2
 800c5ae:	e7c7      	b.n	800c540 <_printf_common+0x58>
 800c5b0:	2301      	movs	r3, #1
 800c5b2:	4622      	mov	r2, r4
 800c5b4:	4649      	mov	r1, r9
 800c5b6:	4638      	mov	r0, r7
 800c5b8:	47c0      	blx	r8
 800c5ba:	3001      	adds	r0, #1
 800c5bc:	d0e6      	beq.n	800c58c <_printf_common+0xa4>
 800c5be:	3601      	adds	r6, #1
 800c5c0:	e7d9      	b.n	800c576 <_printf_common+0x8e>
	...

0800c5c4 <_printf_i>:
 800c5c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c5c8:	7e0f      	ldrb	r7, [r1, #24]
 800c5ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c5cc:	2f78      	cmp	r7, #120	; 0x78
 800c5ce:	4691      	mov	r9, r2
 800c5d0:	4680      	mov	r8, r0
 800c5d2:	460c      	mov	r4, r1
 800c5d4:	469a      	mov	sl, r3
 800c5d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c5da:	d807      	bhi.n	800c5ec <_printf_i+0x28>
 800c5dc:	2f62      	cmp	r7, #98	; 0x62
 800c5de:	d80a      	bhi.n	800c5f6 <_printf_i+0x32>
 800c5e0:	2f00      	cmp	r7, #0
 800c5e2:	f000 80d4 	beq.w	800c78e <_printf_i+0x1ca>
 800c5e6:	2f58      	cmp	r7, #88	; 0x58
 800c5e8:	f000 80c0 	beq.w	800c76c <_printf_i+0x1a8>
 800c5ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c5f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c5f4:	e03a      	b.n	800c66c <_printf_i+0xa8>
 800c5f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c5fa:	2b15      	cmp	r3, #21
 800c5fc:	d8f6      	bhi.n	800c5ec <_printf_i+0x28>
 800c5fe:	a101      	add	r1, pc, #4	; (adr r1, 800c604 <_printf_i+0x40>)
 800c600:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c604:	0800c65d 	.word	0x0800c65d
 800c608:	0800c671 	.word	0x0800c671
 800c60c:	0800c5ed 	.word	0x0800c5ed
 800c610:	0800c5ed 	.word	0x0800c5ed
 800c614:	0800c5ed 	.word	0x0800c5ed
 800c618:	0800c5ed 	.word	0x0800c5ed
 800c61c:	0800c671 	.word	0x0800c671
 800c620:	0800c5ed 	.word	0x0800c5ed
 800c624:	0800c5ed 	.word	0x0800c5ed
 800c628:	0800c5ed 	.word	0x0800c5ed
 800c62c:	0800c5ed 	.word	0x0800c5ed
 800c630:	0800c775 	.word	0x0800c775
 800c634:	0800c69d 	.word	0x0800c69d
 800c638:	0800c72f 	.word	0x0800c72f
 800c63c:	0800c5ed 	.word	0x0800c5ed
 800c640:	0800c5ed 	.word	0x0800c5ed
 800c644:	0800c797 	.word	0x0800c797
 800c648:	0800c5ed 	.word	0x0800c5ed
 800c64c:	0800c69d 	.word	0x0800c69d
 800c650:	0800c5ed 	.word	0x0800c5ed
 800c654:	0800c5ed 	.word	0x0800c5ed
 800c658:	0800c737 	.word	0x0800c737
 800c65c:	682b      	ldr	r3, [r5, #0]
 800c65e:	1d1a      	adds	r2, r3, #4
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	602a      	str	r2, [r5, #0]
 800c664:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c668:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c66c:	2301      	movs	r3, #1
 800c66e:	e09f      	b.n	800c7b0 <_printf_i+0x1ec>
 800c670:	6820      	ldr	r0, [r4, #0]
 800c672:	682b      	ldr	r3, [r5, #0]
 800c674:	0607      	lsls	r7, r0, #24
 800c676:	f103 0104 	add.w	r1, r3, #4
 800c67a:	6029      	str	r1, [r5, #0]
 800c67c:	d501      	bpl.n	800c682 <_printf_i+0xbe>
 800c67e:	681e      	ldr	r6, [r3, #0]
 800c680:	e003      	b.n	800c68a <_printf_i+0xc6>
 800c682:	0646      	lsls	r6, r0, #25
 800c684:	d5fb      	bpl.n	800c67e <_printf_i+0xba>
 800c686:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c68a:	2e00      	cmp	r6, #0
 800c68c:	da03      	bge.n	800c696 <_printf_i+0xd2>
 800c68e:	232d      	movs	r3, #45	; 0x2d
 800c690:	4276      	negs	r6, r6
 800c692:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c696:	485a      	ldr	r0, [pc, #360]	; (800c800 <_printf_i+0x23c>)
 800c698:	230a      	movs	r3, #10
 800c69a:	e012      	b.n	800c6c2 <_printf_i+0xfe>
 800c69c:	682b      	ldr	r3, [r5, #0]
 800c69e:	6820      	ldr	r0, [r4, #0]
 800c6a0:	1d19      	adds	r1, r3, #4
 800c6a2:	6029      	str	r1, [r5, #0]
 800c6a4:	0605      	lsls	r5, r0, #24
 800c6a6:	d501      	bpl.n	800c6ac <_printf_i+0xe8>
 800c6a8:	681e      	ldr	r6, [r3, #0]
 800c6aa:	e002      	b.n	800c6b2 <_printf_i+0xee>
 800c6ac:	0641      	lsls	r1, r0, #25
 800c6ae:	d5fb      	bpl.n	800c6a8 <_printf_i+0xe4>
 800c6b0:	881e      	ldrh	r6, [r3, #0]
 800c6b2:	4853      	ldr	r0, [pc, #332]	; (800c800 <_printf_i+0x23c>)
 800c6b4:	2f6f      	cmp	r7, #111	; 0x6f
 800c6b6:	bf0c      	ite	eq
 800c6b8:	2308      	moveq	r3, #8
 800c6ba:	230a      	movne	r3, #10
 800c6bc:	2100      	movs	r1, #0
 800c6be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c6c2:	6865      	ldr	r5, [r4, #4]
 800c6c4:	60a5      	str	r5, [r4, #8]
 800c6c6:	2d00      	cmp	r5, #0
 800c6c8:	bfa2      	ittt	ge
 800c6ca:	6821      	ldrge	r1, [r4, #0]
 800c6cc:	f021 0104 	bicge.w	r1, r1, #4
 800c6d0:	6021      	strge	r1, [r4, #0]
 800c6d2:	b90e      	cbnz	r6, 800c6d8 <_printf_i+0x114>
 800c6d4:	2d00      	cmp	r5, #0
 800c6d6:	d04b      	beq.n	800c770 <_printf_i+0x1ac>
 800c6d8:	4615      	mov	r5, r2
 800c6da:	fbb6 f1f3 	udiv	r1, r6, r3
 800c6de:	fb03 6711 	mls	r7, r3, r1, r6
 800c6e2:	5dc7      	ldrb	r7, [r0, r7]
 800c6e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c6e8:	4637      	mov	r7, r6
 800c6ea:	42bb      	cmp	r3, r7
 800c6ec:	460e      	mov	r6, r1
 800c6ee:	d9f4      	bls.n	800c6da <_printf_i+0x116>
 800c6f0:	2b08      	cmp	r3, #8
 800c6f2:	d10b      	bne.n	800c70c <_printf_i+0x148>
 800c6f4:	6823      	ldr	r3, [r4, #0]
 800c6f6:	07de      	lsls	r6, r3, #31
 800c6f8:	d508      	bpl.n	800c70c <_printf_i+0x148>
 800c6fa:	6923      	ldr	r3, [r4, #16]
 800c6fc:	6861      	ldr	r1, [r4, #4]
 800c6fe:	4299      	cmp	r1, r3
 800c700:	bfde      	ittt	le
 800c702:	2330      	movle	r3, #48	; 0x30
 800c704:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c708:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c70c:	1b52      	subs	r2, r2, r5
 800c70e:	6122      	str	r2, [r4, #16]
 800c710:	f8cd a000 	str.w	sl, [sp]
 800c714:	464b      	mov	r3, r9
 800c716:	aa03      	add	r2, sp, #12
 800c718:	4621      	mov	r1, r4
 800c71a:	4640      	mov	r0, r8
 800c71c:	f7ff fee4 	bl	800c4e8 <_printf_common>
 800c720:	3001      	adds	r0, #1
 800c722:	d14a      	bne.n	800c7ba <_printf_i+0x1f6>
 800c724:	f04f 30ff 	mov.w	r0, #4294967295
 800c728:	b004      	add	sp, #16
 800c72a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c72e:	6823      	ldr	r3, [r4, #0]
 800c730:	f043 0320 	orr.w	r3, r3, #32
 800c734:	6023      	str	r3, [r4, #0]
 800c736:	4833      	ldr	r0, [pc, #204]	; (800c804 <_printf_i+0x240>)
 800c738:	2778      	movs	r7, #120	; 0x78
 800c73a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c73e:	6823      	ldr	r3, [r4, #0]
 800c740:	6829      	ldr	r1, [r5, #0]
 800c742:	061f      	lsls	r7, r3, #24
 800c744:	f851 6b04 	ldr.w	r6, [r1], #4
 800c748:	d402      	bmi.n	800c750 <_printf_i+0x18c>
 800c74a:	065f      	lsls	r7, r3, #25
 800c74c:	bf48      	it	mi
 800c74e:	b2b6      	uxthmi	r6, r6
 800c750:	07df      	lsls	r7, r3, #31
 800c752:	bf48      	it	mi
 800c754:	f043 0320 	orrmi.w	r3, r3, #32
 800c758:	6029      	str	r1, [r5, #0]
 800c75a:	bf48      	it	mi
 800c75c:	6023      	strmi	r3, [r4, #0]
 800c75e:	b91e      	cbnz	r6, 800c768 <_printf_i+0x1a4>
 800c760:	6823      	ldr	r3, [r4, #0]
 800c762:	f023 0320 	bic.w	r3, r3, #32
 800c766:	6023      	str	r3, [r4, #0]
 800c768:	2310      	movs	r3, #16
 800c76a:	e7a7      	b.n	800c6bc <_printf_i+0xf8>
 800c76c:	4824      	ldr	r0, [pc, #144]	; (800c800 <_printf_i+0x23c>)
 800c76e:	e7e4      	b.n	800c73a <_printf_i+0x176>
 800c770:	4615      	mov	r5, r2
 800c772:	e7bd      	b.n	800c6f0 <_printf_i+0x12c>
 800c774:	682b      	ldr	r3, [r5, #0]
 800c776:	6826      	ldr	r6, [r4, #0]
 800c778:	6961      	ldr	r1, [r4, #20]
 800c77a:	1d18      	adds	r0, r3, #4
 800c77c:	6028      	str	r0, [r5, #0]
 800c77e:	0635      	lsls	r5, r6, #24
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	d501      	bpl.n	800c788 <_printf_i+0x1c4>
 800c784:	6019      	str	r1, [r3, #0]
 800c786:	e002      	b.n	800c78e <_printf_i+0x1ca>
 800c788:	0670      	lsls	r0, r6, #25
 800c78a:	d5fb      	bpl.n	800c784 <_printf_i+0x1c0>
 800c78c:	8019      	strh	r1, [r3, #0]
 800c78e:	2300      	movs	r3, #0
 800c790:	6123      	str	r3, [r4, #16]
 800c792:	4615      	mov	r5, r2
 800c794:	e7bc      	b.n	800c710 <_printf_i+0x14c>
 800c796:	682b      	ldr	r3, [r5, #0]
 800c798:	1d1a      	adds	r2, r3, #4
 800c79a:	602a      	str	r2, [r5, #0]
 800c79c:	681d      	ldr	r5, [r3, #0]
 800c79e:	6862      	ldr	r2, [r4, #4]
 800c7a0:	2100      	movs	r1, #0
 800c7a2:	4628      	mov	r0, r5
 800c7a4:	f7f3 fd84 	bl	80002b0 <memchr>
 800c7a8:	b108      	cbz	r0, 800c7ae <_printf_i+0x1ea>
 800c7aa:	1b40      	subs	r0, r0, r5
 800c7ac:	6060      	str	r0, [r4, #4]
 800c7ae:	6863      	ldr	r3, [r4, #4]
 800c7b0:	6123      	str	r3, [r4, #16]
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c7b8:	e7aa      	b.n	800c710 <_printf_i+0x14c>
 800c7ba:	6923      	ldr	r3, [r4, #16]
 800c7bc:	462a      	mov	r2, r5
 800c7be:	4649      	mov	r1, r9
 800c7c0:	4640      	mov	r0, r8
 800c7c2:	47d0      	blx	sl
 800c7c4:	3001      	adds	r0, #1
 800c7c6:	d0ad      	beq.n	800c724 <_printf_i+0x160>
 800c7c8:	6823      	ldr	r3, [r4, #0]
 800c7ca:	079b      	lsls	r3, r3, #30
 800c7cc:	d413      	bmi.n	800c7f6 <_printf_i+0x232>
 800c7ce:	68e0      	ldr	r0, [r4, #12]
 800c7d0:	9b03      	ldr	r3, [sp, #12]
 800c7d2:	4298      	cmp	r0, r3
 800c7d4:	bfb8      	it	lt
 800c7d6:	4618      	movlt	r0, r3
 800c7d8:	e7a6      	b.n	800c728 <_printf_i+0x164>
 800c7da:	2301      	movs	r3, #1
 800c7dc:	4632      	mov	r2, r6
 800c7de:	4649      	mov	r1, r9
 800c7e0:	4640      	mov	r0, r8
 800c7e2:	47d0      	blx	sl
 800c7e4:	3001      	adds	r0, #1
 800c7e6:	d09d      	beq.n	800c724 <_printf_i+0x160>
 800c7e8:	3501      	adds	r5, #1
 800c7ea:	68e3      	ldr	r3, [r4, #12]
 800c7ec:	9903      	ldr	r1, [sp, #12]
 800c7ee:	1a5b      	subs	r3, r3, r1
 800c7f0:	42ab      	cmp	r3, r5
 800c7f2:	dcf2      	bgt.n	800c7da <_printf_i+0x216>
 800c7f4:	e7eb      	b.n	800c7ce <_printf_i+0x20a>
 800c7f6:	2500      	movs	r5, #0
 800c7f8:	f104 0619 	add.w	r6, r4, #25
 800c7fc:	e7f5      	b.n	800c7ea <_printf_i+0x226>
 800c7fe:	bf00      	nop
 800c800:	0800fae9 	.word	0x0800fae9
 800c804:	0800fafa 	.word	0x0800fafa

0800c808 <std>:
 800c808:	2300      	movs	r3, #0
 800c80a:	b510      	push	{r4, lr}
 800c80c:	4604      	mov	r4, r0
 800c80e:	e9c0 3300 	strd	r3, r3, [r0]
 800c812:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c816:	6083      	str	r3, [r0, #8]
 800c818:	8181      	strh	r1, [r0, #12]
 800c81a:	6643      	str	r3, [r0, #100]	; 0x64
 800c81c:	81c2      	strh	r2, [r0, #14]
 800c81e:	6183      	str	r3, [r0, #24]
 800c820:	4619      	mov	r1, r3
 800c822:	2208      	movs	r2, #8
 800c824:	305c      	adds	r0, #92	; 0x5c
 800c826:	f000 f904 	bl	800ca32 <memset>
 800c82a:	4b0d      	ldr	r3, [pc, #52]	; (800c860 <std+0x58>)
 800c82c:	6263      	str	r3, [r4, #36]	; 0x24
 800c82e:	4b0d      	ldr	r3, [pc, #52]	; (800c864 <std+0x5c>)
 800c830:	62a3      	str	r3, [r4, #40]	; 0x28
 800c832:	4b0d      	ldr	r3, [pc, #52]	; (800c868 <std+0x60>)
 800c834:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c836:	4b0d      	ldr	r3, [pc, #52]	; (800c86c <std+0x64>)
 800c838:	6323      	str	r3, [r4, #48]	; 0x30
 800c83a:	4b0d      	ldr	r3, [pc, #52]	; (800c870 <std+0x68>)
 800c83c:	6224      	str	r4, [r4, #32]
 800c83e:	429c      	cmp	r4, r3
 800c840:	d006      	beq.n	800c850 <std+0x48>
 800c842:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c846:	4294      	cmp	r4, r2
 800c848:	d002      	beq.n	800c850 <std+0x48>
 800c84a:	33d0      	adds	r3, #208	; 0xd0
 800c84c:	429c      	cmp	r4, r3
 800c84e:	d105      	bne.n	800c85c <std+0x54>
 800c850:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c858:	f000 b956 	b.w	800cb08 <__retarget_lock_init_recursive>
 800c85c:	bd10      	pop	{r4, pc}
 800c85e:	bf00      	nop
 800c860:	0800c98d 	.word	0x0800c98d
 800c864:	0800c9af 	.word	0x0800c9af
 800c868:	0800c9e7 	.word	0x0800c9e7
 800c86c:	0800ca0b 	.word	0x0800ca0b
 800c870:	20013e68 	.word	0x20013e68

0800c874 <stdio_exit_handler>:
 800c874:	4a02      	ldr	r2, [pc, #8]	; (800c880 <stdio_exit_handler+0xc>)
 800c876:	4903      	ldr	r1, [pc, #12]	; (800c884 <stdio_exit_handler+0x10>)
 800c878:	4803      	ldr	r0, [pc, #12]	; (800c888 <stdio_exit_handler+0x14>)
 800c87a:	f000 b869 	b.w	800c950 <_fwalk_sglue>
 800c87e:	bf00      	nop
 800c880:	20000018 	.word	0x20000018
 800c884:	0800e269 	.word	0x0800e269
 800c888:	20000190 	.word	0x20000190

0800c88c <cleanup_stdio>:
 800c88c:	6841      	ldr	r1, [r0, #4]
 800c88e:	4b0c      	ldr	r3, [pc, #48]	; (800c8c0 <cleanup_stdio+0x34>)
 800c890:	4299      	cmp	r1, r3
 800c892:	b510      	push	{r4, lr}
 800c894:	4604      	mov	r4, r0
 800c896:	d001      	beq.n	800c89c <cleanup_stdio+0x10>
 800c898:	f001 fce6 	bl	800e268 <_fflush_r>
 800c89c:	68a1      	ldr	r1, [r4, #8]
 800c89e:	4b09      	ldr	r3, [pc, #36]	; (800c8c4 <cleanup_stdio+0x38>)
 800c8a0:	4299      	cmp	r1, r3
 800c8a2:	d002      	beq.n	800c8aa <cleanup_stdio+0x1e>
 800c8a4:	4620      	mov	r0, r4
 800c8a6:	f001 fcdf 	bl	800e268 <_fflush_r>
 800c8aa:	68e1      	ldr	r1, [r4, #12]
 800c8ac:	4b06      	ldr	r3, [pc, #24]	; (800c8c8 <cleanup_stdio+0x3c>)
 800c8ae:	4299      	cmp	r1, r3
 800c8b0:	d004      	beq.n	800c8bc <cleanup_stdio+0x30>
 800c8b2:	4620      	mov	r0, r4
 800c8b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8b8:	f001 bcd6 	b.w	800e268 <_fflush_r>
 800c8bc:	bd10      	pop	{r4, pc}
 800c8be:	bf00      	nop
 800c8c0:	20013e68 	.word	0x20013e68
 800c8c4:	20013ed0 	.word	0x20013ed0
 800c8c8:	20013f38 	.word	0x20013f38

0800c8cc <global_stdio_init.part.0>:
 800c8cc:	b510      	push	{r4, lr}
 800c8ce:	4b0b      	ldr	r3, [pc, #44]	; (800c8fc <global_stdio_init.part.0+0x30>)
 800c8d0:	4c0b      	ldr	r4, [pc, #44]	; (800c900 <global_stdio_init.part.0+0x34>)
 800c8d2:	4a0c      	ldr	r2, [pc, #48]	; (800c904 <global_stdio_init.part.0+0x38>)
 800c8d4:	601a      	str	r2, [r3, #0]
 800c8d6:	4620      	mov	r0, r4
 800c8d8:	2200      	movs	r2, #0
 800c8da:	2104      	movs	r1, #4
 800c8dc:	f7ff ff94 	bl	800c808 <std>
 800c8e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c8e4:	2201      	movs	r2, #1
 800c8e6:	2109      	movs	r1, #9
 800c8e8:	f7ff ff8e 	bl	800c808 <std>
 800c8ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c8f0:	2202      	movs	r2, #2
 800c8f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c8f6:	2112      	movs	r1, #18
 800c8f8:	f7ff bf86 	b.w	800c808 <std>
 800c8fc:	20013fa0 	.word	0x20013fa0
 800c900:	20013e68 	.word	0x20013e68
 800c904:	0800c875 	.word	0x0800c875

0800c908 <__sfp_lock_acquire>:
 800c908:	4801      	ldr	r0, [pc, #4]	; (800c910 <__sfp_lock_acquire+0x8>)
 800c90a:	f000 b8fe 	b.w	800cb0a <__retarget_lock_acquire_recursive>
 800c90e:	bf00      	nop
 800c910:	20013fa9 	.word	0x20013fa9

0800c914 <__sfp_lock_release>:
 800c914:	4801      	ldr	r0, [pc, #4]	; (800c91c <__sfp_lock_release+0x8>)
 800c916:	f000 b8f9 	b.w	800cb0c <__retarget_lock_release_recursive>
 800c91a:	bf00      	nop
 800c91c:	20013fa9 	.word	0x20013fa9

0800c920 <__sinit>:
 800c920:	b510      	push	{r4, lr}
 800c922:	4604      	mov	r4, r0
 800c924:	f7ff fff0 	bl	800c908 <__sfp_lock_acquire>
 800c928:	6a23      	ldr	r3, [r4, #32]
 800c92a:	b11b      	cbz	r3, 800c934 <__sinit+0x14>
 800c92c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c930:	f7ff bff0 	b.w	800c914 <__sfp_lock_release>
 800c934:	4b04      	ldr	r3, [pc, #16]	; (800c948 <__sinit+0x28>)
 800c936:	6223      	str	r3, [r4, #32]
 800c938:	4b04      	ldr	r3, [pc, #16]	; (800c94c <__sinit+0x2c>)
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d1f5      	bne.n	800c92c <__sinit+0xc>
 800c940:	f7ff ffc4 	bl	800c8cc <global_stdio_init.part.0>
 800c944:	e7f2      	b.n	800c92c <__sinit+0xc>
 800c946:	bf00      	nop
 800c948:	0800c88d 	.word	0x0800c88d
 800c94c:	20013fa0 	.word	0x20013fa0

0800c950 <_fwalk_sglue>:
 800c950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c954:	4607      	mov	r7, r0
 800c956:	4688      	mov	r8, r1
 800c958:	4614      	mov	r4, r2
 800c95a:	2600      	movs	r6, #0
 800c95c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c960:	f1b9 0901 	subs.w	r9, r9, #1
 800c964:	d505      	bpl.n	800c972 <_fwalk_sglue+0x22>
 800c966:	6824      	ldr	r4, [r4, #0]
 800c968:	2c00      	cmp	r4, #0
 800c96a:	d1f7      	bne.n	800c95c <_fwalk_sglue+0xc>
 800c96c:	4630      	mov	r0, r6
 800c96e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c972:	89ab      	ldrh	r3, [r5, #12]
 800c974:	2b01      	cmp	r3, #1
 800c976:	d907      	bls.n	800c988 <_fwalk_sglue+0x38>
 800c978:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c97c:	3301      	adds	r3, #1
 800c97e:	d003      	beq.n	800c988 <_fwalk_sglue+0x38>
 800c980:	4629      	mov	r1, r5
 800c982:	4638      	mov	r0, r7
 800c984:	47c0      	blx	r8
 800c986:	4306      	orrs	r6, r0
 800c988:	3568      	adds	r5, #104	; 0x68
 800c98a:	e7e9      	b.n	800c960 <_fwalk_sglue+0x10>

0800c98c <__sread>:
 800c98c:	b510      	push	{r4, lr}
 800c98e:	460c      	mov	r4, r1
 800c990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c994:	f000 f87c 	bl	800ca90 <_read_r>
 800c998:	2800      	cmp	r0, #0
 800c99a:	bfab      	itete	ge
 800c99c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c99e:	89a3      	ldrhlt	r3, [r4, #12]
 800c9a0:	181b      	addge	r3, r3, r0
 800c9a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c9a6:	bfac      	ite	ge
 800c9a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800c9aa:	81a3      	strhlt	r3, [r4, #12]
 800c9ac:	bd10      	pop	{r4, pc}

0800c9ae <__swrite>:
 800c9ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9b2:	461f      	mov	r7, r3
 800c9b4:	898b      	ldrh	r3, [r1, #12]
 800c9b6:	05db      	lsls	r3, r3, #23
 800c9b8:	4605      	mov	r5, r0
 800c9ba:	460c      	mov	r4, r1
 800c9bc:	4616      	mov	r6, r2
 800c9be:	d505      	bpl.n	800c9cc <__swrite+0x1e>
 800c9c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9c4:	2302      	movs	r3, #2
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	f000 f850 	bl	800ca6c <_lseek_r>
 800c9cc:	89a3      	ldrh	r3, [r4, #12]
 800c9ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c9d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c9d6:	81a3      	strh	r3, [r4, #12]
 800c9d8:	4632      	mov	r2, r6
 800c9da:	463b      	mov	r3, r7
 800c9dc:	4628      	mov	r0, r5
 800c9de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9e2:	f7ff ba09 	b.w	800bdf8 <_write_r>

0800c9e6 <__sseek>:
 800c9e6:	b510      	push	{r4, lr}
 800c9e8:	460c      	mov	r4, r1
 800c9ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9ee:	f000 f83d 	bl	800ca6c <_lseek_r>
 800c9f2:	1c43      	adds	r3, r0, #1
 800c9f4:	89a3      	ldrh	r3, [r4, #12]
 800c9f6:	bf15      	itete	ne
 800c9f8:	6560      	strne	r0, [r4, #84]	; 0x54
 800c9fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c9fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ca02:	81a3      	strheq	r3, [r4, #12]
 800ca04:	bf18      	it	ne
 800ca06:	81a3      	strhne	r3, [r4, #12]
 800ca08:	bd10      	pop	{r4, pc}

0800ca0a <__sclose>:
 800ca0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca0e:	f000 b81d 	b.w	800ca4c <_close_r>

0800ca12 <memcmp>:
 800ca12:	b510      	push	{r4, lr}
 800ca14:	3901      	subs	r1, #1
 800ca16:	4402      	add	r2, r0
 800ca18:	4290      	cmp	r0, r2
 800ca1a:	d101      	bne.n	800ca20 <memcmp+0xe>
 800ca1c:	2000      	movs	r0, #0
 800ca1e:	e005      	b.n	800ca2c <memcmp+0x1a>
 800ca20:	7803      	ldrb	r3, [r0, #0]
 800ca22:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ca26:	42a3      	cmp	r3, r4
 800ca28:	d001      	beq.n	800ca2e <memcmp+0x1c>
 800ca2a:	1b18      	subs	r0, r3, r4
 800ca2c:	bd10      	pop	{r4, pc}
 800ca2e:	3001      	adds	r0, #1
 800ca30:	e7f2      	b.n	800ca18 <memcmp+0x6>

0800ca32 <memset>:
 800ca32:	4402      	add	r2, r0
 800ca34:	4603      	mov	r3, r0
 800ca36:	4293      	cmp	r3, r2
 800ca38:	d100      	bne.n	800ca3c <memset+0xa>
 800ca3a:	4770      	bx	lr
 800ca3c:	f803 1b01 	strb.w	r1, [r3], #1
 800ca40:	e7f9      	b.n	800ca36 <memset+0x4>
	...

0800ca44 <_localeconv_r>:
 800ca44:	4800      	ldr	r0, [pc, #0]	; (800ca48 <_localeconv_r+0x4>)
 800ca46:	4770      	bx	lr
 800ca48:	20000114 	.word	0x20000114

0800ca4c <_close_r>:
 800ca4c:	b538      	push	{r3, r4, r5, lr}
 800ca4e:	4d06      	ldr	r5, [pc, #24]	; (800ca68 <_close_r+0x1c>)
 800ca50:	2300      	movs	r3, #0
 800ca52:	4604      	mov	r4, r0
 800ca54:	4608      	mov	r0, r1
 800ca56:	602b      	str	r3, [r5, #0]
 800ca58:	f7f6 ffa5 	bl	80039a6 <_close>
 800ca5c:	1c43      	adds	r3, r0, #1
 800ca5e:	d102      	bne.n	800ca66 <_close_r+0x1a>
 800ca60:	682b      	ldr	r3, [r5, #0]
 800ca62:	b103      	cbz	r3, 800ca66 <_close_r+0x1a>
 800ca64:	6023      	str	r3, [r4, #0]
 800ca66:	bd38      	pop	{r3, r4, r5, pc}
 800ca68:	20013fa4 	.word	0x20013fa4

0800ca6c <_lseek_r>:
 800ca6c:	b538      	push	{r3, r4, r5, lr}
 800ca6e:	4d07      	ldr	r5, [pc, #28]	; (800ca8c <_lseek_r+0x20>)
 800ca70:	4604      	mov	r4, r0
 800ca72:	4608      	mov	r0, r1
 800ca74:	4611      	mov	r1, r2
 800ca76:	2200      	movs	r2, #0
 800ca78:	602a      	str	r2, [r5, #0]
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	f7f6 ffba 	bl	80039f4 <_lseek>
 800ca80:	1c43      	adds	r3, r0, #1
 800ca82:	d102      	bne.n	800ca8a <_lseek_r+0x1e>
 800ca84:	682b      	ldr	r3, [r5, #0]
 800ca86:	b103      	cbz	r3, 800ca8a <_lseek_r+0x1e>
 800ca88:	6023      	str	r3, [r4, #0]
 800ca8a:	bd38      	pop	{r3, r4, r5, pc}
 800ca8c:	20013fa4 	.word	0x20013fa4

0800ca90 <_read_r>:
 800ca90:	b538      	push	{r3, r4, r5, lr}
 800ca92:	4d07      	ldr	r5, [pc, #28]	; (800cab0 <_read_r+0x20>)
 800ca94:	4604      	mov	r4, r0
 800ca96:	4608      	mov	r0, r1
 800ca98:	4611      	mov	r1, r2
 800ca9a:	2200      	movs	r2, #0
 800ca9c:	602a      	str	r2, [r5, #0]
 800ca9e:	461a      	mov	r2, r3
 800caa0:	f7f6 ff64 	bl	800396c <_read>
 800caa4:	1c43      	adds	r3, r0, #1
 800caa6:	d102      	bne.n	800caae <_read_r+0x1e>
 800caa8:	682b      	ldr	r3, [r5, #0]
 800caaa:	b103      	cbz	r3, 800caae <_read_r+0x1e>
 800caac:	6023      	str	r3, [r4, #0]
 800caae:	bd38      	pop	{r3, r4, r5, pc}
 800cab0:	20013fa4 	.word	0x20013fa4

0800cab4 <__errno>:
 800cab4:	4b01      	ldr	r3, [pc, #4]	; (800cabc <__errno+0x8>)
 800cab6:	6818      	ldr	r0, [r3, #0]
 800cab8:	4770      	bx	lr
 800caba:	bf00      	nop
 800cabc:	200001dc 	.word	0x200001dc

0800cac0 <__libc_init_array>:
 800cac0:	b570      	push	{r4, r5, r6, lr}
 800cac2:	4d0d      	ldr	r5, [pc, #52]	; (800caf8 <__libc_init_array+0x38>)
 800cac4:	4c0d      	ldr	r4, [pc, #52]	; (800cafc <__libc_init_array+0x3c>)
 800cac6:	1b64      	subs	r4, r4, r5
 800cac8:	10a4      	asrs	r4, r4, #2
 800caca:	2600      	movs	r6, #0
 800cacc:	42a6      	cmp	r6, r4
 800cace:	d109      	bne.n	800cae4 <__libc_init_array+0x24>
 800cad0:	4d0b      	ldr	r5, [pc, #44]	; (800cb00 <__libc_init_array+0x40>)
 800cad2:	4c0c      	ldr	r4, [pc, #48]	; (800cb04 <__libc_init_array+0x44>)
 800cad4:	f002 fe7c 	bl	800f7d0 <_init>
 800cad8:	1b64      	subs	r4, r4, r5
 800cada:	10a4      	asrs	r4, r4, #2
 800cadc:	2600      	movs	r6, #0
 800cade:	42a6      	cmp	r6, r4
 800cae0:	d105      	bne.n	800caee <__libc_init_array+0x2e>
 800cae2:	bd70      	pop	{r4, r5, r6, pc}
 800cae4:	f855 3b04 	ldr.w	r3, [r5], #4
 800cae8:	4798      	blx	r3
 800caea:	3601      	adds	r6, #1
 800caec:	e7ee      	b.n	800cacc <__libc_init_array+0xc>
 800caee:	f855 3b04 	ldr.w	r3, [r5], #4
 800caf2:	4798      	blx	r3
 800caf4:	3601      	adds	r6, #1
 800caf6:	e7f2      	b.n	800cade <__libc_init_array+0x1e>
 800caf8:	0800fd88 	.word	0x0800fd88
 800cafc:	0800fd88 	.word	0x0800fd88
 800cb00:	0800fd88 	.word	0x0800fd88
 800cb04:	0800fd8c 	.word	0x0800fd8c

0800cb08 <__retarget_lock_init_recursive>:
 800cb08:	4770      	bx	lr

0800cb0a <__retarget_lock_acquire_recursive>:
 800cb0a:	4770      	bx	lr

0800cb0c <__retarget_lock_release_recursive>:
 800cb0c:	4770      	bx	lr

0800cb0e <memcpy>:
 800cb0e:	440a      	add	r2, r1
 800cb10:	4291      	cmp	r1, r2
 800cb12:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb16:	d100      	bne.n	800cb1a <memcpy+0xc>
 800cb18:	4770      	bx	lr
 800cb1a:	b510      	push	{r4, lr}
 800cb1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb20:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb24:	4291      	cmp	r1, r2
 800cb26:	d1f9      	bne.n	800cb1c <memcpy+0xe>
 800cb28:	bd10      	pop	{r4, pc}

0800cb2a <quorem>:
 800cb2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb2e:	6903      	ldr	r3, [r0, #16]
 800cb30:	690c      	ldr	r4, [r1, #16]
 800cb32:	42a3      	cmp	r3, r4
 800cb34:	4607      	mov	r7, r0
 800cb36:	db7e      	blt.n	800cc36 <quorem+0x10c>
 800cb38:	3c01      	subs	r4, #1
 800cb3a:	f101 0814 	add.w	r8, r1, #20
 800cb3e:	f100 0514 	add.w	r5, r0, #20
 800cb42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb46:	9301      	str	r3, [sp, #4]
 800cb48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cb4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb50:	3301      	adds	r3, #1
 800cb52:	429a      	cmp	r2, r3
 800cb54:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cb58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cb5c:	fbb2 f6f3 	udiv	r6, r2, r3
 800cb60:	d331      	bcc.n	800cbc6 <quorem+0x9c>
 800cb62:	f04f 0e00 	mov.w	lr, #0
 800cb66:	4640      	mov	r0, r8
 800cb68:	46ac      	mov	ip, r5
 800cb6a:	46f2      	mov	sl, lr
 800cb6c:	f850 2b04 	ldr.w	r2, [r0], #4
 800cb70:	b293      	uxth	r3, r2
 800cb72:	fb06 e303 	mla	r3, r6, r3, lr
 800cb76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cb7a:	0c1a      	lsrs	r2, r3, #16
 800cb7c:	b29b      	uxth	r3, r3
 800cb7e:	ebaa 0303 	sub.w	r3, sl, r3
 800cb82:	f8dc a000 	ldr.w	sl, [ip]
 800cb86:	fa13 f38a 	uxtah	r3, r3, sl
 800cb8a:	fb06 220e 	mla	r2, r6, lr, r2
 800cb8e:	9300      	str	r3, [sp, #0]
 800cb90:	9b00      	ldr	r3, [sp, #0]
 800cb92:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cb96:	b292      	uxth	r2, r2
 800cb98:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cb9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cba0:	f8bd 3000 	ldrh.w	r3, [sp]
 800cba4:	4581      	cmp	r9, r0
 800cba6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbaa:	f84c 3b04 	str.w	r3, [ip], #4
 800cbae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cbb2:	d2db      	bcs.n	800cb6c <quorem+0x42>
 800cbb4:	f855 300b 	ldr.w	r3, [r5, fp]
 800cbb8:	b92b      	cbnz	r3, 800cbc6 <quorem+0x9c>
 800cbba:	9b01      	ldr	r3, [sp, #4]
 800cbbc:	3b04      	subs	r3, #4
 800cbbe:	429d      	cmp	r5, r3
 800cbc0:	461a      	mov	r2, r3
 800cbc2:	d32c      	bcc.n	800cc1e <quorem+0xf4>
 800cbc4:	613c      	str	r4, [r7, #16]
 800cbc6:	4638      	mov	r0, r7
 800cbc8:	f001 f9ba 	bl	800df40 <__mcmp>
 800cbcc:	2800      	cmp	r0, #0
 800cbce:	db22      	blt.n	800cc16 <quorem+0xec>
 800cbd0:	3601      	adds	r6, #1
 800cbd2:	4629      	mov	r1, r5
 800cbd4:	2000      	movs	r0, #0
 800cbd6:	f858 2b04 	ldr.w	r2, [r8], #4
 800cbda:	f8d1 c000 	ldr.w	ip, [r1]
 800cbde:	b293      	uxth	r3, r2
 800cbe0:	1ac3      	subs	r3, r0, r3
 800cbe2:	0c12      	lsrs	r2, r2, #16
 800cbe4:	fa13 f38c 	uxtah	r3, r3, ip
 800cbe8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800cbec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cbf0:	b29b      	uxth	r3, r3
 800cbf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbf6:	45c1      	cmp	r9, r8
 800cbf8:	f841 3b04 	str.w	r3, [r1], #4
 800cbfc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cc00:	d2e9      	bcs.n	800cbd6 <quorem+0xac>
 800cc02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc0a:	b922      	cbnz	r2, 800cc16 <quorem+0xec>
 800cc0c:	3b04      	subs	r3, #4
 800cc0e:	429d      	cmp	r5, r3
 800cc10:	461a      	mov	r2, r3
 800cc12:	d30a      	bcc.n	800cc2a <quorem+0x100>
 800cc14:	613c      	str	r4, [r7, #16]
 800cc16:	4630      	mov	r0, r6
 800cc18:	b003      	add	sp, #12
 800cc1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc1e:	6812      	ldr	r2, [r2, #0]
 800cc20:	3b04      	subs	r3, #4
 800cc22:	2a00      	cmp	r2, #0
 800cc24:	d1ce      	bne.n	800cbc4 <quorem+0x9a>
 800cc26:	3c01      	subs	r4, #1
 800cc28:	e7c9      	b.n	800cbbe <quorem+0x94>
 800cc2a:	6812      	ldr	r2, [r2, #0]
 800cc2c:	3b04      	subs	r3, #4
 800cc2e:	2a00      	cmp	r2, #0
 800cc30:	d1f0      	bne.n	800cc14 <quorem+0xea>
 800cc32:	3c01      	subs	r4, #1
 800cc34:	e7eb      	b.n	800cc0e <quorem+0xe4>
 800cc36:	2000      	movs	r0, #0
 800cc38:	e7ee      	b.n	800cc18 <quorem+0xee>
 800cc3a:	0000      	movs	r0, r0
 800cc3c:	0000      	movs	r0, r0
	...

0800cc40 <_dtoa_r>:
 800cc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc44:	ed2d 8b04 	vpush	{d8-d9}
 800cc48:	69c5      	ldr	r5, [r0, #28]
 800cc4a:	b093      	sub	sp, #76	; 0x4c
 800cc4c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cc50:	ec57 6b10 	vmov	r6, r7, d0
 800cc54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cc58:	9107      	str	r1, [sp, #28]
 800cc5a:	4604      	mov	r4, r0
 800cc5c:	920a      	str	r2, [sp, #40]	; 0x28
 800cc5e:	930d      	str	r3, [sp, #52]	; 0x34
 800cc60:	b975      	cbnz	r5, 800cc80 <_dtoa_r+0x40>
 800cc62:	2010      	movs	r0, #16
 800cc64:	f000 fe2a 	bl	800d8bc <malloc>
 800cc68:	4602      	mov	r2, r0
 800cc6a:	61e0      	str	r0, [r4, #28]
 800cc6c:	b920      	cbnz	r0, 800cc78 <_dtoa_r+0x38>
 800cc6e:	4bae      	ldr	r3, [pc, #696]	; (800cf28 <_dtoa_r+0x2e8>)
 800cc70:	21ef      	movs	r1, #239	; 0xef
 800cc72:	48ae      	ldr	r0, [pc, #696]	; (800cf2c <_dtoa_r+0x2ec>)
 800cc74:	f001 fb30 	bl	800e2d8 <__assert_func>
 800cc78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cc7c:	6005      	str	r5, [r0, #0]
 800cc7e:	60c5      	str	r5, [r0, #12]
 800cc80:	69e3      	ldr	r3, [r4, #28]
 800cc82:	6819      	ldr	r1, [r3, #0]
 800cc84:	b151      	cbz	r1, 800cc9c <_dtoa_r+0x5c>
 800cc86:	685a      	ldr	r2, [r3, #4]
 800cc88:	604a      	str	r2, [r1, #4]
 800cc8a:	2301      	movs	r3, #1
 800cc8c:	4093      	lsls	r3, r2
 800cc8e:	608b      	str	r3, [r1, #8]
 800cc90:	4620      	mov	r0, r4
 800cc92:	f000 ff19 	bl	800dac8 <_Bfree>
 800cc96:	69e3      	ldr	r3, [r4, #28]
 800cc98:	2200      	movs	r2, #0
 800cc9a:	601a      	str	r2, [r3, #0]
 800cc9c:	1e3b      	subs	r3, r7, #0
 800cc9e:	bfbb      	ittet	lt
 800cca0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cca4:	9303      	strlt	r3, [sp, #12]
 800cca6:	2300      	movge	r3, #0
 800cca8:	2201      	movlt	r2, #1
 800ccaa:	bfac      	ite	ge
 800ccac:	f8c8 3000 	strge.w	r3, [r8]
 800ccb0:	f8c8 2000 	strlt.w	r2, [r8]
 800ccb4:	4b9e      	ldr	r3, [pc, #632]	; (800cf30 <_dtoa_r+0x2f0>)
 800ccb6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ccba:	ea33 0308 	bics.w	r3, r3, r8
 800ccbe:	d11b      	bne.n	800ccf8 <_dtoa_r+0xb8>
 800ccc0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ccc2:	f242 730f 	movw	r3, #9999	; 0x270f
 800ccc6:	6013      	str	r3, [r2, #0]
 800ccc8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800cccc:	4333      	orrs	r3, r6
 800ccce:	f000 8593 	beq.w	800d7f8 <_dtoa_r+0xbb8>
 800ccd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccd4:	b963      	cbnz	r3, 800ccf0 <_dtoa_r+0xb0>
 800ccd6:	4b97      	ldr	r3, [pc, #604]	; (800cf34 <_dtoa_r+0x2f4>)
 800ccd8:	e027      	b.n	800cd2a <_dtoa_r+0xea>
 800ccda:	4b97      	ldr	r3, [pc, #604]	; (800cf38 <_dtoa_r+0x2f8>)
 800ccdc:	9300      	str	r3, [sp, #0]
 800ccde:	3308      	adds	r3, #8
 800cce0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cce2:	6013      	str	r3, [r2, #0]
 800cce4:	9800      	ldr	r0, [sp, #0]
 800cce6:	b013      	add	sp, #76	; 0x4c
 800cce8:	ecbd 8b04 	vpop	{d8-d9}
 800ccec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccf0:	4b90      	ldr	r3, [pc, #576]	; (800cf34 <_dtoa_r+0x2f4>)
 800ccf2:	9300      	str	r3, [sp, #0]
 800ccf4:	3303      	adds	r3, #3
 800ccf6:	e7f3      	b.n	800cce0 <_dtoa_r+0xa0>
 800ccf8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	ec51 0b17 	vmov	r0, r1, d7
 800cd02:	eeb0 8a47 	vmov.f32	s16, s14
 800cd06:	eef0 8a67 	vmov.f32	s17, s15
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	f7f3 ff4c 	bl	8000ba8 <__aeabi_dcmpeq>
 800cd10:	4681      	mov	r9, r0
 800cd12:	b160      	cbz	r0, 800cd2e <_dtoa_r+0xee>
 800cd14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cd16:	2301      	movs	r3, #1
 800cd18:	6013      	str	r3, [r2, #0]
 800cd1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	f000 8568 	beq.w	800d7f2 <_dtoa_r+0xbb2>
 800cd22:	4b86      	ldr	r3, [pc, #536]	; (800cf3c <_dtoa_r+0x2fc>)
 800cd24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cd26:	6013      	str	r3, [r2, #0]
 800cd28:	3b01      	subs	r3, #1
 800cd2a:	9300      	str	r3, [sp, #0]
 800cd2c:	e7da      	b.n	800cce4 <_dtoa_r+0xa4>
 800cd2e:	aa10      	add	r2, sp, #64	; 0x40
 800cd30:	a911      	add	r1, sp, #68	; 0x44
 800cd32:	4620      	mov	r0, r4
 800cd34:	eeb0 0a48 	vmov.f32	s0, s16
 800cd38:	eef0 0a68 	vmov.f32	s1, s17
 800cd3c:	f001 f9a6 	bl	800e08c <__d2b>
 800cd40:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cd44:	4682      	mov	sl, r0
 800cd46:	2d00      	cmp	r5, #0
 800cd48:	d07f      	beq.n	800ce4a <_dtoa_r+0x20a>
 800cd4a:	ee18 3a90 	vmov	r3, s17
 800cd4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd52:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800cd56:	ec51 0b18 	vmov	r0, r1, d8
 800cd5a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cd5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cd62:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800cd66:	4619      	mov	r1, r3
 800cd68:	2200      	movs	r2, #0
 800cd6a:	4b75      	ldr	r3, [pc, #468]	; (800cf40 <_dtoa_r+0x300>)
 800cd6c:	f7f3 fafc 	bl	8000368 <__aeabi_dsub>
 800cd70:	a367      	add	r3, pc, #412	; (adr r3, 800cf10 <_dtoa_r+0x2d0>)
 800cd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd76:	f7f3 fcaf 	bl	80006d8 <__aeabi_dmul>
 800cd7a:	a367      	add	r3, pc, #412	; (adr r3, 800cf18 <_dtoa_r+0x2d8>)
 800cd7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd80:	f7f3 faf4 	bl	800036c <__adddf3>
 800cd84:	4606      	mov	r6, r0
 800cd86:	4628      	mov	r0, r5
 800cd88:	460f      	mov	r7, r1
 800cd8a:	f7f3 fc3b 	bl	8000604 <__aeabi_i2d>
 800cd8e:	a364      	add	r3, pc, #400	; (adr r3, 800cf20 <_dtoa_r+0x2e0>)
 800cd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd94:	f7f3 fca0 	bl	80006d8 <__aeabi_dmul>
 800cd98:	4602      	mov	r2, r0
 800cd9a:	460b      	mov	r3, r1
 800cd9c:	4630      	mov	r0, r6
 800cd9e:	4639      	mov	r1, r7
 800cda0:	f7f3 fae4 	bl	800036c <__adddf3>
 800cda4:	4606      	mov	r6, r0
 800cda6:	460f      	mov	r7, r1
 800cda8:	f7f3 ff46 	bl	8000c38 <__aeabi_d2iz>
 800cdac:	2200      	movs	r2, #0
 800cdae:	4683      	mov	fp, r0
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	4630      	mov	r0, r6
 800cdb4:	4639      	mov	r1, r7
 800cdb6:	f7f3 ff01 	bl	8000bbc <__aeabi_dcmplt>
 800cdba:	b148      	cbz	r0, 800cdd0 <_dtoa_r+0x190>
 800cdbc:	4658      	mov	r0, fp
 800cdbe:	f7f3 fc21 	bl	8000604 <__aeabi_i2d>
 800cdc2:	4632      	mov	r2, r6
 800cdc4:	463b      	mov	r3, r7
 800cdc6:	f7f3 feef 	bl	8000ba8 <__aeabi_dcmpeq>
 800cdca:	b908      	cbnz	r0, 800cdd0 <_dtoa_r+0x190>
 800cdcc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cdd0:	f1bb 0f16 	cmp.w	fp, #22
 800cdd4:	d857      	bhi.n	800ce86 <_dtoa_r+0x246>
 800cdd6:	4b5b      	ldr	r3, [pc, #364]	; (800cf44 <_dtoa_r+0x304>)
 800cdd8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde0:	ec51 0b18 	vmov	r0, r1, d8
 800cde4:	f7f3 feea 	bl	8000bbc <__aeabi_dcmplt>
 800cde8:	2800      	cmp	r0, #0
 800cdea:	d04e      	beq.n	800ce8a <_dtoa_r+0x24a>
 800cdec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	930c      	str	r3, [sp, #48]	; 0x30
 800cdf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cdf6:	1b5b      	subs	r3, r3, r5
 800cdf8:	1e5a      	subs	r2, r3, #1
 800cdfa:	bf45      	ittet	mi
 800cdfc:	f1c3 0301 	rsbmi	r3, r3, #1
 800ce00:	9305      	strmi	r3, [sp, #20]
 800ce02:	2300      	movpl	r3, #0
 800ce04:	2300      	movmi	r3, #0
 800ce06:	9206      	str	r2, [sp, #24]
 800ce08:	bf54      	ite	pl
 800ce0a:	9305      	strpl	r3, [sp, #20]
 800ce0c:	9306      	strmi	r3, [sp, #24]
 800ce0e:	f1bb 0f00 	cmp.w	fp, #0
 800ce12:	db3c      	blt.n	800ce8e <_dtoa_r+0x24e>
 800ce14:	9b06      	ldr	r3, [sp, #24]
 800ce16:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800ce1a:	445b      	add	r3, fp
 800ce1c:	9306      	str	r3, [sp, #24]
 800ce1e:	2300      	movs	r3, #0
 800ce20:	9308      	str	r3, [sp, #32]
 800ce22:	9b07      	ldr	r3, [sp, #28]
 800ce24:	2b09      	cmp	r3, #9
 800ce26:	d868      	bhi.n	800cefa <_dtoa_r+0x2ba>
 800ce28:	2b05      	cmp	r3, #5
 800ce2a:	bfc4      	itt	gt
 800ce2c:	3b04      	subgt	r3, #4
 800ce2e:	9307      	strgt	r3, [sp, #28]
 800ce30:	9b07      	ldr	r3, [sp, #28]
 800ce32:	f1a3 0302 	sub.w	r3, r3, #2
 800ce36:	bfcc      	ite	gt
 800ce38:	2500      	movgt	r5, #0
 800ce3a:	2501      	movle	r5, #1
 800ce3c:	2b03      	cmp	r3, #3
 800ce3e:	f200 8085 	bhi.w	800cf4c <_dtoa_r+0x30c>
 800ce42:	e8df f003 	tbb	[pc, r3]
 800ce46:	3b2e      	.short	0x3b2e
 800ce48:	5839      	.short	0x5839
 800ce4a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ce4e:	441d      	add	r5, r3
 800ce50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ce54:	2b20      	cmp	r3, #32
 800ce56:	bfc1      	itttt	gt
 800ce58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ce5c:	fa08 f803 	lslgt.w	r8, r8, r3
 800ce60:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ce64:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ce68:	bfd6      	itet	le
 800ce6a:	f1c3 0320 	rsble	r3, r3, #32
 800ce6e:	ea48 0003 	orrgt.w	r0, r8, r3
 800ce72:	fa06 f003 	lslle.w	r0, r6, r3
 800ce76:	f7f3 fbb5 	bl	80005e4 <__aeabi_ui2d>
 800ce7a:	2201      	movs	r2, #1
 800ce7c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ce80:	3d01      	subs	r5, #1
 800ce82:	920e      	str	r2, [sp, #56]	; 0x38
 800ce84:	e76f      	b.n	800cd66 <_dtoa_r+0x126>
 800ce86:	2301      	movs	r3, #1
 800ce88:	e7b3      	b.n	800cdf2 <_dtoa_r+0x1b2>
 800ce8a:	900c      	str	r0, [sp, #48]	; 0x30
 800ce8c:	e7b2      	b.n	800cdf4 <_dtoa_r+0x1b4>
 800ce8e:	9b05      	ldr	r3, [sp, #20]
 800ce90:	eba3 030b 	sub.w	r3, r3, fp
 800ce94:	9305      	str	r3, [sp, #20]
 800ce96:	f1cb 0300 	rsb	r3, fp, #0
 800ce9a:	9308      	str	r3, [sp, #32]
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	930b      	str	r3, [sp, #44]	; 0x2c
 800cea0:	e7bf      	b.n	800ce22 <_dtoa_r+0x1e2>
 800cea2:	2300      	movs	r3, #0
 800cea4:	9309      	str	r3, [sp, #36]	; 0x24
 800cea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	dc52      	bgt.n	800cf52 <_dtoa_r+0x312>
 800ceac:	2301      	movs	r3, #1
 800ceae:	9301      	str	r3, [sp, #4]
 800ceb0:	9304      	str	r3, [sp, #16]
 800ceb2:	461a      	mov	r2, r3
 800ceb4:	920a      	str	r2, [sp, #40]	; 0x28
 800ceb6:	e00b      	b.n	800ced0 <_dtoa_r+0x290>
 800ceb8:	2301      	movs	r3, #1
 800ceba:	e7f3      	b.n	800cea4 <_dtoa_r+0x264>
 800cebc:	2300      	movs	r3, #0
 800cebe:	9309      	str	r3, [sp, #36]	; 0x24
 800cec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cec2:	445b      	add	r3, fp
 800cec4:	9301      	str	r3, [sp, #4]
 800cec6:	3301      	adds	r3, #1
 800cec8:	2b01      	cmp	r3, #1
 800ceca:	9304      	str	r3, [sp, #16]
 800cecc:	bfb8      	it	lt
 800cece:	2301      	movlt	r3, #1
 800ced0:	69e0      	ldr	r0, [r4, #28]
 800ced2:	2100      	movs	r1, #0
 800ced4:	2204      	movs	r2, #4
 800ced6:	f102 0614 	add.w	r6, r2, #20
 800ceda:	429e      	cmp	r6, r3
 800cedc:	d93d      	bls.n	800cf5a <_dtoa_r+0x31a>
 800cede:	6041      	str	r1, [r0, #4]
 800cee0:	4620      	mov	r0, r4
 800cee2:	f000 fdb1 	bl	800da48 <_Balloc>
 800cee6:	9000      	str	r0, [sp, #0]
 800cee8:	2800      	cmp	r0, #0
 800ceea:	d139      	bne.n	800cf60 <_dtoa_r+0x320>
 800ceec:	4b16      	ldr	r3, [pc, #88]	; (800cf48 <_dtoa_r+0x308>)
 800ceee:	4602      	mov	r2, r0
 800cef0:	f240 11af 	movw	r1, #431	; 0x1af
 800cef4:	e6bd      	b.n	800cc72 <_dtoa_r+0x32>
 800cef6:	2301      	movs	r3, #1
 800cef8:	e7e1      	b.n	800cebe <_dtoa_r+0x27e>
 800cefa:	2501      	movs	r5, #1
 800cefc:	2300      	movs	r3, #0
 800cefe:	9307      	str	r3, [sp, #28]
 800cf00:	9509      	str	r5, [sp, #36]	; 0x24
 800cf02:	f04f 33ff 	mov.w	r3, #4294967295
 800cf06:	9301      	str	r3, [sp, #4]
 800cf08:	9304      	str	r3, [sp, #16]
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	2312      	movs	r3, #18
 800cf0e:	e7d1      	b.n	800ceb4 <_dtoa_r+0x274>
 800cf10:	636f4361 	.word	0x636f4361
 800cf14:	3fd287a7 	.word	0x3fd287a7
 800cf18:	8b60c8b3 	.word	0x8b60c8b3
 800cf1c:	3fc68a28 	.word	0x3fc68a28
 800cf20:	509f79fb 	.word	0x509f79fb
 800cf24:	3fd34413 	.word	0x3fd34413
 800cf28:	0800fb22 	.word	0x0800fb22
 800cf2c:	0800fb39 	.word	0x0800fb39
 800cf30:	7ff00000 	.word	0x7ff00000
 800cf34:	0800fb1e 	.word	0x0800fb1e
 800cf38:	0800fb15 	.word	0x0800fb15
 800cf3c:	0800fae8 	.word	0x0800fae8
 800cf40:	3ff80000 	.word	0x3ff80000
 800cf44:	0800fc28 	.word	0x0800fc28
 800cf48:	0800fb91 	.word	0x0800fb91
 800cf4c:	2301      	movs	r3, #1
 800cf4e:	9309      	str	r3, [sp, #36]	; 0x24
 800cf50:	e7d7      	b.n	800cf02 <_dtoa_r+0x2c2>
 800cf52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf54:	9301      	str	r3, [sp, #4]
 800cf56:	9304      	str	r3, [sp, #16]
 800cf58:	e7ba      	b.n	800ced0 <_dtoa_r+0x290>
 800cf5a:	3101      	adds	r1, #1
 800cf5c:	0052      	lsls	r2, r2, #1
 800cf5e:	e7ba      	b.n	800ced6 <_dtoa_r+0x296>
 800cf60:	69e3      	ldr	r3, [r4, #28]
 800cf62:	9a00      	ldr	r2, [sp, #0]
 800cf64:	601a      	str	r2, [r3, #0]
 800cf66:	9b04      	ldr	r3, [sp, #16]
 800cf68:	2b0e      	cmp	r3, #14
 800cf6a:	f200 80a8 	bhi.w	800d0be <_dtoa_r+0x47e>
 800cf6e:	2d00      	cmp	r5, #0
 800cf70:	f000 80a5 	beq.w	800d0be <_dtoa_r+0x47e>
 800cf74:	f1bb 0f00 	cmp.w	fp, #0
 800cf78:	dd38      	ble.n	800cfec <_dtoa_r+0x3ac>
 800cf7a:	4bc0      	ldr	r3, [pc, #768]	; (800d27c <_dtoa_r+0x63c>)
 800cf7c:	f00b 020f 	and.w	r2, fp, #15
 800cf80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf84:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800cf88:	e9d3 6700 	ldrd	r6, r7, [r3]
 800cf8c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800cf90:	d019      	beq.n	800cfc6 <_dtoa_r+0x386>
 800cf92:	4bbb      	ldr	r3, [pc, #748]	; (800d280 <_dtoa_r+0x640>)
 800cf94:	ec51 0b18 	vmov	r0, r1, d8
 800cf98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cf9c:	f7f3 fcc6 	bl	800092c <__aeabi_ddiv>
 800cfa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfa4:	f008 080f 	and.w	r8, r8, #15
 800cfa8:	2503      	movs	r5, #3
 800cfaa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800d280 <_dtoa_r+0x640>
 800cfae:	f1b8 0f00 	cmp.w	r8, #0
 800cfb2:	d10a      	bne.n	800cfca <_dtoa_r+0x38a>
 800cfb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfb8:	4632      	mov	r2, r6
 800cfba:	463b      	mov	r3, r7
 800cfbc:	f7f3 fcb6 	bl	800092c <__aeabi_ddiv>
 800cfc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfc4:	e02b      	b.n	800d01e <_dtoa_r+0x3de>
 800cfc6:	2502      	movs	r5, #2
 800cfc8:	e7ef      	b.n	800cfaa <_dtoa_r+0x36a>
 800cfca:	f018 0f01 	tst.w	r8, #1
 800cfce:	d008      	beq.n	800cfe2 <_dtoa_r+0x3a2>
 800cfd0:	4630      	mov	r0, r6
 800cfd2:	4639      	mov	r1, r7
 800cfd4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800cfd8:	f7f3 fb7e 	bl	80006d8 <__aeabi_dmul>
 800cfdc:	3501      	adds	r5, #1
 800cfde:	4606      	mov	r6, r0
 800cfe0:	460f      	mov	r7, r1
 800cfe2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cfe6:	f109 0908 	add.w	r9, r9, #8
 800cfea:	e7e0      	b.n	800cfae <_dtoa_r+0x36e>
 800cfec:	f000 809f 	beq.w	800d12e <_dtoa_r+0x4ee>
 800cff0:	f1cb 0600 	rsb	r6, fp, #0
 800cff4:	4ba1      	ldr	r3, [pc, #644]	; (800d27c <_dtoa_r+0x63c>)
 800cff6:	4fa2      	ldr	r7, [pc, #648]	; (800d280 <_dtoa_r+0x640>)
 800cff8:	f006 020f 	and.w	r2, r6, #15
 800cffc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d004:	ec51 0b18 	vmov	r0, r1, d8
 800d008:	f7f3 fb66 	bl	80006d8 <__aeabi_dmul>
 800d00c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d010:	1136      	asrs	r6, r6, #4
 800d012:	2300      	movs	r3, #0
 800d014:	2502      	movs	r5, #2
 800d016:	2e00      	cmp	r6, #0
 800d018:	d17e      	bne.n	800d118 <_dtoa_r+0x4d8>
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d1d0      	bne.n	800cfc0 <_dtoa_r+0x380>
 800d01e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d020:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d024:	2b00      	cmp	r3, #0
 800d026:	f000 8084 	beq.w	800d132 <_dtoa_r+0x4f2>
 800d02a:	4b96      	ldr	r3, [pc, #600]	; (800d284 <_dtoa_r+0x644>)
 800d02c:	2200      	movs	r2, #0
 800d02e:	4640      	mov	r0, r8
 800d030:	4649      	mov	r1, r9
 800d032:	f7f3 fdc3 	bl	8000bbc <__aeabi_dcmplt>
 800d036:	2800      	cmp	r0, #0
 800d038:	d07b      	beq.n	800d132 <_dtoa_r+0x4f2>
 800d03a:	9b04      	ldr	r3, [sp, #16]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d078      	beq.n	800d132 <_dtoa_r+0x4f2>
 800d040:	9b01      	ldr	r3, [sp, #4]
 800d042:	2b00      	cmp	r3, #0
 800d044:	dd39      	ble.n	800d0ba <_dtoa_r+0x47a>
 800d046:	4b90      	ldr	r3, [pc, #576]	; (800d288 <_dtoa_r+0x648>)
 800d048:	2200      	movs	r2, #0
 800d04a:	4640      	mov	r0, r8
 800d04c:	4649      	mov	r1, r9
 800d04e:	f7f3 fb43 	bl	80006d8 <__aeabi_dmul>
 800d052:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d056:	9e01      	ldr	r6, [sp, #4]
 800d058:	f10b 37ff 	add.w	r7, fp, #4294967295
 800d05c:	3501      	adds	r5, #1
 800d05e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d062:	4628      	mov	r0, r5
 800d064:	f7f3 face 	bl	8000604 <__aeabi_i2d>
 800d068:	4642      	mov	r2, r8
 800d06a:	464b      	mov	r3, r9
 800d06c:	f7f3 fb34 	bl	80006d8 <__aeabi_dmul>
 800d070:	4b86      	ldr	r3, [pc, #536]	; (800d28c <_dtoa_r+0x64c>)
 800d072:	2200      	movs	r2, #0
 800d074:	f7f3 f97a 	bl	800036c <__adddf3>
 800d078:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d07c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d080:	9303      	str	r3, [sp, #12]
 800d082:	2e00      	cmp	r6, #0
 800d084:	d158      	bne.n	800d138 <_dtoa_r+0x4f8>
 800d086:	4b82      	ldr	r3, [pc, #520]	; (800d290 <_dtoa_r+0x650>)
 800d088:	2200      	movs	r2, #0
 800d08a:	4640      	mov	r0, r8
 800d08c:	4649      	mov	r1, r9
 800d08e:	f7f3 f96b 	bl	8000368 <__aeabi_dsub>
 800d092:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d096:	4680      	mov	r8, r0
 800d098:	4689      	mov	r9, r1
 800d09a:	f7f3 fdad 	bl	8000bf8 <__aeabi_dcmpgt>
 800d09e:	2800      	cmp	r0, #0
 800d0a0:	f040 8296 	bne.w	800d5d0 <_dtoa_r+0x990>
 800d0a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d0a8:	4640      	mov	r0, r8
 800d0aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0ae:	4649      	mov	r1, r9
 800d0b0:	f7f3 fd84 	bl	8000bbc <__aeabi_dcmplt>
 800d0b4:	2800      	cmp	r0, #0
 800d0b6:	f040 8289 	bne.w	800d5cc <_dtoa_r+0x98c>
 800d0ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d0be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	f2c0 814e 	blt.w	800d362 <_dtoa_r+0x722>
 800d0c6:	f1bb 0f0e 	cmp.w	fp, #14
 800d0ca:	f300 814a 	bgt.w	800d362 <_dtoa_r+0x722>
 800d0ce:	4b6b      	ldr	r3, [pc, #428]	; (800d27c <_dtoa_r+0x63c>)
 800d0d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d0d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d0d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	f280 80dc 	bge.w	800d298 <_dtoa_r+0x658>
 800d0e0:	9b04      	ldr	r3, [sp, #16]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	f300 80d8 	bgt.w	800d298 <_dtoa_r+0x658>
 800d0e8:	f040 826f 	bne.w	800d5ca <_dtoa_r+0x98a>
 800d0ec:	4b68      	ldr	r3, [pc, #416]	; (800d290 <_dtoa_r+0x650>)
 800d0ee:	2200      	movs	r2, #0
 800d0f0:	4640      	mov	r0, r8
 800d0f2:	4649      	mov	r1, r9
 800d0f4:	f7f3 faf0 	bl	80006d8 <__aeabi_dmul>
 800d0f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0fc:	f7f3 fd72 	bl	8000be4 <__aeabi_dcmpge>
 800d100:	9e04      	ldr	r6, [sp, #16]
 800d102:	4637      	mov	r7, r6
 800d104:	2800      	cmp	r0, #0
 800d106:	f040 8245 	bne.w	800d594 <_dtoa_r+0x954>
 800d10a:	9d00      	ldr	r5, [sp, #0]
 800d10c:	2331      	movs	r3, #49	; 0x31
 800d10e:	f805 3b01 	strb.w	r3, [r5], #1
 800d112:	f10b 0b01 	add.w	fp, fp, #1
 800d116:	e241      	b.n	800d59c <_dtoa_r+0x95c>
 800d118:	07f2      	lsls	r2, r6, #31
 800d11a:	d505      	bpl.n	800d128 <_dtoa_r+0x4e8>
 800d11c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d120:	f7f3 fada 	bl	80006d8 <__aeabi_dmul>
 800d124:	3501      	adds	r5, #1
 800d126:	2301      	movs	r3, #1
 800d128:	1076      	asrs	r6, r6, #1
 800d12a:	3708      	adds	r7, #8
 800d12c:	e773      	b.n	800d016 <_dtoa_r+0x3d6>
 800d12e:	2502      	movs	r5, #2
 800d130:	e775      	b.n	800d01e <_dtoa_r+0x3de>
 800d132:	9e04      	ldr	r6, [sp, #16]
 800d134:	465f      	mov	r7, fp
 800d136:	e792      	b.n	800d05e <_dtoa_r+0x41e>
 800d138:	9900      	ldr	r1, [sp, #0]
 800d13a:	4b50      	ldr	r3, [pc, #320]	; (800d27c <_dtoa_r+0x63c>)
 800d13c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d140:	4431      	add	r1, r6
 800d142:	9102      	str	r1, [sp, #8]
 800d144:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d146:	eeb0 9a47 	vmov.f32	s18, s14
 800d14a:	eef0 9a67 	vmov.f32	s19, s15
 800d14e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d152:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d156:	2900      	cmp	r1, #0
 800d158:	d044      	beq.n	800d1e4 <_dtoa_r+0x5a4>
 800d15a:	494e      	ldr	r1, [pc, #312]	; (800d294 <_dtoa_r+0x654>)
 800d15c:	2000      	movs	r0, #0
 800d15e:	f7f3 fbe5 	bl	800092c <__aeabi_ddiv>
 800d162:	ec53 2b19 	vmov	r2, r3, d9
 800d166:	f7f3 f8ff 	bl	8000368 <__aeabi_dsub>
 800d16a:	9d00      	ldr	r5, [sp, #0]
 800d16c:	ec41 0b19 	vmov	d9, r0, r1
 800d170:	4649      	mov	r1, r9
 800d172:	4640      	mov	r0, r8
 800d174:	f7f3 fd60 	bl	8000c38 <__aeabi_d2iz>
 800d178:	4606      	mov	r6, r0
 800d17a:	f7f3 fa43 	bl	8000604 <__aeabi_i2d>
 800d17e:	4602      	mov	r2, r0
 800d180:	460b      	mov	r3, r1
 800d182:	4640      	mov	r0, r8
 800d184:	4649      	mov	r1, r9
 800d186:	f7f3 f8ef 	bl	8000368 <__aeabi_dsub>
 800d18a:	3630      	adds	r6, #48	; 0x30
 800d18c:	f805 6b01 	strb.w	r6, [r5], #1
 800d190:	ec53 2b19 	vmov	r2, r3, d9
 800d194:	4680      	mov	r8, r0
 800d196:	4689      	mov	r9, r1
 800d198:	f7f3 fd10 	bl	8000bbc <__aeabi_dcmplt>
 800d19c:	2800      	cmp	r0, #0
 800d19e:	d164      	bne.n	800d26a <_dtoa_r+0x62a>
 800d1a0:	4642      	mov	r2, r8
 800d1a2:	464b      	mov	r3, r9
 800d1a4:	4937      	ldr	r1, [pc, #220]	; (800d284 <_dtoa_r+0x644>)
 800d1a6:	2000      	movs	r0, #0
 800d1a8:	f7f3 f8de 	bl	8000368 <__aeabi_dsub>
 800d1ac:	ec53 2b19 	vmov	r2, r3, d9
 800d1b0:	f7f3 fd04 	bl	8000bbc <__aeabi_dcmplt>
 800d1b4:	2800      	cmp	r0, #0
 800d1b6:	f040 80b6 	bne.w	800d326 <_dtoa_r+0x6e6>
 800d1ba:	9b02      	ldr	r3, [sp, #8]
 800d1bc:	429d      	cmp	r5, r3
 800d1be:	f43f af7c 	beq.w	800d0ba <_dtoa_r+0x47a>
 800d1c2:	4b31      	ldr	r3, [pc, #196]	; (800d288 <_dtoa_r+0x648>)
 800d1c4:	ec51 0b19 	vmov	r0, r1, d9
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	f7f3 fa85 	bl	80006d8 <__aeabi_dmul>
 800d1ce:	4b2e      	ldr	r3, [pc, #184]	; (800d288 <_dtoa_r+0x648>)
 800d1d0:	ec41 0b19 	vmov	d9, r0, r1
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	4640      	mov	r0, r8
 800d1d8:	4649      	mov	r1, r9
 800d1da:	f7f3 fa7d 	bl	80006d8 <__aeabi_dmul>
 800d1de:	4680      	mov	r8, r0
 800d1e0:	4689      	mov	r9, r1
 800d1e2:	e7c5      	b.n	800d170 <_dtoa_r+0x530>
 800d1e4:	ec51 0b17 	vmov	r0, r1, d7
 800d1e8:	f7f3 fa76 	bl	80006d8 <__aeabi_dmul>
 800d1ec:	9b02      	ldr	r3, [sp, #8]
 800d1ee:	9d00      	ldr	r5, [sp, #0]
 800d1f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d1f2:	ec41 0b19 	vmov	d9, r0, r1
 800d1f6:	4649      	mov	r1, r9
 800d1f8:	4640      	mov	r0, r8
 800d1fa:	f7f3 fd1d 	bl	8000c38 <__aeabi_d2iz>
 800d1fe:	4606      	mov	r6, r0
 800d200:	f7f3 fa00 	bl	8000604 <__aeabi_i2d>
 800d204:	3630      	adds	r6, #48	; 0x30
 800d206:	4602      	mov	r2, r0
 800d208:	460b      	mov	r3, r1
 800d20a:	4640      	mov	r0, r8
 800d20c:	4649      	mov	r1, r9
 800d20e:	f7f3 f8ab 	bl	8000368 <__aeabi_dsub>
 800d212:	f805 6b01 	strb.w	r6, [r5], #1
 800d216:	9b02      	ldr	r3, [sp, #8]
 800d218:	429d      	cmp	r5, r3
 800d21a:	4680      	mov	r8, r0
 800d21c:	4689      	mov	r9, r1
 800d21e:	f04f 0200 	mov.w	r2, #0
 800d222:	d124      	bne.n	800d26e <_dtoa_r+0x62e>
 800d224:	4b1b      	ldr	r3, [pc, #108]	; (800d294 <_dtoa_r+0x654>)
 800d226:	ec51 0b19 	vmov	r0, r1, d9
 800d22a:	f7f3 f89f 	bl	800036c <__adddf3>
 800d22e:	4602      	mov	r2, r0
 800d230:	460b      	mov	r3, r1
 800d232:	4640      	mov	r0, r8
 800d234:	4649      	mov	r1, r9
 800d236:	f7f3 fcdf 	bl	8000bf8 <__aeabi_dcmpgt>
 800d23a:	2800      	cmp	r0, #0
 800d23c:	d173      	bne.n	800d326 <_dtoa_r+0x6e6>
 800d23e:	ec53 2b19 	vmov	r2, r3, d9
 800d242:	4914      	ldr	r1, [pc, #80]	; (800d294 <_dtoa_r+0x654>)
 800d244:	2000      	movs	r0, #0
 800d246:	f7f3 f88f 	bl	8000368 <__aeabi_dsub>
 800d24a:	4602      	mov	r2, r0
 800d24c:	460b      	mov	r3, r1
 800d24e:	4640      	mov	r0, r8
 800d250:	4649      	mov	r1, r9
 800d252:	f7f3 fcb3 	bl	8000bbc <__aeabi_dcmplt>
 800d256:	2800      	cmp	r0, #0
 800d258:	f43f af2f 	beq.w	800d0ba <_dtoa_r+0x47a>
 800d25c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d25e:	1e6b      	subs	r3, r5, #1
 800d260:	930f      	str	r3, [sp, #60]	; 0x3c
 800d262:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d266:	2b30      	cmp	r3, #48	; 0x30
 800d268:	d0f8      	beq.n	800d25c <_dtoa_r+0x61c>
 800d26a:	46bb      	mov	fp, r7
 800d26c:	e04a      	b.n	800d304 <_dtoa_r+0x6c4>
 800d26e:	4b06      	ldr	r3, [pc, #24]	; (800d288 <_dtoa_r+0x648>)
 800d270:	f7f3 fa32 	bl	80006d8 <__aeabi_dmul>
 800d274:	4680      	mov	r8, r0
 800d276:	4689      	mov	r9, r1
 800d278:	e7bd      	b.n	800d1f6 <_dtoa_r+0x5b6>
 800d27a:	bf00      	nop
 800d27c:	0800fc28 	.word	0x0800fc28
 800d280:	0800fc00 	.word	0x0800fc00
 800d284:	3ff00000 	.word	0x3ff00000
 800d288:	40240000 	.word	0x40240000
 800d28c:	401c0000 	.word	0x401c0000
 800d290:	40140000 	.word	0x40140000
 800d294:	3fe00000 	.word	0x3fe00000
 800d298:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d29c:	9d00      	ldr	r5, [sp, #0]
 800d29e:	4642      	mov	r2, r8
 800d2a0:	464b      	mov	r3, r9
 800d2a2:	4630      	mov	r0, r6
 800d2a4:	4639      	mov	r1, r7
 800d2a6:	f7f3 fb41 	bl	800092c <__aeabi_ddiv>
 800d2aa:	f7f3 fcc5 	bl	8000c38 <__aeabi_d2iz>
 800d2ae:	9001      	str	r0, [sp, #4]
 800d2b0:	f7f3 f9a8 	bl	8000604 <__aeabi_i2d>
 800d2b4:	4642      	mov	r2, r8
 800d2b6:	464b      	mov	r3, r9
 800d2b8:	f7f3 fa0e 	bl	80006d8 <__aeabi_dmul>
 800d2bc:	4602      	mov	r2, r0
 800d2be:	460b      	mov	r3, r1
 800d2c0:	4630      	mov	r0, r6
 800d2c2:	4639      	mov	r1, r7
 800d2c4:	f7f3 f850 	bl	8000368 <__aeabi_dsub>
 800d2c8:	9e01      	ldr	r6, [sp, #4]
 800d2ca:	9f04      	ldr	r7, [sp, #16]
 800d2cc:	3630      	adds	r6, #48	; 0x30
 800d2ce:	f805 6b01 	strb.w	r6, [r5], #1
 800d2d2:	9e00      	ldr	r6, [sp, #0]
 800d2d4:	1bae      	subs	r6, r5, r6
 800d2d6:	42b7      	cmp	r7, r6
 800d2d8:	4602      	mov	r2, r0
 800d2da:	460b      	mov	r3, r1
 800d2dc:	d134      	bne.n	800d348 <_dtoa_r+0x708>
 800d2de:	f7f3 f845 	bl	800036c <__adddf3>
 800d2e2:	4642      	mov	r2, r8
 800d2e4:	464b      	mov	r3, r9
 800d2e6:	4606      	mov	r6, r0
 800d2e8:	460f      	mov	r7, r1
 800d2ea:	f7f3 fc85 	bl	8000bf8 <__aeabi_dcmpgt>
 800d2ee:	b9c8      	cbnz	r0, 800d324 <_dtoa_r+0x6e4>
 800d2f0:	4642      	mov	r2, r8
 800d2f2:	464b      	mov	r3, r9
 800d2f4:	4630      	mov	r0, r6
 800d2f6:	4639      	mov	r1, r7
 800d2f8:	f7f3 fc56 	bl	8000ba8 <__aeabi_dcmpeq>
 800d2fc:	b110      	cbz	r0, 800d304 <_dtoa_r+0x6c4>
 800d2fe:	9b01      	ldr	r3, [sp, #4]
 800d300:	07db      	lsls	r3, r3, #31
 800d302:	d40f      	bmi.n	800d324 <_dtoa_r+0x6e4>
 800d304:	4651      	mov	r1, sl
 800d306:	4620      	mov	r0, r4
 800d308:	f000 fbde 	bl	800dac8 <_Bfree>
 800d30c:	2300      	movs	r3, #0
 800d30e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d310:	702b      	strb	r3, [r5, #0]
 800d312:	f10b 0301 	add.w	r3, fp, #1
 800d316:	6013      	str	r3, [r2, #0]
 800d318:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	f43f ace2 	beq.w	800cce4 <_dtoa_r+0xa4>
 800d320:	601d      	str	r5, [r3, #0]
 800d322:	e4df      	b.n	800cce4 <_dtoa_r+0xa4>
 800d324:	465f      	mov	r7, fp
 800d326:	462b      	mov	r3, r5
 800d328:	461d      	mov	r5, r3
 800d32a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d32e:	2a39      	cmp	r2, #57	; 0x39
 800d330:	d106      	bne.n	800d340 <_dtoa_r+0x700>
 800d332:	9a00      	ldr	r2, [sp, #0]
 800d334:	429a      	cmp	r2, r3
 800d336:	d1f7      	bne.n	800d328 <_dtoa_r+0x6e8>
 800d338:	9900      	ldr	r1, [sp, #0]
 800d33a:	2230      	movs	r2, #48	; 0x30
 800d33c:	3701      	adds	r7, #1
 800d33e:	700a      	strb	r2, [r1, #0]
 800d340:	781a      	ldrb	r2, [r3, #0]
 800d342:	3201      	adds	r2, #1
 800d344:	701a      	strb	r2, [r3, #0]
 800d346:	e790      	b.n	800d26a <_dtoa_r+0x62a>
 800d348:	4ba3      	ldr	r3, [pc, #652]	; (800d5d8 <_dtoa_r+0x998>)
 800d34a:	2200      	movs	r2, #0
 800d34c:	f7f3 f9c4 	bl	80006d8 <__aeabi_dmul>
 800d350:	2200      	movs	r2, #0
 800d352:	2300      	movs	r3, #0
 800d354:	4606      	mov	r6, r0
 800d356:	460f      	mov	r7, r1
 800d358:	f7f3 fc26 	bl	8000ba8 <__aeabi_dcmpeq>
 800d35c:	2800      	cmp	r0, #0
 800d35e:	d09e      	beq.n	800d29e <_dtoa_r+0x65e>
 800d360:	e7d0      	b.n	800d304 <_dtoa_r+0x6c4>
 800d362:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d364:	2a00      	cmp	r2, #0
 800d366:	f000 80ca 	beq.w	800d4fe <_dtoa_r+0x8be>
 800d36a:	9a07      	ldr	r2, [sp, #28]
 800d36c:	2a01      	cmp	r2, #1
 800d36e:	f300 80ad 	bgt.w	800d4cc <_dtoa_r+0x88c>
 800d372:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d374:	2a00      	cmp	r2, #0
 800d376:	f000 80a5 	beq.w	800d4c4 <_dtoa_r+0x884>
 800d37a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d37e:	9e08      	ldr	r6, [sp, #32]
 800d380:	9d05      	ldr	r5, [sp, #20]
 800d382:	9a05      	ldr	r2, [sp, #20]
 800d384:	441a      	add	r2, r3
 800d386:	9205      	str	r2, [sp, #20]
 800d388:	9a06      	ldr	r2, [sp, #24]
 800d38a:	2101      	movs	r1, #1
 800d38c:	441a      	add	r2, r3
 800d38e:	4620      	mov	r0, r4
 800d390:	9206      	str	r2, [sp, #24]
 800d392:	f000 fc4f 	bl	800dc34 <__i2b>
 800d396:	4607      	mov	r7, r0
 800d398:	b165      	cbz	r5, 800d3b4 <_dtoa_r+0x774>
 800d39a:	9b06      	ldr	r3, [sp, #24]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	dd09      	ble.n	800d3b4 <_dtoa_r+0x774>
 800d3a0:	42ab      	cmp	r3, r5
 800d3a2:	9a05      	ldr	r2, [sp, #20]
 800d3a4:	bfa8      	it	ge
 800d3a6:	462b      	movge	r3, r5
 800d3a8:	1ad2      	subs	r2, r2, r3
 800d3aa:	9205      	str	r2, [sp, #20]
 800d3ac:	9a06      	ldr	r2, [sp, #24]
 800d3ae:	1aed      	subs	r5, r5, r3
 800d3b0:	1ad3      	subs	r3, r2, r3
 800d3b2:	9306      	str	r3, [sp, #24]
 800d3b4:	9b08      	ldr	r3, [sp, #32]
 800d3b6:	b1f3      	cbz	r3, 800d3f6 <_dtoa_r+0x7b6>
 800d3b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	f000 80a3 	beq.w	800d506 <_dtoa_r+0x8c6>
 800d3c0:	2e00      	cmp	r6, #0
 800d3c2:	dd10      	ble.n	800d3e6 <_dtoa_r+0x7a6>
 800d3c4:	4639      	mov	r1, r7
 800d3c6:	4632      	mov	r2, r6
 800d3c8:	4620      	mov	r0, r4
 800d3ca:	f000 fcf3 	bl	800ddb4 <__pow5mult>
 800d3ce:	4652      	mov	r2, sl
 800d3d0:	4601      	mov	r1, r0
 800d3d2:	4607      	mov	r7, r0
 800d3d4:	4620      	mov	r0, r4
 800d3d6:	f000 fc43 	bl	800dc60 <__multiply>
 800d3da:	4651      	mov	r1, sl
 800d3dc:	4680      	mov	r8, r0
 800d3de:	4620      	mov	r0, r4
 800d3e0:	f000 fb72 	bl	800dac8 <_Bfree>
 800d3e4:	46c2      	mov	sl, r8
 800d3e6:	9b08      	ldr	r3, [sp, #32]
 800d3e8:	1b9a      	subs	r2, r3, r6
 800d3ea:	d004      	beq.n	800d3f6 <_dtoa_r+0x7b6>
 800d3ec:	4651      	mov	r1, sl
 800d3ee:	4620      	mov	r0, r4
 800d3f0:	f000 fce0 	bl	800ddb4 <__pow5mult>
 800d3f4:	4682      	mov	sl, r0
 800d3f6:	2101      	movs	r1, #1
 800d3f8:	4620      	mov	r0, r4
 800d3fa:	f000 fc1b 	bl	800dc34 <__i2b>
 800d3fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d400:	2b00      	cmp	r3, #0
 800d402:	4606      	mov	r6, r0
 800d404:	f340 8081 	ble.w	800d50a <_dtoa_r+0x8ca>
 800d408:	461a      	mov	r2, r3
 800d40a:	4601      	mov	r1, r0
 800d40c:	4620      	mov	r0, r4
 800d40e:	f000 fcd1 	bl	800ddb4 <__pow5mult>
 800d412:	9b07      	ldr	r3, [sp, #28]
 800d414:	2b01      	cmp	r3, #1
 800d416:	4606      	mov	r6, r0
 800d418:	dd7a      	ble.n	800d510 <_dtoa_r+0x8d0>
 800d41a:	f04f 0800 	mov.w	r8, #0
 800d41e:	6933      	ldr	r3, [r6, #16]
 800d420:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d424:	6918      	ldr	r0, [r3, #16]
 800d426:	f000 fbb7 	bl	800db98 <__hi0bits>
 800d42a:	f1c0 0020 	rsb	r0, r0, #32
 800d42e:	9b06      	ldr	r3, [sp, #24]
 800d430:	4418      	add	r0, r3
 800d432:	f010 001f 	ands.w	r0, r0, #31
 800d436:	f000 8094 	beq.w	800d562 <_dtoa_r+0x922>
 800d43a:	f1c0 0320 	rsb	r3, r0, #32
 800d43e:	2b04      	cmp	r3, #4
 800d440:	f340 8085 	ble.w	800d54e <_dtoa_r+0x90e>
 800d444:	9b05      	ldr	r3, [sp, #20]
 800d446:	f1c0 001c 	rsb	r0, r0, #28
 800d44a:	4403      	add	r3, r0
 800d44c:	9305      	str	r3, [sp, #20]
 800d44e:	9b06      	ldr	r3, [sp, #24]
 800d450:	4403      	add	r3, r0
 800d452:	4405      	add	r5, r0
 800d454:	9306      	str	r3, [sp, #24]
 800d456:	9b05      	ldr	r3, [sp, #20]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	dd05      	ble.n	800d468 <_dtoa_r+0x828>
 800d45c:	4651      	mov	r1, sl
 800d45e:	461a      	mov	r2, r3
 800d460:	4620      	mov	r0, r4
 800d462:	f000 fd01 	bl	800de68 <__lshift>
 800d466:	4682      	mov	sl, r0
 800d468:	9b06      	ldr	r3, [sp, #24]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	dd05      	ble.n	800d47a <_dtoa_r+0x83a>
 800d46e:	4631      	mov	r1, r6
 800d470:	461a      	mov	r2, r3
 800d472:	4620      	mov	r0, r4
 800d474:	f000 fcf8 	bl	800de68 <__lshift>
 800d478:	4606      	mov	r6, r0
 800d47a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d072      	beq.n	800d566 <_dtoa_r+0x926>
 800d480:	4631      	mov	r1, r6
 800d482:	4650      	mov	r0, sl
 800d484:	f000 fd5c 	bl	800df40 <__mcmp>
 800d488:	2800      	cmp	r0, #0
 800d48a:	da6c      	bge.n	800d566 <_dtoa_r+0x926>
 800d48c:	2300      	movs	r3, #0
 800d48e:	4651      	mov	r1, sl
 800d490:	220a      	movs	r2, #10
 800d492:	4620      	mov	r0, r4
 800d494:	f000 fb3a 	bl	800db0c <__multadd>
 800d498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d49a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d49e:	4682      	mov	sl, r0
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	f000 81b0 	beq.w	800d806 <_dtoa_r+0xbc6>
 800d4a6:	2300      	movs	r3, #0
 800d4a8:	4639      	mov	r1, r7
 800d4aa:	220a      	movs	r2, #10
 800d4ac:	4620      	mov	r0, r4
 800d4ae:	f000 fb2d 	bl	800db0c <__multadd>
 800d4b2:	9b01      	ldr	r3, [sp, #4]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	4607      	mov	r7, r0
 800d4b8:	f300 8096 	bgt.w	800d5e8 <_dtoa_r+0x9a8>
 800d4bc:	9b07      	ldr	r3, [sp, #28]
 800d4be:	2b02      	cmp	r3, #2
 800d4c0:	dc59      	bgt.n	800d576 <_dtoa_r+0x936>
 800d4c2:	e091      	b.n	800d5e8 <_dtoa_r+0x9a8>
 800d4c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d4c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d4ca:	e758      	b.n	800d37e <_dtoa_r+0x73e>
 800d4cc:	9b04      	ldr	r3, [sp, #16]
 800d4ce:	1e5e      	subs	r6, r3, #1
 800d4d0:	9b08      	ldr	r3, [sp, #32]
 800d4d2:	42b3      	cmp	r3, r6
 800d4d4:	bfbf      	itttt	lt
 800d4d6:	9b08      	ldrlt	r3, [sp, #32]
 800d4d8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800d4da:	9608      	strlt	r6, [sp, #32]
 800d4dc:	1af3      	sublt	r3, r6, r3
 800d4de:	bfb4      	ite	lt
 800d4e0:	18d2      	addlt	r2, r2, r3
 800d4e2:	1b9e      	subge	r6, r3, r6
 800d4e4:	9b04      	ldr	r3, [sp, #16]
 800d4e6:	bfbc      	itt	lt
 800d4e8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800d4ea:	2600      	movlt	r6, #0
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	bfb7      	itett	lt
 800d4f0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800d4f4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800d4f8:	1a9d      	sublt	r5, r3, r2
 800d4fa:	2300      	movlt	r3, #0
 800d4fc:	e741      	b.n	800d382 <_dtoa_r+0x742>
 800d4fe:	9e08      	ldr	r6, [sp, #32]
 800d500:	9d05      	ldr	r5, [sp, #20]
 800d502:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d504:	e748      	b.n	800d398 <_dtoa_r+0x758>
 800d506:	9a08      	ldr	r2, [sp, #32]
 800d508:	e770      	b.n	800d3ec <_dtoa_r+0x7ac>
 800d50a:	9b07      	ldr	r3, [sp, #28]
 800d50c:	2b01      	cmp	r3, #1
 800d50e:	dc19      	bgt.n	800d544 <_dtoa_r+0x904>
 800d510:	9b02      	ldr	r3, [sp, #8]
 800d512:	b9bb      	cbnz	r3, 800d544 <_dtoa_r+0x904>
 800d514:	9b03      	ldr	r3, [sp, #12]
 800d516:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d51a:	b99b      	cbnz	r3, 800d544 <_dtoa_r+0x904>
 800d51c:	9b03      	ldr	r3, [sp, #12]
 800d51e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d522:	0d1b      	lsrs	r3, r3, #20
 800d524:	051b      	lsls	r3, r3, #20
 800d526:	b183      	cbz	r3, 800d54a <_dtoa_r+0x90a>
 800d528:	9b05      	ldr	r3, [sp, #20]
 800d52a:	3301      	adds	r3, #1
 800d52c:	9305      	str	r3, [sp, #20]
 800d52e:	9b06      	ldr	r3, [sp, #24]
 800d530:	3301      	adds	r3, #1
 800d532:	9306      	str	r3, [sp, #24]
 800d534:	f04f 0801 	mov.w	r8, #1
 800d538:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	f47f af6f 	bne.w	800d41e <_dtoa_r+0x7de>
 800d540:	2001      	movs	r0, #1
 800d542:	e774      	b.n	800d42e <_dtoa_r+0x7ee>
 800d544:	f04f 0800 	mov.w	r8, #0
 800d548:	e7f6      	b.n	800d538 <_dtoa_r+0x8f8>
 800d54a:	4698      	mov	r8, r3
 800d54c:	e7f4      	b.n	800d538 <_dtoa_r+0x8f8>
 800d54e:	d082      	beq.n	800d456 <_dtoa_r+0x816>
 800d550:	9a05      	ldr	r2, [sp, #20]
 800d552:	331c      	adds	r3, #28
 800d554:	441a      	add	r2, r3
 800d556:	9205      	str	r2, [sp, #20]
 800d558:	9a06      	ldr	r2, [sp, #24]
 800d55a:	441a      	add	r2, r3
 800d55c:	441d      	add	r5, r3
 800d55e:	9206      	str	r2, [sp, #24]
 800d560:	e779      	b.n	800d456 <_dtoa_r+0x816>
 800d562:	4603      	mov	r3, r0
 800d564:	e7f4      	b.n	800d550 <_dtoa_r+0x910>
 800d566:	9b04      	ldr	r3, [sp, #16]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	dc37      	bgt.n	800d5dc <_dtoa_r+0x99c>
 800d56c:	9b07      	ldr	r3, [sp, #28]
 800d56e:	2b02      	cmp	r3, #2
 800d570:	dd34      	ble.n	800d5dc <_dtoa_r+0x99c>
 800d572:	9b04      	ldr	r3, [sp, #16]
 800d574:	9301      	str	r3, [sp, #4]
 800d576:	9b01      	ldr	r3, [sp, #4]
 800d578:	b963      	cbnz	r3, 800d594 <_dtoa_r+0x954>
 800d57a:	4631      	mov	r1, r6
 800d57c:	2205      	movs	r2, #5
 800d57e:	4620      	mov	r0, r4
 800d580:	f000 fac4 	bl	800db0c <__multadd>
 800d584:	4601      	mov	r1, r0
 800d586:	4606      	mov	r6, r0
 800d588:	4650      	mov	r0, sl
 800d58a:	f000 fcd9 	bl	800df40 <__mcmp>
 800d58e:	2800      	cmp	r0, #0
 800d590:	f73f adbb 	bgt.w	800d10a <_dtoa_r+0x4ca>
 800d594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d596:	9d00      	ldr	r5, [sp, #0]
 800d598:	ea6f 0b03 	mvn.w	fp, r3
 800d59c:	f04f 0800 	mov.w	r8, #0
 800d5a0:	4631      	mov	r1, r6
 800d5a2:	4620      	mov	r0, r4
 800d5a4:	f000 fa90 	bl	800dac8 <_Bfree>
 800d5a8:	2f00      	cmp	r7, #0
 800d5aa:	f43f aeab 	beq.w	800d304 <_dtoa_r+0x6c4>
 800d5ae:	f1b8 0f00 	cmp.w	r8, #0
 800d5b2:	d005      	beq.n	800d5c0 <_dtoa_r+0x980>
 800d5b4:	45b8      	cmp	r8, r7
 800d5b6:	d003      	beq.n	800d5c0 <_dtoa_r+0x980>
 800d5b8:	4641      	mov	r1, r8
 800d5ba:	4620      	mov	r0, r4
 800d5bc:	f000 fa84 	bl	800dac8 <_Bfree>
 800d5c0:	4639      	mov	r1, r7
 800d5c2:	4620      	mov	r0, r4
 800d5c4:	f000 fa80 	bl	800dac8 <_Bfree>
 800d5c8:	e69c      	b.n	800d304 <_dtoa_r+0x6c4>
 800d5ca:	2600      	movs	r6, #0
 800d5cc:	4637      	mov	r7, r6
 800d5ce:	e7e1      	b.n	800d594 <_dtoa_r+0x954>
 800d5d0:	46bb      	mov	fp, r7
 800d5d2:	4637      	mov	r7, r6
 800d5d4:	e599      	b.n	800d10a <_dtoa_r+0x4ca>
 800d5d6:	bf00      	nop
 800d5d8:	40240000 	.word	0x40240000
 800d5dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	f000 80c8 	beq.w	800d774 <_dtoa_r+0xb34>
 800d5e4:	9b04      	ldr	r3, [sp, #16]
 800d5e6:	9301      	str	r3, [sp, #4]
 800d5e8:	2d00      	cmp	r5, #0
 800d5ea:	dd05      	ble.n	800d5f8 <_dtoa_r+0x9b8>
 800d5ec:	4639      	mov	r1, r7
 800d5ee:	462a      	mov	r2, r5
 800d5f0:	4620      	mov	r0, r4
 800d5f2:	f000 fc39 	bl	800de68 <__lshift>
 800d5f6:	4607      	mov	r7, r0
 800d5f8:	f1b8 0f00 	cmp.w	r8, #0
 800d5fc:	d05b      	beq.n	800d6b6 <_dtoa_r+0xa76>
 800d5fe:	6879      	ldr	r1, [r7, #4]
 800d600:	4620      	mov	r0, r4
 800d602:	f000 fa21 	bl	800da48 <_Balloc>
 800d606:	4605      	mov	r5, r0
 800d608:	b928      	cbnz	r0, 800d616 <_dtoa_r+0x9d6>
 800d60a:	4b83      	ldr	r3, [pc, #524]	; (800d818 <_dtoa_r+0xbd8>)
 800d60c:	4602      	mov	r2, r0
 800d60e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800d612:	f7ff bb2e 	b.w	800cc72 <_dtoa_r+0x32>
 800d616:	693a      	ldr	r2, [r7, #16]
 800d618:	3202      	adds	r2, #2
 800d61a:	0092      	lsls	r2, r2, #2
 800d61c:	f107 010c 	add.w	r1, r7, #12
 800d620:	300c      	adds	r0, #12
 800d622:	f7ff fa74 	bl	800cb0e <memcpy>
 800d626:	2201      	movs	r2, #1
 800d628:	4629      	mov	r1, r5
 800d62a:	4620      	mov	r0, r4
 800d62c:	f000 fc1c 	bl	800de68 <__lshift>
 800d630:	9b00      	ldr	r3, [sp, #0]
 800d632:	3301      	adds	r3, #1
 800d634:	9304      	str	r3, [sp, #16]
 800d636:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d63a:	4413      	add	r3, r2
 800d63c:	9308      	str	r3, [sp, #32]
 800d63e:	9b02      	ldr	r3, [sp, #8]
 800d640:	f003 0301 	and.w	r3, r3, #1
 800d644:	46b8      	mov	r8, r7
 800d646:	9306      	str	r3, [sp, #24]
 800d648:	4607      	mov	r7, r0
 800d64a:	9b04      	ldr	r3, [sp, #16]
 800d64c:	4631      	mov	r1, r6
 800d64e:	3b01      	subs	r3, #1
 800d650:	4650      	mov	r0, sl
 800d652:	9301      	str	r3, [sp, #4]
 800d654:	f7ff fa69 	bl	800cb2a <quorem>
 800d658:	4641      	mov	r1, r8
 800d65a:	9002      	str	r0, [sp, #8]
 800d65c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d660:	4650      	mov	r0, sl
 800d662:	f000 fc6d 	bl	800df40 <__mcmp>
 800d666:	463a      	mov	r2, r7
 800d668:	9005      	str	r0, [sp, #20]
 800d66a:	4631      	mov	r1, r6
 800d66c:	4620      	mov	r0, r4
 800d66e:	f000 fc83 	bl	800df78 <__mdiff>
 800d672:	68c2      	ldr	r2, [r0, #12]
 800d674:	4605      	mov	r5, r0
 800d676:	bb02      	cbnz	r2, 800d6ba <_dtoa_r+0xa7a>
 800d678:	4601      	mov	r1, r0
 800d67a:	4650      	mov	r0, sl
 800d67c:	f000 fc60 	bl	800df40 <__mcmp>
 800d680:	4602      	mov	r2, r0
 800d682:	4629      	mov	r1, r5
 800d684:	4620      	mov	r0, r4
 800d686:	9209      	str	r2, [sp, #36]	; 0x24
 800d688:	f000 fa1e 	bl	800dac8 <_Bfree>
 800d68c:	9b07      	ldr	r3, [sp, #28]
 800d68e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d690:	9d04      	ldr	r5, [sp, #16]
 800d692:	ea43 0102 	orr.w	r1, r3, r2
 800d696:	9b06      	ldr	r3, [sp, #24]
 800d698:	4319      	orrs	r1, r3
 800d69a:	d110      	bne.n	800d6be <_dtoa_r+0xa7e>
 800d69c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d6a0:	d029      	beq.n	800d6f6 <_dtoa_r+0xab6>
 800d6a2:	9b05      	ldr	r3, [sp, #20]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	dd02      	ble.n	800d6ae <_dtoa_r+0xa6e>
 800d6a8:	9b02      	ldr	r3, [sp, #8]
 800d6aa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800d6ae:	9b01      	ldr	r3, [sp, #4]
 800d6b0:	f883 9000 	strb.w	r9, [r3]
 800d6b4:	e774      	b.n	800d5a0 <_dtoa_r+0x960>
 800d6b6:	4638      	mov	r0, r7
 800d6b8:	e7ba      	b.n	800d630 <_dtoa_r+0x9f0>
 800d6ba:	2201      	movs	r2, #1
 800d6bc:	e7e1      	b.n	800d682 <_dtoa_r+0xa42>
 800d6be:	9b05      	ldr	r3, [sp, #20]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	db04      	blt.n	800d6ce <_dtoa_r+0xa8e>
 800d6c4:	9907      	ldr	r1, [sp, #28]
 800d6c6:	430b      	orrs	r3, r1
 800d6c8:	9906      	ldr	r1, [sp, #24]
 800d6ca:	430b      	orrs	r3, r1
 800d6cc:	d120      	bne.n	800d710 <_dtoa_r+0xad0>
 800d6ce:	2a00      	cmp	r2, #0
 800d6d0:	dded      	ble.n	800d6ae <_dtoa_r+0xa6e>
 800d6d2:	4651      	mov	r1, sl
 800d6d4:	2201      	movs	r2, #1
 800d6d6:	4620      	mov	r0, r4
 800d6d8:	f000 fbc6 	bl	800de68 <__lshift>
 800d6dc:	4631      	mov	r1, r6
 800d6de:	4682      	mov	sl, r0
 800d6e0:	f000 fc2e 	bl	800df40 <__mcmp>
 800d6e4:	2800      	cmp	r0, #0
 800d6e6:	dc03      	bgt.n	800d6f0 <_dtoa_r+0xab0>
 800d6e8:	d1e1      	bne.n	800d6ae <_dtoa_r+0xa6e>
 800d6ea:	f019 0f01 	tst.w	r9, #1
 800d6ee:	d0de      	beq.n	800d6ae <_dtoa_r+0xa6e>
 800d6f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d6f4:	d1d8      	bne.n	800d6a8 <_dtoa_r+0xa68>
 800d6f6:	9a01      	ldr	r2, [sp, #4]
 800d6f8:	2339      	movs	r3, #57	; 0x39
 800d6fa:	7013      	strb	r3, [r2, #0]
 800d6fc:	462b      	mov	r3, r5
 800d6fe:	461d      	mov	r5, r3
 800d700:	3b01      	subs	r3, #1
 800d702:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d706:	2a39      	cmp	r2, #57	; 0x39
 800d708:	d06c      	beq.n	800d7e4 <_dtoa_r+0xba4>
 800d70a:	3201      	adds	r2, #1
 800d70c:	701a      	strb	r2, [r3, #0]
 800d70e:	e747      	b.n	800d5a0 <_dtoa_r+0x960>
 800d710:	2a00      	cmp	r2, #0
 800d712:	dd07      	ble.n	800d724 <_dtoa_r+0xae4>
 800d714:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d718:	d0ed      	beq.n	800d6f6 <_dtoa_r+0xab6>
 800d71a:	9a01      	ldr	r2, [sp, #4]
 800d71c:	f109 0301 	add.w	r3, r9, #1
 800d720:	7013      	strb	r3, [r2, #0]
 800d722:	e73d      	b.n	800d5a0 <_dtoa_r+0x960>
 800d724:	9b04      	ldr	r3, [sp, #16]
 800d726:	9a08      	ldr	r2, [sp, #32]
 800d728:	f803 9c01 	strb.w	r9, [r3, #-1]
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d043      	beq.n	800d7b8 <_dtoa_r+0xb78>
 800d730:	4651      	mov	r1, sl
 800d732:	2300      	movs	r3, #0
 800d734:	220a      	movs	r2, #10
 800d736:	4620      	mov	r0, r4
 800d738:	f000 f9e8 	bl	800db0c <__multadd>
 800d73c:	45b8      	cmp	r8, r7
 800d73e:	4682      	mov	sl, r0
 800d740:	f04f 0300 	mov.w	r3, #0
 800d744:	f04f 020a 	mov.w	r2, #10
 800d748:	4641      	mov	r1, r8
 800d74a:	4620      	mov	r0, r4
 800d74c:	d107      	bne.n	800d75e <_dtoa_r+0xb1e>
 800d74e:	f000 f9dd 	bl	800db0c <__multadd>
 800d752:	4680      	mov	r8, r0
 800d754:	4607      	mov	r7, r0
 800d756:	9b04      	ldr	r3, [sp, #16]
 800d758:	3301      	adds	r3, #1
 800d75a:	9304      	str	r3, [sp, #16]
 800d75c:	e775      	b.n	800d64a <_dtoa_r+0xa0a>
 800d75e:	f000 f9d5 	bl	800db0c <__multadd>
 800d762:	4639      	mov	r1, r7
 800d764:	4680      	mov	r8, r0
 800d766:	2300      	movs	r3, #0
 800d768:	220a      	movs	r2, #10
 800d76a:	4620      	mov	r0, r4
 800d76c:	f000 f9ce 	bl	800db0c <__multadd>
 800d770:	4607      	mov	r7, r0
 800d772:	e7f0      	b.n	800d756 <_dtoa_r+0xb16>
 800d774:	9b04      	ldr	r3, [sp, #16]
 800d776:	9301      	str	r3, [sp, #4]
 800d778:	9d00      	ldr	r5, [sp, #0]
 800d77a:	4631      	mov	r1, r6
 800d77c:	4650      	mov	r0, sl
 800d77e:	f7ff f9d4 	bl	800cb2a <quorem>
 800d782:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d786:	9b00      	ldr	r3, [sp, #0]
 800d788:	f805 9b01 	strb.w	r9, [r5], #1
 800d78c:	1aea      	subs	r2, r5, r3
 800d78e:	9b01      	ldr	r3, [sp, #4]
 800d790:	4293      	cmp	r3, r2
 800d792:	dd07      	ble.n	800d7a4 <_dtoa_r+0xb64>
 800d794:	4651      	mov	r1, sl
 800d796:	2300      	movs	r3, #0
 800d798:	220a      	movs	r2, #10
 800d79a:	4620      	mov	r0, r4
 800d79c:	f000 f9b6 	bl	800db0c <__multadd>
 800d7a0:	4682      	mov	sl, r0
 800d7a2:	e7ea      	b.n	800d77a <_dtoa_r+0xb3a>
 800d7a4:	9b01      	ldr	r3, [sp, #4]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	bfc8      	it	gt
 800d7aa:	461d      	movgt	r5, r3
 800d7ac:	9b00      	ldr	r3, [sp, #0]
 800d7ae:	bfd8      	it	le
 800d7b0:	2501      	movle	r5, #1
 800d7b2:	441d      	add	r5, r3
 800d7b4:	f04f 0800 	mov.w	r8, #0
 800d7b8:	4651      	mov	r1, sl
 800d7ba:	2201      	movs	r2, #1
 800d7bc:	4620      	mov	r0, r4
 800d7be:	f000 fb53 	bl	800de68 <__lshift>
 800d7c2:	4631      	mov	r1, r6
 800d7c4:	4682      	mov	sl, r0
 800d7c6:	f000 fbbb 	bl	800df40 <__mcmp>
 800d7ca:	2800      	cmp	r0, #0
 800d7cc:	dc96      	bgt.n	800d6fc <_dtoa_r+0xabc>
 800d7ce:	d102      	bne.n	800d7d6 <_dtoa_r+0xb96>
 800d7d0:	f019 0f01 	tst.w	r9, #1
 800d7d4:	d192      	bne.n	800d6fc <_dtoa_r+0xabc>
 800d7d6:	462b      	mov	r3, r5
 800d7d8:	461d      	mov	r5, r3
 800d7da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d7de:	2a30      	cmp	r2, #48	; 0x30
 800d7e0:	d0fa      	beq.n	800d7d8 <_dtoa_r+0xb98>
 800d7e2:	e6dd      	b.n	800d5a0 <_dtoa_r+0x960>
 800d7e4:	9a00      	ldr	r2, [sp, #0]
 800d7e6:	429a      	cmp	r2, r3
 800d7e8:	d189      	bne.n	800d6fe <_dtoa_r+0xabe>
 800d7ea:	f10b 0b01 	add.w	fp, fp, #1
 800d7ee:	2331      	movs	r3, #49	; 0x31
 800d7f0:	e796      	b.n	800d720 <_dtoa_r+0xae0>
 800d7f2:	4b0a      	ldr	r3, [pc, #40]	; (800d81c <_dtoa_r+0xbdc>)
 800d7f4:	f7ff ba99 	b.w	800cd2a <_dtoa_r+0xea>
 800d7f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	f47f aa6d 	bne.w	800ccda <_dtoa_r+0x9a>
 800d800:	4b07      	ldr	r3, [pc, #28]	; (800d820 <_dtoa_r+0xbe0>)
 800d802:	f7ff ba92 	b.w	800cd2a <_dtoa_r+0xea>
 800d806:	9b01      	ldr	r3, [sp, #4]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	dcb5      	bgt.n	800d778 <_dtoa_r+0xb38>
 800d80c:	9b07      	ldr	r3, [sp, #28]
 800d80e:	2b02      	cmp	r3, #2
 800d810:	f73f aeb1 	bgt.w	800d576 <_dtoa_r+0x936>
 800d814:	e7b0      	b.n	800d778 <_dtoa_r+0xb38>
 800d816:	bf00      	nop
 800d818:	0800fb91 	.word	0x0800fb91
 800d81c:	0800fae7 	.word	0x0800fae7
 800d820:	0800fb15 	.word	0x0800fb15

0800d824 <_free_r>:
 800d824:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d826:	2900      	cmp	r1, #0
 800d828:	d044      	beq.n	800d8b4 <_free_r+0x90>
 800d82a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d82e:	9001      	str	r0, [sp, #4]
 800d830:	2b00      	cmp	r3, #0
 800d832:	f1a1 0404 	sub.w	r4, r1, #4
 800d836:	bfb8      	it	lt
 800d838:	18e4      	addlt	r4, r4, r3
 800d83a:	f000 f8f9 	bl	800da30 <__malloc_lock>
 800d83e:	4a1e      	ldr	r2, [pc, #120]	; (800d8b8 <_free_r+0x94>)
 800d840:	9801      	ldr	r0, [sp, #4]
 800d842:	6813      	ldr	r3, [r2, #0]
 800d844:	b933      	cbnz	r3, 800d854 <_free_r+0x30>
 800d846:	6063      	str	r3, [r4, #4]
 800d848:	6014      	str	r4, [r2, #0]
 800d84a:	b003      	add	sp, #12
 800d84c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d850:	f000 b8f4 	b.w	800da3c <__malloc_unlock>
 800d854:	42a3      	cmp	r3, r4
 800d856:	d908      	bls.n	800d86a <_free_r+0x46>
 800d858:	6825      	ldr	r5, [r4, #0]
 800d85a:	1961      	adds	r1, r4, r5
 800d85c:	428b      	cmp	r3, r1
 800d85e:	bf01      	itttt	eq
 800d860:	6819      	ldreq	r1, [r3, #0]
 800d862:	685b      	ldreq	r3, [r3, #4]
 800d864:	1949      	addeq	r1, r1, r5
 800d866:	6021      	streq	r1, [r4, #0]
 800d868:	e7ed      	b.n	800d846 <_free_r+0x22>
 800d86a:	461a      	mov	r2, r3
 800d86c:	685b      	ldr	r3, [r3, #4]
 800d86e:	b10b      	cbz	r3, 800d874 <_free_r+0x50>
 800d870:	42a3      	cmp	r3, r4
 800d872:	d9fa      	bls.n	800d86a <_free_r+0x46>
 800d874:	6811      	ldr	r1, [r2, #0]
 800d876:	1855      	adds	r5, r2, r1
 800d878:	42a5      	cmp	r5, r4
 800d87a:	d10b      	bne.n	800d894 <_free_r+0x70>
 800d87c:	6824      	ldr	r4, [r4, #0]
 800d87e:	4421      	add	r1, r4
 800d880:	1854      	adds	r4, r2, r1
 800d882:	42a3      	cmp	r3, r4
 800d884:	6011      	str	r1, [r2, #0]
 800d886:	d1e0      	bne.n	800d84a <_free_r+0x26>
 800d888:	681c      	ldr	r4, [r3, #0]
 800d88a:	685b      	ldr	r3, [r3, #4]
 800d88c:	6053      	str	r3, [r2, #4]
 800d88e:	440c      	add	r4, r1
 800d890:	6014      	str	r4, [r2, #0]
 800d892:	e7da      	b.n	800d84a <_free_r+0x26>
 800d894:	d902      	bls.n	800d89c <_free_r+0x78>
 800d896:	230c      	movs	r3, #12
 800d898:	6003      	str	r3, [r0, #0]
 800d89a:	e7d6      	b.n	800d84a <_free_r+0x26>
 800d89c:	6825      	ldr	r5, [r4, #0]
 800d89e:	1961      	adds	r1, r4, r5
 800d8a0:	428b      	cmp	r3, r1
 800d8a2:	bf04      	itt	eq
 800d8a4:	6819      	ldreq	r1, [r3, #0]
 800d8a6:	685b      	ldreq	r3, [r3, #4]
 800d8a8:	6063      	str	r3, [r4, #4]
 800d8aa:	bf04      	itt	eq
 800d8ac:	1949      	addeq	r1, r1, r5
 800d8ae:	6021      	streq	r1, [r4, #0]
 800d8b0:	6054      	str	r4, [r2, #4]
 800d8b2:	e7ca      	b.n	800d84a <_free_r+0x26>
 800d8b4:	b003      	add	sp, #12
 800d8b6:	bd30      	pop	{r4, r5, pc}
 800d8b8:	20013fac 	.word	0x20013fac

0800d8bc <malloc>:
 800d8bc:	4b02      	ldr	r3, [pc, #8]	; (800d8c8 <malloc+0xc>)
 800d8be:	4601      	mov	r1, r0
 800d8c0:	6818      	ldr	r0, [r3, #0]
 800d8c2:	f000 b823 	b.w	800d90c <_malloc_r>
 800d8c6:	bf00      	nop
 800d8c8:	200001dc 	.word	0x200001dc

0800d8cc <sbrk_aligned>:
 800d8cc:	b570      	push	{r4, r5, r6, lr}
 800d8ce:	4e0e      	ldr	r6, [pc, #56]	; (800d908 <sbrk_aligned+0x3c>)
 800d8d0:	460c      	mov	r4, r1
 800d8d2:	6831      	ldr	r1, [r6, #0]
 800d8d4:	4605      	mov	r5, r0
 800d8d6:	b911      	cbnz	r1, 800d8de <sbrk_aligned+0x12>
 800d8d8:	f000 fcee 	bl	800e2b8 <_sbrk_r>
 800d8dc:	6030      	str	r0, [r6, #0]
 800d8de:	4621      	mov	r1, r4
 800d8e0:	4628      	mov	r0, r5
 800d8e2:	f000 fce9 	bl	800e2b8 <_sbrk_r>
 800d8e6:	1c43      	adds	r3, r0, #1
 800d8e8:	d00a      	beq.n	800d900 <sbrk_aligned+0x34>
 800d8ea:	1cc4      	adds	r4, r0, #3
 800d8ec:	f024 0403 	bic.w	r4, r4, #3
 800d8f0:	42a0      	cmp	r0, r4
 800d8f2:	d007      	beq.n	800d904 <sbrk_aligned+0x38>
 800d8f4:	1a21      	subs	r1, r4, r0
 800d8f6:	4628      	mov	r0, r5
 800d8f8:	f000 fcde 	bl	800e2b8 <_sbrk_r>
 800d8fc:	3001      	adds	r0, #1
 800d8fe:	d101      	bne.n	800d904 <sbrk_aligned+0x38>
 800d900:	f04f 34ff 	mov.w	r4, #4294967295
 800d904:	4620      	mov	r0, r4
 800d906:	bd70      	pop	{r4, r5, r6, pc}
 800d908:	20013fb0 	.word	0x20013fb0

0800d90c <_malloc_r>:
 800d90c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d910:	1ccd      	adds	r5, r1, #3
 800d912:	f025 0503 	bic.w	r5, r5, #3
 800d916:	3508      	adds	r5, #8
 800d918:	2d0c      	cmp	r5, #12
 800d91a:	bf38      	it	cc
 800d91c:	250c      	movcc	r5, #12
 800d91e:	2d00      	cmp	r5, #0
 800d920:	4607      	mov	r7, r0
 800d922:	db01      	blt.n	800d928 <_malloc_r+0x1c>
 800d924:	42a9      	cmp	r1, r5
 800d926:	d905      	bls.n	800d934 <_malloc_r+0x28>
 800d928:	230c      	movs	r3, #12
 800d92a:	603b      	str	r3, [r7, #0]
 800d92c:	2600      	movs	r6, #0
 800d92e:	4630      	mov	r0, r6
 800d930:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d934:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800da08 <_malloc_r+0xfc>
 800d938:	f000 f87a 	bl	800da30 <__malloc_lock>
 800d93c:	f8d8 3000 	ldr.w	r3, [r8]
 800d940:	461c      	mov	r4, r3
 800d942:	bb5c      	cbnz	r4, 800d99c <_malloc_r+0x90>
 800d944:	4629      	mov	r1, r5
 800d946:	4638      	mov	r0, r7
 800d948:	f7ff ffc0 	bl	800d8cc <sbrk_aligned>
 800d94c:	1c43      	adds	r3, r0, #1
 800d94e:	4604      	mov	r4, r0
 800d950:	d155      	bne.n	800d9fe <_malloc_r+0xf2>
 800d952:	f8d8 4000 	ldr.w	r4, [r8]
 800d956:	4626      	mov	r6, r4
 800d958:	2e00      	cmp	r6, #0
 800d95a:	d145      	bne.n	800d9e8 <_malloc_r+0xdc>
 800d95c:	2c00      	cmp	r4, #0
 800d95e:	d048      	beq.n	800d9f2 <_malloc_r+0xe6>
 800d960:	6823      	ldr	r3, [r4, #0]
 800d962:	4631      	mov	r1, r6
 800d964:	4638      	mov	r0, r7
 800d966:	eb04 0903 	add.w	r9, r4, r3
 800d96a:	f000 fca5 	bl	800e2b8 <_sbrk_r>
 800d96e:	4581      	cmp	r9, r0
 800d970:	d13f      	bne.n	800d9f2 <_malloc_r+0xe6>
 800d972:	6821      	ldr	r1, [r4, #0]
 800d974:	1a6d      	subs	r5, r5, r1
 800d976:	4629      	mov	r1, r5
 800d978:	4638      	mov	r0, r7
 800d97a:	f7ff ffa7 	bl	800d8cc <sbrk_aligned>
 800d97e:	3001      	adds	r0, #1
 800d980:	d037      	beq.n	800d9f2 <_malloc_r+0xe6>
 800d982:	6823      	ldr	r3, [r4, #0]
 800d984:	442b      	add	r3, r5
 800d986:	6023      	str	r3, [r4, #0]
 800d988:	f8d8 3000 	ldr.w	r3, [r8]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d038      	beq.n	800da02 <_malloc_r+0xf6>
 800d990:	685a      	ldr	r2, [r3, #4]
 800d992:	42a2      	cmp	r2, r4
 800d994:	d12b      	bne.n	800d9ee <_malloc_r+0xe2>
 800d996:	2200      	movs	r2, #0
 800d998:	605a      	str	r2, [r3, #4]
 800d99a:	e00f      	b.n	800d9bc <_malloc_r+0xb0>
 800d99c:	6822      	ldr	r2, [r4, #0]
 800d99e:	1b52      	subs	r2, r2, r5
 800d9a0:	d41f      	bmi.n	800d9e2 <_malloc_r+0xd6>
 800d9a2:	2a0b      	cmp	r2, #11
 800d9a4:	d917      	bls.n	800d9d6 <_malloc_r+0xca>
 800d9a6:	1961      	adds	r1, r4, r5
 800d9a8:	42a3      	cmp	r3, r4
 800d9aa:	6025      	str	r5, [r4, #0]
 800d9ac:	bf18      	it	ne
 800d9ae:	6059      	strne	r1, [r3, #4]
 800d9b0:	6863      	ldr	r3, [r4, #4]
 800d9b2:	bf08      	it	eq
 800d9b4:	f8c8 1000 	streq.w	r1, [r8]
 800d9b8:	5162      	str	r2, [r4, r5]
 800d9ba:	604b      	str	r3, [r1, #4]
 800d9bc:	4638      	mov	r0, r7
 800d9be:	f104 060b 	add.w	r6, r4, #11
 800d9c2:	f000 f83b 	bl	800da3c <__malloc_unlock>
 800d9c6:	f026 0607 	bic.w	r6, r6, #7
 800d9ca:	1d23      	adds	r3, r4, #4
 800d9cc:	1af2      	subs	r2, r6, r3
 800d9ce:	d0ae      	beq.n	800d92e <_malloc_r+0x22>
 800d9d0:	1b9b      	subs	r3, r3, r6
 800d9d2:	50a3      	str	r3, [r4, r2]
 800d9d4:	e7ab      	b.n	800d92e <_malloc_r+0x22>
 800d9d6:	42a3      	cmp	r3, r4
 800d9d8:	6862      	ldr	r2, [r4, #4]
 800d9da:	d1dd      	bne.n	800d998 <_malloc_r+0x8c>
 800d9dc:	f8c8 2000 	str.w	r2, [r8]
 800d9e0:	e7ec      	b.n	800d9bc <_malloc_r+0xb0>
 800d9e2:	4623      	mov	r3, r4
 800d9e4:	6864      	ldr	r4, [r4, #4]
 800d9e6:	e7ac      	b.n	800d942 <_malloc_r+0x36>
 800d9e8:	4634      	mov	r4, r6
 800d9ea:	6876      	ldr	r6, [r6, #4]
 800d9ec:	e7b4      	b.n	800d958 <_malloc_r+0x4c>
 800d9ee:	4613      	mov	r3, r2
 800d9f0:	e7cc      	b.n	800d98c <_malloc_r+0x80>
 800d9f2:	230c      	movs	r3, #12
 800d9f4:	603b      	str	r3, [r7, #0]
 800d9f6:	4638      	mov	r0, r7
 800d9f8:	f000 f820 	bl	800da3c <__malloc_unlock>
 800d9fc:	e797      	b.n	800d92e <_malloc_r+0x22>
 800d9fe:	6025      	str	r5, [r4, #0]
 800da00:	e7dc      	b.n	800d9bc <_malloc_r+0xb0>
 800da02:	605b      	str	r3, [r3, #4]
 800da04:	deff      	udf	#255	; 0xff
 800da06:	bf00      	nop
 800da08:	20013fac 	.word	0x20013fac

0800da0c <__ascii_mbtowc>:
 800da0c:	b082      	sub	sp, #8
 800da0e:	b901      	cbnz	r1, 800da12 <__ascii_mbtowc+0x6>
 800da10:	a901      	add	r1, sp, #4
 800da12:	b142      	cbz	r2, 800da26 <__ascii_mbtowc+0x1a>
 800da14:	b14b      	cbz	r3, 800da2a <__ascii_mbtowc+0x1e>
 800da16:	7813      	ldrb	r3, [r2, #0]
 800da18:	600b      	str	r3, [r1, #0]
 800da1a:	7812      	ldrb	r2, [r2, #0]
 800da1c:	1e10      	subs	r0, r2, #0
 800da1e:	bf18      	it	ne
 800da20:	2001      	movne	r0, #1
 800da22:	b002      	add	sp, #8
 800da24:	4770      	bx	lr
 800da26:	4610      	mov	r0, r2
 800da28:	e7fb      	b.n	800da22 <__ascii_mbtowc+0x16>
 800da2a:	f06f 0001 	mvn.w	r0, #1
 800da2e:	e7f8      	b.n	800da22 <__ascii_mbtowc+0x16>

0800da30 <__malloc_lock>:
 800da30:	4801      	ldr	r0, [pc, #4]	; (800da38 <__malloc_lock+0x8>)
 800da32:	f7ff b86a 	b.w	800cb0a <__retarget_lock_acquire_recursive>
 800da36:	bf00      	nop
 800da38:	20013fa8 	.word	0x20013fa8

0800da3c <__malloc_unlock>:
 800da3c:	4801      	ldr	r0, [pc, #4]	; (800da44 <__malloc_unlock+0x8>)
 800da3e:	f7ff b865 	b.w	800cb0c <__retarget_lock_release_recursive>
 800da42:	bf00      	nop
 800da44:	20013fa8 	.word	0x20013fa8

0800da48 <_Balloc>:
 800da48:	b570      	push	{r4, r5, r6, lr}
 800da4a:	69c6      	ldr	r6, [r0, #28]
 800da4c:	4604      	mov	r4, r0
 800da4e:	460d      	mov	r5, r1
 800da50:	b976      	cbnz	r6, 800da70 <_Balloc+0x28>
 800da52:	2010      	movs	r0, #16
 800da54:	f7ff ff32 	bl	800d8bc <malloc>
 800da58:	4602      	mov	r2, r0
 800da5a:	61e0      	str	r0, [r4, #28]
 800da5c:	b920      	cbnz	r0, 800da68 <_Balloc+0x20>
 800da5e:	4b18      	ldr	r3, [pc, #96]	; (800dac0 <_Balloc+0x78>)
 800da60:	4818      	ldr	r0, [pc, #96]	; (800dac4 <_Balloc+0x7c>)
 800da62:	216b      	movs	r1, #107	; 0x6b
 800da64:	f000 fc38 	bl	800e2d8 <__assert_func>
 800da68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800da6c:	6006      	str	r6, [r0, #0]
 800da6e:	60c6      	str	r6, [r0, #12]
 800da70:	69e6      	ldr	r6, [r4, #28]
 800da72:	68f3      	ldr	r3, [r6, #12]
 800da74:	b183      	cbz	r3, 800da98 <_Balloc+0x50>
 800da76:	69e3      	ldr	r3, [r4, #28]
 800da78:	68db      	ldr	r3, [r3, #12]
 800da7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800da7e:	b9b8      	cbnz	r0, 800dab0 <_Balloc+0x68>
 800da80:	2101      	movs	r1, #1
 800da82:	fa01 f605 	lsl.w	r6, r1, r5
 800da86:	1d72      	adds	r2, r6, #5
 800da88:	0092      	lsls	r2, r2, #2
 800da8a:	4620      	mov	r0, r4
 800da8c:	f000 fc42 	bl	800e314 <_calloc_r>
 800da90:	b160      	cbz	r0, 800daac <_Balloc+0x64>
 800da92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800da96:	e00e      	b.n	800dab6 <_Balloc+0x6e>
 800da98:	2221      	movs	r2, #33	; 0x21
 800da9a:	2104      	movs	r1, #4
 800da9c:	4620      	mov	r0, r4
 800da9e:	f000 fc39 	bl	800e314 <_calloc_r>
 800daa2:	69e3      	ldr	r3, [r4, #28]
 800daa4:	60f0      	str	r0, [r6, #12]
 800daa6:	68db      	ldr	r3, [r3, #12]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d1e4      	bne.n	800da76 <_Balloc+0x2e>
 800daac:	2000      	movs	r0, #0
 800daae:	bd70      	pop	{r4, r5, r6, pc}
 800dab0:	6802      	ldr	r2, [r0, #0]
 800dab2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dab6:	2300      	movs	r3, #0
 800dab8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dabc:	e7f7      	b.n	800daae <_Balloc+0x66>
 800dabe:	bf00      	nop
 800dac0:	0800fb22 	.word	0x0800fb22
 800dac4:	0800fba2 	.word	0x0800fba2

0800dac8 <_Bfree>:
 800dac8:	b570      	push	{r4, r5, r6, lr}
 800daca:	69c6      	ldr	r6, [r0, #28]
 800dacc:	4605      	mov	r5, r0
 800dace:	460c      	mov	r4, r1
 800dad0:	b976      	cbnz	r6, 800daf0 <_Bfree+0x28>
 800dad2:	2010      	movs	r0, #16
 800dad4:	f7ff fef2 	bl	800d8bc <malloc>
 800dad8:	4602      	mov	r2, r0
 800dada:	61e8      	str	r0, [r5, #28]
 800dadc:	b920      	cbnz	r0, 800dae8 <_Bfree+0x20>
 800dade:	4b09      	ldr	r3, [pc, #36]	; (800db04 <_Bfree+0x3c>)
 800dae0:	4809      	ldr	r0, [pc, #36]	; (800db08 <_Bfree+0x40>)
 800dae2:	218f      	movs	r1, #143	; 0x8f
 800dae4:	f000 fbf8 	bl	800e2d8 <__assert_func>
 800dae8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800daec:	6006      	str	r6, [r0, #0]
 800daee:	60c6      	str	r6, [r0, #12]
 800daf0:	b13c      	cbz	r4, 800db02 <_Bfree+0x3a>
 800daf2:	69eb      	ldr	r3, [r5, #28]
 800daf4:	6862      	ldr	r2, [r4, #4]
 800daf6:	68db      	ldr	r3, [r3, #12]
 800daf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dafc:	6021      	str	r1, [r4, #0]
 800dafe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800db02:	bd70      	pop	{r4, r5, r6, pc}
 800db04:	0800fb22 	.word	0x0800fb22
 800db08:	0800fba2 	.word	0x0800fba2

0800db0c <__multadd>:
 800db0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db10:	690d      	ldr	r5, [r1, #16]
 800db12:	4607      	mov	r7, r0
 800db14:	460c      	mov	r4, r1
 800db16:	461e      	mov	r6, r3
 800db18:	f101 0c14 	add.w	ip, r1, #20
 800db1c:	2000      	movs	r0, #0
 800db1e:	f8dc 3000 	ldr.w	r3, [ip]
 800db22:	b299      	uxth	r1, r3
 800db24:	fb02 6101 	mla	r1, r2, r1, r6
 800db28:	0c1e      	lsrs	r6, r3, #16
 800db2a:	0c0b      	lsrs	r3, r1, #16
 800db2c:	fb02 3306 	mla	r3, r2, r6, r3
 800db30:	b289      	uxth	r1, r1
 800db32:	3001      	adds	r0, #1
 800db34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800db38:	4285      	cmp	r5, r0
 800db3a:	f84c 1b04 	str.w	r1, [ip], #4
 800db3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800db42:	dcec      	bgt.n	800db1e <__multadd+0x12>
 800db44:	b30e      	cbz	r6, 800db8a <__multadd+0x7e>
 800db46:	68a3      	ldr	r3, [r4, #8]
 800db48:	42ab      	cmp	r3, r5
 800db4a:	dc19      	bgt.n	800db80 <__multadd+0x74>
 800db4c:	6861      	ldr	r1, [r4, #4]
 800db4e:	4638      	mov	r0, r7
 800db50:	3101      	adds	r1, #1
 800db52:	f7ff ff79 	bl	800da48 <_Balloc>
 800db56:	4680      	mov	r8, r0
 800db58:	b928      	cbnz	r0, 800db66 <__multadd+0x5a>
 800db5a:	4602      	mov	r2, r0
 800db5c:	4b0c      	ldr	r3, [pc, #48]	; (800db90 <__multadd+0x84>)
 800db5e:	480d      	ldr	r0, [pc, #52]	; (800db94 <__multadd+0x88>)
 800db60:	21ba      	movs	r1, #186	; 0xba
 800db62:	f000 fbb9 	bl	800e2d8 <__assert_func>
 800db66:	6922      	ldr	r2, [r4, #16]
 800db68:	3202      	adds	r2, #2
 800db6a:	f104 010c 	add.w	r1, r4, #12
 800db6e:	0092      	lsls	r2, r2, #2
 800db70:	300c      	adds	r0, #12
 800db72:	f7fe ffcc 	bl	800cb0e <memcpy>
 800db76:	4621      	mov	r1, r4
 800db78:	4638      	mov	r0, r7
 800db7a:	f7ff ffa5 	bl	800dac8 <_Bfree>
 800db7e:	4644      	mov	r4, r8
 800db80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800db84:	3501      	adds	r5, #1
 800db86:	615e      	str	r6, [r3, #20]
 800db88:	6125      	str	r5, [r4, #16]
 800db8a:	4620      	mov	r0, r4
 800db8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db90:	0800fb91 	.word	0x0800fb91
 800db94:	0800fba2 	.word	0x0800fba2

0800db98 <__hi0bits>:
 800db98:	0c03      	lsrs	r3, r0, #16
 800db9a:	041b      	lsls	r3, r3, #16
 800db9c:	b9d3      	cbnz	r3, 800dbd4 <__hi0bits+0x3c>
 800db9e:	0400      	lsls	r0, r0, #16
 800dba0:	2310      	movs	r3, #16
 800dba2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800dba6:	bf04      	itt	eq
 800dba8:	0200      	lsleq	r0, r0, #8
 800dbaa:	3308      	addeq	r3, #8
 800dbac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800dbb0:	bf04      	itt	eq
 800dbb2:	0100      	lsleq	r0, r0, #4
 800dbb4:	3304      	addeq	r3, #4
 800dbb6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800dbba:	bf04      	itt	eq
 800dbbc:	0080      	lsleq	r0, r0, #2
 800dbbe:	3302      	addeq	r3, #2
 800dbc0:	2800      	cmp	r0, #0
 800dbc2:	db05      	blt.n	800dbd0 <__hi0bits+0x38>
 800dbc4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800dbc8:	f103 0301 	add.w	r3, r3, #1
 800dbcc:	bf08      	it	eq
 800dbce:	2320      	moveq	r3, #32
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	4770      	bx	lr
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	e7e4      	b.n	800dba2 <__hi0bits+0xa>

0800dbd8 <__lo0bits>:
 800dbd8:	6803      	ldr	r3, [r0, #0]
 800dbda:	f013 0207 	ands.w	r2, r3, #7
 800dbde:	d00c      	beq.n	800dbfa <__lo0bits+0x22>
 800dbe0:	07d9      	lsls	r1, r3, #31
 800dbe2:	d422      	bmi.n	800dc2a <__lo0bits+0x52>
 800dbe4:	079a      	lsls	r2, r3, #30
 800dbe6:	bf49      	itett	mi
 800dbe8:	085b      	lsrmi	r3, r3, #1
 800dbea:	089b      	lsrpl	r3, r3, #2
 800dbec:	6003      	strmi	r3, [r0, #0]
 800dbee:	2201      	movmi	r2, #1
 800dbf0:	bf5c      	itt	pl
 800dbf2:	6003      	strpl	r3, [r0, #0]
 800dbf4:	2202      	movpl	r2, #2
 800dbf6:	4610      	mov	r0, r2
 800dbf8:	4770      	bx	lr
 800dbfa:	b299      	uxth	r1, r3
 800dbfc:	b909      	cbnz	r1, 800dc02 <__lo0bits+0x2a>
 800dbfe:	0c1b      	lsrs	r3, r3, #16
 800dc00:	2210      	movs	r2, #16
 800dc02:	b2d9      	uxtb	r1, r3
 800dc04:	b909      	cbnz	r1, 800dc0a <__lo0bits+0x32>
 800dc06:	3208      	adds	r2, #8
 800dc08:	0a1b      	lsrs	r3, r3, #8
 800dc0a:	0719      	lsls	r1, r3, #28
 800dc0c:	bf04      	itt	eq
 800dc0e:	091b      	lsreq	r3, r3, #4
 800dc10:	3204      	addeq	r2, #4
 800dc12:	0799      	lsls	r1, r3, #30
 800dc14:	bf04      	itt	eq
 800dc16:	089b      	lsreq	r3, r3, #2
 800dc18:	3202      	addeq	r2, #2
 800dc1a:	07d9      	lsls	r1, r3, #31
 800dc1c:	d403      	bmi.n	800dc26 <__lo0bits+0x4e>
 800dc1e:	085b      	lsrs	r3, r3, #1
 800dc20:	f102 0201 	add.w	r2, r2, #1
 800dc24:	d003      	beq.n	800dc2e <__lo0bits+0x56>
 800dc26:	6003      	str	r3, [r0, #0]
 800dc28:	e7e5      	b.n	800dbf6 <__lo0bits+0x1e>
 800dc2a:	2200      	movs	r2, #0
 800dc2c:	e7e3      	b.n	800dbf6 <__lo0bits+0x1e>
 800dc2e:	2220      	movs	r2, #32
 800dc30:	e7e1      	b.n	800dbf6 <__lo0bits+0x1e>
	...

0800dc34 <__i2b>:
 800dc34:	b510      	push	{r4, lr}
 800dc36:	460c      	mov	r4, r1
 800dc38:	2101      	movs	r1, #1
 800dc3a:	f7ff ff05 	bl	800da48 <_Balloc>
 800dc3e:	4602      	mov	r2, r0
 800dc40:	b928      	cbnz	r0, 800dc4e <__i2b+0x1a>
 800dc42:	4b05      	ldr	r3, [pc, #20]	; (800dc58 <__i2b+0x24>)
 800dc44:	4805      	ldr	r0, [pc, #20]	; (800dc5c <__i2b+0x28>)
 800dc46:	f240 1145 	movw	r1, #325	; 0x145
 800dc4a:	f000 fb45 	bl	800e2d8 <__assert_func>
 800dc4e:	2301      	movs	r3, #1
 800dc50:	6144      	str	r4, [r0, #20]
 800dc52:	6103      	str	r3, [r0, #16]
 800dc54:	bd10      	pop	{r4, pc}
 800dc56:	bf00      	nop
 800dc58:	0800fb91 	.word	0x0800fb91
 800dc5c:	0800fba2 	.word	0x0800fba2

0800dc60 <__multiply>:
 800dc60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc64:	4691      	mov	r9, r2
 800dc66:	690a      	ldr	r2, [r1, #16]
 800dc68:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dc6c:	429a      	cmp	r2, r3
 800dc6e:	bfb8      	it	lt
 800dc70:	460b      	movlt	r3, r1
 800dc72:	460c      	mov	r4, r1
 800dc74:	bfbc      	itt	lt
 800dc76:	464c      	movlt	r4, r9
 800dc78:	4699      	movlt	r9, r3
 800dc7a:	6927      	ldr	r7, [r4, #16]
 800dc7c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dc80:	68a3      	ldr	r3, [r4, #8]
 800dc82:	6861      	ldr	r1, [r4, #4]
 800dc84:	eb07 060a 	add.w	r6, r7, sl
 800dc88:	42b3      	cmp	r3, r6
 800dc8a:	b085      	sub	sp, #20
 800dc8c:	bfb8      	it	lt
 800dc8e:	3101      	addlt	r1, #1
 800dc90:	f7ff feda 	bl	800da48 <_Balloc>
 800dc94:	b930      	cbnz	r0, 800dca4 <__multiply+0x44>
 800dc96:	4602      	mov	r2, r0
 800dc98:	4b44      	ldr	r3, [pc, #272]	; (800ddac <__multiply+0x14c>)
 800dc9a:	4845      	ldr	r0, [pc, #276]	; (800ddb0 <__multiply+0x150>)
 800dc9c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800dca0:	f000 fb1a 	bl	800e2d8 <__assert_func>
 800dca4:	f100 0514 	add.w	r5, r0, #20
 800dca8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dcac:	462b      	mov	r3, r5
 800dcae:	2200      	movs	r2, #0
 800dcb0:	4543      	cmp	r3, r8
 800dcb2:	d321      	bcc.n	800dcf8 <__multiply+0x98>
 800dcb4:	f104 0314 	add.w	r3, r4, #20
 800dcb8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800dcbc:	f109 0314 	add.w	r3, r9, #20
 800dcc0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800dcc4:	9202      	str	r2, [sp, #8]
 800dcc6:	1b3a      	subs	r2, r7, r4
 800dcc8:	3a15      	subs	r2, #21
 800dcca:	f022 0203 	bic.w	r2, r2, #3
 800dcce:	3204      	adds	r2, #4
 800dcd0:	f104 0115 	add.w	r1, r4, #21
 800dcd4:	428f      	cmp	r7, r1
 800dcd6:	bf38      	it	cc
 800dcd8:	2204      	movcc	r2, #4
 800dcda:	9201      	str	r2, [sp, #4]
 800dcdc:	9a02      	ldr	r2, [sp, #8]
 800dcde:	9303      	str	r3, [sp, #12]
 800dce0:	429a      	cmp	r2, r3
 800dce2:	d80c      	bhi.n	800dcfe <__multiply+0x9e>
 800dce4:	2e00      	cmp	r6, #0
 800dce6:	dd03      	ble.n	800dcf0 <__multiply+0x90>
 800dce8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d05b      	beq.n	800dda8 <__multiply+0x148>
 800dcf0:	6106      	str	r6, [r0, #16]
 800dcf2:	b005      	add	sp, #20
 800dcf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcf8:	f843 2b04 	str.w	r2, [r3], #4
 800dcfc:	e7d8      	b.n	800dcb0 <__multiply+0x50>
 800dcfe:	f8b3 a000 	ldrh.w	sl, [r3]
 800dd02:	f1ba 0f00 	cmp.w	sl, #0
 800dd06:	d024      	beq.n	800dd52 <__multiply+0xf2>
 800dd08:	f104 0e14 	add.w	lr, r4, #20
 800dd0c:	46a9      	mov	r9, r5
 800dd0e:	f04f 0c00 	mov.w	ip, #0
 800dd12:	f85e 2b04 	ldr.w	r2, [lr], #4
 800dd16:	f8d9 1000 	ldr.w	r1, [r9]
 800dd1a:	fa1f fb82 	uxth.w	fp, r2
 800dd1e:	b289      	uxth	r1, r1
 800dd20:	fb0a 110b 	mla	r1, sl, fp, r1
 800dd24:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800dd28:	f8d9 2000 	ldr.w	r2, [r9]
 800dd2c:	4461      	add	r1, ip
 800dd2e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800dd32:	fb0a c20b 	mla	r2, sl, fp, ip
 800dd36:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800dd3a:	b289      	uxth	r1, r1
 800dd3c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800dd40:	4577      	cmp	r7, lr
 800dd42:	f849 1b04 	str.w	r1, [r9], #4
 800dd46:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800dd4a:	d8e2      	bhi.n	800dd12 <__multiply+0xb2>
 800dd4c:	9a01      	ldr	r2, [sp, #4]
 800dd4e:	f845 c002 	str.w	ip, [r5, r2]
 800dd52:	9a03      	ldr	r2, [sp, #12]
 800dd54:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800dd58:	3304      	adds	r3, #4
 800dd5a:	f1b9 0f00 	cmp.w	r9, #0
 800dd5e:	d021      	beq.n	800dda4 <__multiply+0x144>
 800dd60:	6829      	ldr	r1, [r5, #0]
 800dd62:	f104 0c14 	add.w	ip, r4, #20
 800dd66:	46ae      	mov	lr, r5
 800dd68:	f04f 0a00 	mov.w	sl, #0
 800dd6c:	f8bc b000 	ldrh.w	fp, [ip]
 800dd70:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800dd74:	fb09 220b 	mla	r2, r9, fp, r2
 800dd78:	4452      	add	r2, sl
 800dd7a:	b289      	uxth	r1, r1
 800dd7c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800dd80:	f84e 1b04 	str.w	r1, [lr], #4
 800dd84:	f85c 1b04 	ldr.w	r1, [ip], #4
 800dd88:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800dd8c:	f8be 1000 	ldrh.w	r1, [lr]
 800dd90:	fb09 110a 	mla	r1, r9, sl, r1
 800dd94:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800dd98:	4567      	cmp	r7, ip
 800dd9a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800dd9e:	d8e5      	bhi.n	800dd6c <__multiply+0x10c>
 800dda0:	9a01      	ldr	r2, [sp, #4]
 800dda2:	50a9      	str	r1, [r5, r2]
 800dda4:	3504      	adds	r5, #4
 800dda6:	e799      	b.n	800dcdc <__multiply+0x7c>
 800dda8:	3e01      	subs	r6, #1
 800ddaa:	e79b      	b.n	800dce4 <__multiply+0x84>
 800ddac:	0800fb91 	.word	0x0800fb91
 800ddb0:	0800fba2 	.word	0x0800fba2

0800ddb4 <__pow5mult>:
 800ddb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ddb8:	4615      	mov	r5, r2
 800ddba:	f012 0203 	ands.w	r2, r2, #3
 800ddbe:	4606      	mov	r6, r0
 800ddc0:	460f      	mov	r7, r1
 800ddc2:	d007      	beq.n	800ddd4 <__pow5mult+0x20>
 800ddc4:	4c25      	ldr	r4, [pc, #148]	; (800de5c <__pow5mult+0xa8>)
 800ddc6:	3a01      	subs	r2, #1
 800ddc8:	2300      	movs	r3, #0
 800ddca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ddce:	f7ff fe9d 	bl	800db0c <__multadd>
 800ddd2:	4607      	mov	r7, r0
 800ddd4:	10ad      	asrs	r5, r5, #2
 800ddd6:	d03d      	beq.n	800de54 <__pow5mult+0xa0>
 800ddd8:	69f4      	ldr	r4, [r6, #28]
 800ddda:	b97c      	cbnz	r4, 800ddfc <__pow5mult+0x48>
 800dddc:	2010      	movs	r0, #16
 800ddde:	f7ff fd6d 	bl	800d8bc <malloc>
 800dde2:	4602      	mov	r2, r0
 800dde4:	61f0      	str	r0, [r6, #28]
 800dde6:	b928      	cbnz	r0, 800ddf4 <__pow5mult+0x40>
 800dde8:	4b1d      	ldr	r3, [pc, #116]	; (800de60 <__pow5mult+0xac>)
 800ddea:	481e      	ldr	r0, [pc, #120]	; (800de64 <__pow5mult+0xb0>)
 800ddec:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ddf0:	f000 fa72 	bl	800e2d8 <__assert_func>
 800ddf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ddf8:	6004      	str	r4, [r0, #0]
 800ddfa:	60c4      	str	r4, [r0, #12]
 800ddfc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800de00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800de04:	b94c      	cbnz	r4, 800de1a <__pow5mult+0x66>
 800de06:	f240 2171 	movw	r1, #625	; 0x271
 800de0a:	4630      	mov	r0, r6
 800de0c:	f7ff ff12 	bl	800dc34 <__i2b>
 800de10:	2300      	movs	r3, #0
 800de12:	f8c8 0008 	str.w	r0, [r8, #8]
 800de16:	4604      	mov	r4, r0
 800de18:	6003      	str	r3, [r0, #0]
 800de1a:	f04f 0900 	mov.w	r9, #0
 800de1e:	07eb      	lsls	r3, r5, #31
 800de20:	d50a      	bpl.n	800de38 <__pow5mult+0x84>
 800de22:	4639      	mov	r1, r7
 800de24:	4622      	mov	r2, r4
 800de26:	4630      	mov	r0, r6
 800de28:	f7ff ff1a 	bl	800dc60 <__multiply>
 800de2c:	4639      	mov	r1, r7
 800de2e:	4680      	mov	r8, r0
 800de30:	4630      	mov	r0, r6
 800de32:	f7ff fe49 	bl	800dac8 <_Bfree>
 800de36:	4647      	mov	r7, r8
 800de38:	106d      	asrs	r5, r5, #1
 800de3a:	d00b      	beq.n	800de54 <__pow5mult+0xa0>
 800de3c:	6820      	ldr	r0, [r4, #0]
 800de3e:	b938      	cbnz	r0, 800de50 <__pow5mult+0x9c>
 800de40:	4622      	mov	r2, r4
 800de42:	4621      	mov	r1, r4
 800de44:	4630      	mov	r0, r6
 800de46:	f7ff ff0b 	bl	800dc60 <__multiply>
 800de4a:	6020      	str	r0, [r4, #0]
 800de4c:	f8c0 9000 	str.w	r9, [r0]
 800de50:	4604      	mov	r4, r0
 800de52:	e7e4      	b.n	800de1e <__pow5mult+0x6a>
 800de54:	4638      	mov	r0, r7
 800de56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de5a:	bf00      	nop
 800de5c:	0800fcf0 	.word	0x0800fcf0
 800de60:	0800fb22 	.word	0x0800fb22
 800de64:	0800fba2 	.word	0x0800fba2

0800de68 <__lshift>:
 800de68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de6c:	460c      	mov	r4, r1
 800de6e:	6849      	ldr	r1, [r1, #4]
 800de70:	6923      	ldr	r3, [r4, #16]
 800de72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800de76:	68a3      	ldr	r3, [r4, #8]
 800de78:	4607      	mov	r7, r0
 800de7a:	4691      	mov	r9, r2
 800de7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800de80:	f108 0601 	add.w	r6, r8, #1
 800de84:	42b3      	cmp	r3, r6
 800de86:	db0b      	blt.n	800dea0 <__lshift+0x38>
 800de88:	4638      	mov	r0, r7
 800de8a:	f7ff fddd 	bl	800da48 <_Balloc>
 800de8e:	4605      	mov	r5, r0
 800de90:	b948      	cbnz	r0, 800dea6 <__lshift+0x3e>
 800de92:	4602      	mov	r2, r0
 800de94:	4b28      	ldr	r3, [pc, #160]	; (800df38 <__lshift+0xd0>)
 800de96:	4829      	ldr	r0, [pc, #164]	; (800df3c <__lshift+0xd4>)
 800de98:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800de9c:	f000 fa1c 	bl	800e2d8 <__assert_func>
 800dea0:	3101      	adds	r1, #1
 800dea2:	005b      	lsls	r3, r3, #1
 800dea4:	e7ee      	b.n	800de84 <__lshift+0x1c>
 800dea6:	2300      	movs	r3, #0
 800dea8:	f100 0114 	add.w	r1, r0, #20
 800deac:	f100 0210 	add.w	r2, r0, #16
 800deb0:	4618      	mov	r0, r3
 800deb2:	4553      	cmp	r3, sl
 800deb4:	db33      	blt.n	800df1e <__lshift+0xb6>
 800deb6:	6920      	ldr	r0, [r4, #16]
 800deb8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800debc:	f104 0314 	add.w	r3, r4, #20
 800dec0:	f019 091f 	ands.w	r9, r9, #31
 800dec4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dec8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800decc:	d02b      	beq.n	800df26 <__lshift+0xbe>
 800dece:	f1c9 0e20 	rsb	lr, r9, #32
 800ded2:	468a      	mov	sl, r1
 800ded4:	2200      	movs	r2, #0
 800ded6:	6818      	ldr	r0, [r3, #0]
 800ded8:	fa00 f009 	lsl.w	r0, r0, r9
 800dedc:	4310      	orrs	r0, r2
 800dede:	f84a 0b04 	str.w	r0, [sl], #4
 800dee2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dee6:	459c      	cmp	ip, r3
 800dee8:	fa22 f20e 	lsr.w	r2, r2, lr
 800deec:	d8f3      	bhi.n	800ded6 <__lshift+0x6e>
 800deee:	ebac 0304 	sub.w	r3, ip, r4
 800def2:	3b15      	subs	r3, #21
 800def4:	f023 0303 	bic.w	r3, r3, #3
 800def8:	3304      	adds	r3, #4
 800defa:	f104 0015 	add.w	r0, r4, #21
 800defe:	4584      	cmp	ip, r0
 800df00:	bf38      	it	cc
 800df02:	2304      	movcc	r3, #4
 800df04:	50ca      	str	r2, [r1, r3]
 800df06:	b10a      	cbz	r2, 800df0c <__lshift+0xa4>
 800df08:	f108 0602 	add.w	r6, r8, #2
 800df0c:	3e01      	subs	r6, #1
 800df0e:	4638      	mov	r0, r7
 800df10:	612e      	str	r6, [r5, #16]
 800df12:	4621      	mov	r1, r4
 800df14:	f7ff fdd8 	bl	800dac8 <_Bfree>
 800df18:	4628      	mov	r0, r5
 800df1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df1e:	f842 0f04 	str.w	r0, [r2, #4]!
 800df22:	3301      	adds	r3, #1
 800df24:	e7c5      	b.n	800deb2 <__lshift+0x4a>
 800df26:	3904      	subs	r1, #4
 800df28:	f853 2b04 	ldr.w	r2, [r3], #4
 800df2c:	f841 2f04 	str.w	r2, [r1, #4]!
 800df30:	459c      	cmp	ip, r3
 800df32:	d8f9      	bhi.n	800df28 <__lshift+0xc0>
 800df34:	e7ea      	b.n	800df0c <__lshift+0xa4>
 800df36:	bf00      	nop
 800df38:	0800fb91 	.word	0x0800fb91
 800df3c:	0800fba2 	.word	0x0800fba2

0800df40 <__mcmp>:
 800df40:	b530      	push	{r4, r5, lr}
 800df42:	6902      	ldr	r2, [r0, #16]
 800df44:	690c      	ldr	r4, [r1, #16]
 800df46:	1b12      	subs	r2, r2, r4
 800df48:	d10e      	bne.n	800df68 <__mcmp+0x28>
 800df4a:	f100 0314 	add.w	r3, r0, #20
 800df4e:	3114      	adds	r1, #20
 800df50:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800df54:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800df58:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800df5c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800df60:	42a5      	cmp	r5, r4
 800df62:	d003      	beq.n	800df6c <__mcmp+0x2c>
 800df64:	d305      	bcc.n	800df72 <__mcmp+0x32>
 800df66:	2201      	movs	r2, #1
 800df68:	4610      	mov	r0, r2
 800df6a:	bd30      	pop	{r4, r5, pc}
 800df6c:	4283      	cmp	r3, r0
 800df6e:	d3f3      	bcc.n	800df58 <__mcmp+0x18>
 800df70:	e7fa      	b.n	800df68 <__mcmp+0x28>
 800df72:	f04f 32ff 	mov.w	r2, #4294967295
 800df76:	e7f7      	b.n	800df68 <__mcmp+0x28>

0800df78 <__mdiff>:
 800df78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df7c:	460c      	mov	r4, r1
 800df7e:	4606      	mov	r6, r0
 800df80:	4611      	mov	r1, r2
 800df82:	4620      	mov	r0, r4
 800df84:	4690      	mov	r8, r2
 800df86:	f7ff ffdb 	bl	800df40 <__mcmp>
 800df8a:	1e05      	subs	r5, r0, #0
 800df8c:	d110      	bne.n	800dfb0 <__mdiff+0x38>
 800df8e:	4629      	mov	r1, r5
 800df90:	4630      	mov	r0, r6
 800df92:	f7ff fd59 	bl	800da48 <_Balloc>
 800df96:	b930      	cbnz	r0, 800dfa6 <__mdiff+0x2e>
 800df98:	4b3a      	ldr	r3, [pc, #232]	; (800e084 <__mdiff+0x10c>)
 800df9a:	4602      	mov	r2, r0
 800df9c:	f240 2137 	movw	r1, #567	; 0x237
 800dfa0:	4839      	ldr	r0, [pc, #228]	; (800e088 <__mdiff+0x110>)
 800dfa2:	f000 f999 	bl	800e2d8 <__assert_func>
 800dfa6:	2301      	movs	r3, #1
 800dfa8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dfac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfb0:	bfa4      	itt	ge
 800dfb2:	4643      	movge	r3, r8
 800dfb4:	46a0      	movge	r8, r4
 800dfb6:	4630      	mov	r0, r6
 800dfb8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dfbc:	bfa6      	itte	ge
 800dfbe:	461c      	movge	r4, r3
 800dfc0:	2500      	movge	r5, #0
 800dfc2:	2501      	movlt	r5, #1
 800dfc4:	f7ff fd40 	bl	800da48 <_Balloc>
 800dfc8:	b920      	cbnz	r0, 800dfd4 <__mdiff+0x5c>
 800dfca:	4b2e      	ldr	r3, [pc, #184]	; (800e084 <__mdiff+0x10c>)
 800dfcc:	4602      	mov	r2, r0
 800dfce:	f240 2145 	movw	r1, #581	; 0x245
 800dfd2:	e7e5      	b.n	800dfa0 <__mdiff+0x28>
 800dfd4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800dfd8:	6926      	ldr	r6, [r4, #16]
 800dfda:	60c5      	str	r5, [r0, #12]
 800dfdc:	f104 0914 	add.w	r9, r4, #20
 800dfe0:	f108 0514 	add.w	r5, r8, #20
 800dfe4:	f100 0e14 	add.w	lr, r0, #20
 800dfe8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800dfec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800dff0:	f108 0210 	add.w	r2, r8, #16
 800dff4:	46f2      	mov	sl, lr
 800dff6:	2100      	movs	r1, #0
 800dff8:	f859 3b04 	ldr.w	r3, [r9], #4
 800dffc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e000:	fa11 f88b 	uxtah	r8, r1, fp
 800e004:	b299      	uxth	r1, r3
 800e006:	0c1b      	lsrs	r3, r3, #16
 800e008:	eba8 0801 	sub.w	r8, r8, r1
 800e00c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e010:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e014:	fa1f f888 	uxth.w	r8, r8
 800e018:	1419      	asrs	r1, r3, #16
 800e01a:	454e      	cmp	r6, r9
 800e01c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e020:	f84a 3b04 	str.w	r3, [sl], #4
 800e024:	d8e8      	bhi.n	800dff8 <__mdiff+0x80>
 800e026:	1b33      	subs	r3, r6, r4
 800e028:	3b15      	subs	r3, #21
 800e02a:	f023 0303 	bic.w	r3, r3, #3
 800e02e:	3304      	adds	r3, #4
 800e030:	3415      	adds	r4, #21
 800e032:	42a6      	cmp	r6, r4
 800e034:	bf38      	it	cc
 800e036:	2304      	movcc	r3, #4
 800e038:	441d      	add	r5, r3
 800e03a:	4473      	add	r3, lr
 800e03c:	469e      	mov	lr, r3
 800e03e:	462e      	mov	r6, r5
 800e040:	4566      	cmp	r6, ip
 800e042:	d30e      	bcc.n	800e062 <__mdiff+0xea>
 800e044:	f10c 0203 	add.w	r2, ip, #3
 800e048:	1b52      	subs	r2, r2, r5
 800e04a:	f022 0203 	bic.w	r2, r2, #3
 800e04e:	3d03      	subs	r5, #3
 800e050:	45ac      	cmp	ip, r5
 800e052:	bf38      	it	cc
 800e054:	2200      	movcc	r2, #0
 800e056:	4413      	add	r3, r2
 800e058:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800e05c:	b17a      	cbz	r2, 800e07e <__mdiff+0x106>
 800e05e:	6107      	str	r7, [r0, #16]
 800e060:	e7a4      	b.n	800dfac <__mdiff+0x34>
 800e062:	f856 8b04 	ldr.w	r8, [r6], #4
 800e066:	fa11 f288 	uxtah	r2, r1, r8
 800e06a:	1414      	asrs	r4, r2, #16
 800e06c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e070:	b292      	uxth	r2, r2
 800e072:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e076:	f84e 2b04 	str.w	r2, [lr], #4
 800e07a:	1421      	asrs	r1, r4, #16
 800e07c:	e7e0      	b.n	800e040 <__mdiff+0xc8>
 800e07e:	3f01      	subs	r7, #1
 800e080:	e7ea      	b.n	800e058 <__mdiff+0xe0>
 800e082:	bf00      	nop
 800e084:	0800fb91 	.word	0x0800fb91
 800e088:	0800fba2 	.word	0x0800fba2

0800e08c <__d2b>:
 800e08c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e090:	460f      	mov	r7, r1
 800e092:	2101      	movs	r1, #1
 800e094:	ec59 8b10 	vmov	r8, r9, d0
 800e098:	4616      	mov	r6, r2
 800e09a:	f7ff fcd5 	bl	800da48 <_Balloc>
 800e09e:	4604      	mov	r4, r0
 800e0a0:	b930      	cbnz	r0, 800e0b0 <__d2b+0x24>
 800e0a2:	4602      	mov	r2, r0
 800e0a4:	4b24      	ldr	r3, [pc, #144]	; (800e138 <__d2b+0xac>)
 800e0a6:	4825      	ldr	r0, [pc, #148]	; (800e13c <__d2b+0xb0>)
 800e0a8:	f240 310f 	movw	r1, #783	; 0x30f
 800e0ac:	f000 f914 	bl	800e2d8 <__assert_func>
 800e0b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e0b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e0b8:	bb2d      	cbnz	r5, 800e106 <__d2b+0x7a>
 800e0ba:	9301      	str	r3, [sp, #4]
 800e0bc:	f1b8 0300 	subs.w	r3, r8, #0
 800e0c0:	d026      	beq.n	800e110 <__d2b+0x84>
 800e0c2:	4668      	mov	r0, sp
 800e0c4:	9300      	str	r3, [sp, #0]
 800e0c6:	f7ff fd87 	bl	800dbd8 <__lo0bits>
 800e0ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e0ce:	b1e8      	cbz	r0, 800e10c <__d2b+0x80>
 800e0d0:	f1c0 0320 	rsb	r3, r0, #32
 800e0d4:	fa02 f303 	lsl.w	r3, r2, r3
 800e0d8:	430b      	orrs	r3, r1
 800e0da:	40c2      	lsrs	r2, r0
 800e0dc:	6163      	str	r3, [r4, #20]
 800e0de:	9201      	str	r2, [sp, #4]
 800e0e0:	9b01      	ldr	r3, [sp, #4]
 800e0e2:	61a3      	str	r3, [r4, #24]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	bf14      	ite	ne
 800e0e8:	2202      	movne	r2, #2
 800e0ea:	2201      	moveq	r2, #1
 800e0ec:	6122      	str	r2, [r4, #16]
 800e0ee:	b1bd      	cbz	r5, 800e120 <__d2b+0x94>
 800e0f0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e0f4:	4405      	add	r5, r0
 800e0f6:	603d      	str	r5, [r7, #0]
 800e0f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e0fc:	6030      	str	r0, [r6, #0]
 800e0fe:	4620      	mov	r0, r4
 800e100:	b003      	add	sp, #12
 800e102:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e106:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e10a:	e7d6      	b.n	800e0ba <__d2b+0x2e>
 800e10c:	6161      	str	r1, [r4, #20]
 800e10e:	e7e7      	b.n	800e0e0 <__d2b+0x54>
 800e110:	a801      	add	r0, sp, #4
 800e112:	f7ff fd61 	bl	800dbd8 <__lo0bits>
 800e116:	9b01      	ldr	r3, [sp, #4]
 800e118:	6163      	str	r3, [r4, #20]
 800e11a:	3020      	adds	r0, #32
 800e11c:	2201      	movs	r2, #1
 800e11e:	e7e5      	b.n	800e0ec <__d2b+0x60>
 800e120:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e124:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e128:	6038      	str	r0, [r7, #0]
 800e12a:	6918      	ldr	r0, [r3, #16]
 800e12c:	f7ff fd34 	bl	800db98 <__hi0bits>
 800e130:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e134:	e7e2      	b.n	800e0fc <__d2b+0x70>
 800e136:	bf00      	nop
 800e138:	0800fb91 	.word	0x0800fb91
 800e13c:	0800fba2 	.word	0x0800fba2

0800e140 <__ascii_wctomb>:
 800e140:	b149      	cbz	r1, 800e156 <__ascii_wctomb+0x16>
 800e142:	2aff      	cmp	r2, #255	; 0xff
 800e144:	bf85      	ittet	hi
 800e146:	238a      	movhi	r3, #138	; 0x8a
 800e148:	6003      	strhi	r3, [r0, #0]
 800e14a:	700a      	strbls	r2, [r1, #0]
 800e14c:	f04f 30ff 	movhi.w	r0, #4294967295
 800e150:	bf98      	it	ls
 800e152:	2001      	movls	r0, #1
 800e154:	4770      	bx	lr
 800e156:	4608      	mov	r0, r1
 800e158:	4770      	bx	lr
	...

0800e15c <__sflush_r>:
 800e15c:	898a      	ldrh	r2, [r1, #12]
 800e15e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e162:	4605      	mov	r5, r0
 800e164:	0710      	lsls	r0, r2, #28
 800e166:	460c      	mov	r4, r1
 800e168:	d458      	bmi.n	800e21c <__sflush_r+0xc0>
 800e16a:	684b      	ldr	r3, [r1, #4]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	dc05      	bgt.n	800e17c <__sflush_r+0x20>
 800e170:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e172:	2b00      	cmp	r3, #0
 800e174:	dc02      	bgt.n	800e17c <__sflush_r+0x20>
 800e176:	2000      	movs	r0, #0
 800e178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e17c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e17e:	2e00      	cmp	r6, #0
 800e180:	d0f9      	beq.n	800e176 <__sflush_r+0x1a>
 800e182:	2300      	movs	r3, #0
 800e184:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e188:	682f      	ldr	r7, [r5, #0]
 800e18a:	6a21      	ldr	r1, [r4, #32]
 800e18c:	602b      	str	r3, [r5, #0]
 800e18e:	d032      	beq.n	800e1f6 <__sflush_r+0x9a>
 800e190:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e192:	89a3      	ldrh	r3, [r4, #12]
 800e194:	075a      	lsls	r2, r3, #29
 800e196:	d505      	bpl.n	800e1a4 <__sflush_r+0x48>
 800e198:	6863      	ldr	r3, [r4, #4]
 800e19a:	1ac0      	subs	r0, r0, r3
 800e19c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e19e:	b10b      	cbz	r3, 800e1a4 <__sflush_r+0x48>
 800e1a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e1a2:	1ac0      	subs	r0, r0, r3
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	4602      	mov	r2, r0
 800e1a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e1aa:	6a21      	ldr	r1, [r4, #32]
 800e1ac:	4628      	mov	r0, r5
 800e1ae:	47b0      	blx	r6
 800e1b0:	1c43      	adds	r3, r0, #1
 800e1b2:	89a3      	ldrh	r3, [r4, #12]
 800e1b4:	d106      	bne.n	800e1c4 <__sflush_r+0x68>
 800e1b6:	6829      	ldr	r1, [r5, #0]
 800e1b8:	291d      	cmp	r1, #29
 800e1ba:	d82b      	bhi.n	800e214 <__sflush_r+0xb8>
 800e1bc:	4a29      	ldr	r2, [pc, #164]	; (800e264 <__sflush_r+0x108>)
 800e1be:	410a      	asrs	r2, r1
 800e1c0:	07d6      	lsls	r6, r2, #31
 800e1c2:	d427      	bmi.n	800e214 <__sflush_r+0xb8>
 800e1c4:	2200      	movs	r2, #0
 800e1c6:	6062      	str	r2, [r4, #4]
 800e1c8:	04d9      	lsls	r1, r3, #19
 800e1ca:	6922      	ldr	r2, [r4, #16]
 800e1cc:	6022      	str	r2, [r4, #0]
 800e1ce:	d504      	bpl.n	800e1da <__sflush_r+0x7e>
 800e1d0:	1c42      	adds	r2, r0, #1
 800e1d2:	d101      	bne.n	800e1d8 <__sflush_r+0x7c>
 800e1d4:	682b      	ldr	r3, [r5, #0]
 800e1d6:	b903      	cbnz	r3, 800e1da <__sflush_r+0x7e>
 800e1d8:	6560      	str	r0, [r4, #84]	; 0x54
 800e1da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e1dc:	602f      	str	r7, [r5, #0]
 800e1de:	2900      	cmp	r1, #0
 800e1e0:	d0c9      	beq.n	800e176 <__sflush_r+0x1a>
 800e1e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e1e6:	4299      	cmp	r1, r3
 800e1e8:	d002      	beq.n	800e1f0 <__sflush_r+0x94>
 800e1ea:	4628      	mov	r0, r5
 800e1ec:	f7ff fb1a 	bl	800d824 <_free_r>
 800e1f0:	2000      	movs	r0, #0
 800e1f2:	6360      	str	r0, [r4, #52]	; 0x34
 800e1f4:	e7c0      	b.n	800e178 <__sflush_r+0x1c>
 800e1f6:	2301      	movs	r3, #1
 800e1f8:	4628      	mov	r0, r5
 800e1fa:	47b0      	blx	r6
 800e1fc:	1c41      	adds	r1, r0, #1
 800e1fe:	d1c8      	bne.n	800e192 <__sflush_r+0x36>
 800e200:	682b      	ldr	r3, [r5, #0]
 800e202:	2b00      	cmp	r3, #0
 800e204:	d0c5      	beq.n	800e192 <__sflush_r+0x36>
 800e206:	2b1d      	cmp	r3, #29
 800e208:	d001      	beq.n	800e20e <__sflush_r+0xb2>
 800e20a:	2b16      	cmp	r3, #22
 800e20c:	d101      	bne.n	800e212 <__sflush_r+0xb6>
 800e20e:	602f      	str	r7, [r5, #0]
 800e210:	e7b1      	b.n	800e176 <__sflush_r+0x1a>
 800e212:	89a3      	ldrh	r3, [r4, #12]
 800e214:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e218:	81a3      	strh	r3, [r4, #12]
 800e21a:	e7ad      	b.n	800e178 <__sflush_r+0x1c>
 800e21c:	690f      	ldr	r7, [r1, #16]
 800e21e:	2f00      	cmp	r7, #0
 800e220:	d0a9      	beq.n	800e176 <__sflush_r+0x1a>
 800e222:	0793      	lsls	r3, r2, #30
 800e224:	680e      	ldr	r6, [r1, #0]
 800e226:	bf08      	it	eq
 800e228:	694b      	ldreq	r3, [r1, #20]
 800e22a:	600f      	str	r7, [r1, #0]
 800e22c:	bf18      	it	ne
 800e22e:	2300      	movne	r3, #0
 800e230:	eba6 0807 	sub.w	r8, r6, r7
 800e234:	608b      	str	r3, [r1, #8]
 800e236:	f1b8 0f00 	cmp.w	r8, #0
 800e23a:	dd9c      	ble.n	800e176 <__sflush_r+0x1a>
 800e23c:	6a21      	ldr	r1, [r4, #32]
 800e23e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e240:	4643      	mov	r3, r8
 800e242:	463a      	mov	r2, r7
 800e244:	4628      	mov	r0, r5
 800e246:	47b0      	blx	r6
 800e248:	2800      	cmp	r0, #0
 800e24a:	dc06      	bgt.n	800e25a <__sflush_r+0xfe>
 800e24c:	89a3      	ldrh	r3, [r4, #12]
 800e24e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e252:	81a3      	strh	r3, [r4, #12]
 800e254:	f04f 30ff 	mov.w	r0, #4294967295
 800e258:	e78e      	b.n	800e178 <__sflush_r+0x1c>
 800e25a:	4407      	add	r7, r0
 800e25c:	eba8 0800 	sub.w	r8, r8, r0
 800e260:	e7e9      	b.n	800e236 <__sflush_r+0xda>
 800e262:	bf00      	nop
 800e264:	dfbffffe 	.word	0xdfbffffe

0800e268 <_fflush_r>:
 800e268:	b538      	push	{r3, r4, r5, lr}
 800e26a:	690b      	ldr	r3, [r1, #16]
 800e26c:	4605      	mov	r5, r0
 800e26e:	460c      	mov	r4, r1
 800e270:	b913      	cbnz	r3, 800e278 <_fflush_r+0x10>
 800e272:	2500      	movs	r5, #0
 800e274:	4628      	mov	r0, r5
 800e276:	bd38      	pop	{r3, r4, r5, pc}
 800e278:	b118      	cbz	r0, 800e282 <_fflush_r+0x1a>
 800e27a:	6a03      	ldr	r3, [r0, #32]
 800e27c:	b90b      	cbnz	r3, 800e282 <_fflush_r+0x1a>
 800e27e:	f7fe fb4f 	bl	800c920 <__sinit>
 800e282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d0f3      	beq.n	800e272 <_fflush_r+0xa>
 800e28a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e28c:	07d0      	lsls	r0, r2, #31
 800e28e:	d404      	bmi.n	800e29a <_fflush_r+0x32>
 800e290:	0599      	lsls	r1, r3, #22
 800e292:	d402      	bmi.n	800e29a <_fflush_r+0x32>
 800e294:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e296:	f7fe fc38 	bl	800cb0a <__retarget_lock_acquire_recursive>
 800e29a:	4628      	mov	r0, r5
 800e29c:	4621      	mov	r1, r4
 800e29e:	f7ff ff5d 	bl	800e15c <__sflush_r>
 800e2a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e2a4:	07da      	lsls	r2, r3, #31
 800e2a6:	4605      	mov	r5, r0
 800e2a8:	d4e4      	bmi.n	800e274 <_fflush_r+0xc>
 800e2aa:	89a3      	ldrh	r3, [r4, #12]
 800e2ac:	059b      	lsls	r3, r3, #22
 800e2ae:	d4e1      	bmi.n	800e274 <_fflush_r+0xc>
 800e2b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e2b2:	f7fe fc2b 	bl	800cb0c <__retarget_lock_release_recursive>
 800e2b6:	e7dd      	b.n	800e274 <_fflush_r+0xc>

0800e2b8 <_sbrk_r>:
 800e2b8:	b538      	push	{r3, r4, r5, lr}
 800e2ba:	4d06      	ldr	r5, [pc, #24]	; (800e2d4 <_sbrk_r+0x1c>)
 800e2bc:	2300      	movs	r3, #0
 800e2be:	4604      	mov	r4, r0
 800e2c0:	4608      	mov	r0, r1
 800e2c2:	602b      	str	r3, [r5, #0]
 800e2c4:	f001 fa76 	bl	800f7b4 <_sbrk>
 800e2c8:	1c43      	adds	r3, r0, #1
 800e2ca:	d102      	bne.n	800e2d2 <_sbrk_r+0x1a>
 800e2cc:	682b      	ldr	r3, [r5, #0]
 800e2ce:	b103      	cbz	r3, 800e2d2 <_sbrk_r+0x1a>
 800e2d0:	6023      	str	r3, [r4, #0]
 800e2d2:	bd38      	pop	{r3, r4, r5, pc}
 800e2d4:	20013fa4 	.word	0x20013fa4

0800e2d8 <__assert_func>:
 800e2d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e2da:	4614      	mov	r4, r2
 800e2dc:	461a      	mov	r2, r3
 800e2de:	4b09      	ldr	r3, [pc, #36]	; (800e304 <__assert_func+0x2c>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	4605      	mov	r5, r0
 800e2e4:	68d8      	ldr	r0, [r3, #12]
 800e2e6:	b14c      	cbz	r4, 800e2fc <__assert_func+0x24>
 800e2e8:	4b07      	ldr	r3, [pc, #28]	; (800e308 <__assert_func+0x30>)
 800e2ea:	9100      	str	r1, [sp, #0]
 800e2ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e2f0:	4906      	ldr	r1, [pc, #24]	; (800e30c <__assert_func+0x34>)
 800e2f2:	462b      	mov	r3, r5
 800e2f4:	f000 f824 	bl	800e340 <fiprintf>
 800e2f8:	f000 f834 	bl	800e364 <abort>
 800e2fc:	4b04      	ldr	r3, [pc, #16]	; (800e310 <__assert_func+0x38>)
 800e2fe:	461c      	mov	r4, r3
 800e300:	e7f3      	b.n	800e2ea <__assert_func+0x12>
 800e302:	bf00      	nop
 800e304:	200001dc 	.word	0x200001dc
 800e308:	0800fcfc 	.word	0x0800fcfc
 800e30c:	0800fd09 	.word	0x0800fd09
 800e310:	0800fd37 	.word	0x0800fd37

0800e314 <_calloc_r>:
 800e314:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e316:	fba1 2402 	umull	r2, r4, r1, r2
 800e31a:	b94c      	cbnz	r4, 800e330 <_calloc_r+0x1c>
 800e31c:	4611      	mov	r1, r2
 800e31e:	9201      	str	r2, [sp, #4]
 800e320:	f7ff faf4 	bl	800d90c <_malloc_r>
 800e324:	9a01      	ldr	r2, [sp, #4]
 800e326:	4605      	mov	r5, r0
 800e328:	b930      	cbnz	r0, 800e338 <_calloc_r+0x24>
 800e32a:	4628      	mov	r0, r5
 800e32c:	b003      	add	sp, #12
 800e32e:	bd30      	pop	{r4, r5, pc}
 800e330:	220c      	movs	r2, #12
 800e332:	6002      	str	r2, [r0, #0]
 800e334:	2500      	movs	r5, #0
 800e336:	e7f8      	b.n	800e32a <_calloc_r+0x16>
 800e338:	4621      	mov	r1, r4
 800e33a:	f7fe fb7a 	bl	800ca32 <memset>
 800e33e:	e7f4      	b.n	800e32a <_calloc_r+0x16>

0800e340 <fiprintf>:
 800e340:	b40e      	push	{r1, r2, r3}
 800e342:	b503      	push	{r0, r1, lr}
 800e344:	4601      	mov	r1, r0
 800e346:	ab03      	add	r3, sp, #12
 800e348:	4805      	ldr	r0, [pc, #20]	; (800e360 <fiprintf+0x20>)
 800e34a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e34e:	6800      	ldr	r0, [r0, #0]
 800e350:	9301      	str	r3, [sp, #4]
 800e352:	f000 f837 	bl	800e3c4 <_vfiprintf_r>
 800e356:	b002      	add	sp, #8
 800e358:	f85d eb04 	ldr.w	lr, [sp], #4
 800e35c:	b003      	add	sp, #12
 800e35e:	4770      	bx	lr
 800e360:	200001dc 	.word	0x200001dc

0800e364 <abort>:
 800e364:	b508      	push	{r3, lr}
 800e366:	2006      	movs	r0, #6
 800e368:	f000 fa04 	bl	800e774 <raise>
 800e36c:	2001      	movs	r0, #1
 800e36e:	f7f5 faf3 	bl	8003958 <_exit>

0800e372 <__sfputc_r>:
 800e372:	6893      	ldr	r3, [r2, #8]
 800e374:	3b01      	subs	r3, #1
 800e376:	2b00      	cmp	r3, #0
 800e378:	b410      	push	{r4}
 800e37a:	6093      	str	r3, [r2, #8]
 800e37c:	da08      	bge.n	800e390 <__sfputc_r+0x1e>
 800e37e:	6994      	ldr	r4, [r2, #24]
 800e380:	42a3      	cmp	r3, r4
 800e382:	db01      	blt.n	800e388 <__sfputc_r+0x16>
 800e384:	290a      	cmp	r1, #10
 800e386:	d103      	bne.n	800e390 <__sfputc_r+0x1e>
 800e388:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e38c:	f000 b934 	b.w	800e5f8 <__swbuf_r>
 800e390:	6813      	ldr	r3, [r2, #0]
 800e392:	1c58      	adds	r0, r3, #1
 800e394:	6010      	str	r0, [r2, #0]
 800e396:	7019      	strb	r1, [r3, #0]
 800e398:	4608      	mov	r0, r1
 800e39a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e39e:	4770      	bx	lr

0800e3a0 <__sfputs_r>:
 800e3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3a2:	4606      	mov	r6, r0
 800e3a4:	460f      	mov	r7, r1
 800e3a6:	4614      	mov	r4, r2
 800e3a8:	18d5      	adds	r5, r2, r3
 800e3aa:	42ac      	cmp	r4, r5
 800e3ac:	d101      	bne.n	800e3b2 <__sfputs_r+0x12>
 800e3ae:	2000      	movs	r0, #0
 800e3b0:	e007      	b.n	800e3c2 <__sfputs_r+0x22>
 800e3b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3b6:	463a      	mov	r2, r7
 800e3b8:	4630      	mov	r0, r6
 800e3ba:	f7ff ffda 	bl	800e372 <__sfputc_r>
 800e3be:	1c43      	adds	r3, r0, #1
 800e3c0:	d1f3      	bne.n	800e3aa <__sfputs_r+0xa>
 800e3c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e3c4 <_vfiprintf_r>:
 800e3c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3c8:	460d      	mov	r5, r1
 800e3ca:	b09d      	sub	sp, #116	; 0x74
 800e3cc:	4614      	mov	r4, r2
 800e3ce:	4698      	mov	r8, r3
 800e3d0:	4606      	mov	r6, r0
 800e3d2:	b118      	cbz	r0, 800e3dc <_vfiprintf_r+0x18>
 800e3d4:	6a03      	ldr	r3, [r0, #32]
 800e3d6:	b90b      	cbnz	r3, 800e3dc <_vfiprintf_r+0x18>
 800e3d8:	f7fe faa2 	bl	800c920 <__sinit>
 800e3dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e3de:	07d9      	lsls	r1, r3, #31
 800e3e0:	d405      	bmi.n	800e3ee <_vfiprintf_r+0x2a>
 800e3e2:	89ab      	ldrh	r3, [r5, #12]
 800e3e4:	059a      	lsls	r2, r3, #22
 800e3e6:	d402      	bmi.n	800e3ee <_vfiprintf_r+0x2a>
 800e3e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e3ea:	f7fe fb8e 	bl	800cb0a <__retarget_lock_acquire_recursive>
 800e3ee:	89ab      	ldrh	r3, [r5, #12]
 800e3f0:	071b      	lsls	r3, r3, #28
 800e3f2:	d501      	bpl.n	800e3f8 <_vfiprintf_r+0x34>
 800e3f4:	692b      	ldr	r3, [r5, #16]
 800e3f6:	b99b      	cbnz	r3, 800e420 <_vfiprintf_r+0x5c>
 800e3f8:	4629      	mov	r1, r5
 800e3fa:	4630      	mov	r0, r6
 800e3fc:	f000 f93a 	bl	800e674 <__swsetup_r>
 800e400:	b170      	cbz	r0, 800e420 <_vfiprintf_r+0x5c>
 800e402:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e404:	07dc      	lsls	r4, r3, #31
 800e406:	d504      	bpl.n	800e412 <_vfiprintf_r+0x4e>
 800e408:	f04f 30ff 	mov.w	r0, #4294967295
 800e40c:	b01d      	add	sp, #116	; 0x74
 800e40e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e412:	89ab      	ldrh	r3, [r5, #12]
 800e414:	0598      	lsls	r0, r3, #22
 800e416:	d4f7      	bmi.n	800e408 <_vfiprintf_r+0x44>
 800e418:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e41a:	f7fe fb77 	bl	800cb0c <__retarget_lock_release_recursive>
 800e41e:	e7f3      	b.n	800e408 <_vfiprintf_r+0x44>
 800e420:	2300      	movs	r3, #0
 800e422:	9309      	str	r3, [sp, #36]	; 0x24
 800e424:	2320      	movs	r3, #32
 800e426:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e42a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e42e:	2330      	movs	r3, #48	; 0x30
 800e430:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e5e4 <_vfiprintf_r+0x220>
 800e434:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e438:	f04f 0901 	mov.w	r9, #1
 800e43c:	4623      	mov	r3, r4
 800e43e:	469a      	mov	sl, r3
 800e440:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e444:	b10a      	cbz	r2, 800e44a <_vfiprintf_r+0x86>
 800e446:	2a25      	cmp	r2, #37	; 0x25
 800e448:	d1f9      	bne.n	800e43e <_vfiprintf_r+0x7a>
 800e44a:	ebba 0b04 	subs.w	fp, sl, r4
 800e44e:	d00b      	beq.n	800e468 <_vfiprintf_r+0xa4>
 800e450:	465b      	mov	r3, fp
 800e452:	4622      	mov	r2, r4
 800e454:	4629      	mov	r1, r5
 800e456:	4630      	mov	r0, r6
 800e458:	f7ff ffa2 	bl	800e3a0 <__sfputs_r>
 800e45c:	3001      	adds	r0, #1
 800e45e:	f000 80a9 	beq.w	800e5b4 <_vfiprintf_r+0x1f0>
 800e462:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e464:	445a      	add	r2, fp
 800e466:	9209      	str	r2, [sp, #36]	; 0x24
 800e468:	f89a 3000 	ldrb.w	r3, [sl]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	f000 80a1 	beq.w	800e5b4 <_vfiprintf_r+0x1f0>
 800e472:	2300      	movs	r3, #0
 800e474:	f04f 32ff 	mov.w	r2, #4294967295
 800e478:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e47c:	f10a 0a01 	add.w	sl, sl, #1
 800e480:	9304      	str	r3, [sp, #16]
 800e482:	9307      	str	r3, [sp, #28]
 800e484:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e488:	931a      	str	r3, [sp, #104]	; 0x68
 800e48a:	4654      	mov	r4, sl
 800e48c:	2205      	movs	r2, #5
 800e48e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e492:	4854      	ldr	r0, [pc, #336]	; (800e5e4 <_vfiprintf_r+0x220>)
 800e494:	f7f1 ff0c 	bl	80002b0 <memchr>
 800e498:	9a04      	ldr	r2, [sp, #16]
 800e49a:	b9d8      	cbnz	r0, 800e4d4 <_vfiprintf_r+0x110>
 800e49c:	06d1      	lsls	r1, r2, #27
 800e49e:	bf44      	itt	mi
 800e4a0:	2320      	movmi	r3, #32
 800e4a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e4a6:	0713      	lsls	r3, r2, #28
 800e4a8:	bf44      	itt	mi
 800e4aa:	232b      	movmi	r3, #43	; 0x2b
 800e4ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e4b0:	f89a 3000 	ldrb.w	r3, [sl]
 800e4b4:	2b2a      	cmp	r3, #42	; 0x2a
 800e4b6:	d015      	beq.n	800e4e4 <_vfiprintf_r+0x120>
 800e4b8:	9a07      	ldr	r2, [sp, #28]
 800e4ba:	4654      	mov	r4, sl
 800e4bc:	2000      	movs	r0, #0
 800e4be:	f04f 0c0a 	mov.w	ip, #10
 800e4c2:	4621      	mov	r1, r4
 800e4c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e4c8:	3b30      	subs	r3, #48	; 0x30
 800e4ca:	2b09      	cmp	r3, #9
 800e4cc:	d94d      	bls.n	800e56a <_vfiprintf_r+0x1a6>
 800e4ce:	b1b0      	cbz	r0, 800e4fe <_vfiprintf_r+0x13a>
 800e4d0:	9207      	str	r2, [sp, #28]
 800e4d2:	e014      	b.n	800e4fe <_vfiprintf_r+0x13a>
 800e4d4:	eba0 0308 	sub.w	r3, r0, r8
 800e4d8:	fa09 f303 	lsl.w	r3, r9, r3
 800e4dc:	4313      	orrs	r3, r2
 800e4de:	9304      	str	r3, [sp, #16]
 800e4e0:	46a2      	mov	sl, r4
 800e4e2:	e7d2      	b.n	800e48a <_vfiprintf_r+0xc6>
 800e4e4:	9b03      	ldr	r3, [sp, #12]
 800e4e6:	1d19      	adds	r1, r3, #4
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	9103      	str	r1, [sp, #12]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	bfbb      	ittet	lt
 800e4f0:	425b      	neglt	r3, r3
 800e4f2:	f042 0202 	orrlt.w	r2, r2, #2
 800e4f6:	9307      	strge	r3, [sp, #28]
 800e4f8:	9307      	strlt	r3, [sp, #28]
 800e4fa:	bfb8      	it	lt
 800e4fc:	9204      	strlt	r2, [sp, #16]
 800e4fe:	7823      	ldrb	r3, [r4, #0]
 800e500:	2b2e      	cmp	r3, #46	; 0x2e
 800e502:	d10c      	bne.n	800e51e <_vfiprintf_r+0x15a>
 800e504:	7863      	ldrb	r3, [r4, #1]
 800e506:	2b2a      	cmp	r3, #42	; 0x2a
 800e508:	d134      	bne.n	800e574 <_vfiprintf_r+0x1b0>
 800e50a:	9b03      	ldr	r3, [sp, #12]
 800e50c:	1d1a      	adds	r2, r3, #4
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	9203      	str	r2, [sp, #12]
 800e512:	2b00      	cmp	r3, #0
 800e514:	bfb8      	it	lt
 800e516:	f04f 33ff 	movlt.w	r3, #4294967295
 800e51a:	3402      	adds	r4, #2
 800e51c:	9305      	str	r3, [sp, #20]
 800e51e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e5f4 <_vfiprintf_r+0x230>
 800e522:	7821      	ldrb	r1, [r4, #0]
 800e524:	2203      	movs	r2, #3
 800e526:	4650      	mov	r0, sl
 800e528:	f7f1 fec2 	bl	80002b0 <memchr>
 800e52c:	b138      	cbz	r0, 800e53e <_vfiprintf_r+0x17a>
 800e52e:	9b04      	ldr	r3, [sp, #16]
 800e530:	eba0 000a 	sub.w	r0, r0, sl
 800e534:	2240      	movs	r2, #64	; 0x40
 800e536:	4082      	lsls	r2, r0
 800e538:	4313      	orrs	r3, r2
 800e53a:	3401      	adds	r4, #1
 800e53c:	9304      	str	r3, [sp, #16]
 800e53e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e542:	4829      	ldr	r0, [pc, #164]	; (800e5e8 <_vfiprintf_r+0x224>)
 800e544:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e548:	2206      	movs	r2, #6
 800e54a:	f7f1 feb1 	bl	80002b0 <memchr>
 800e54e:	2800      	cmp	r0, #0
 800e550:	d03f      	beq.n	800e5d2 <_vfiprintf_r+0x20e>
 800e552:	4b26      	ldr	r3, [pc, #152]	; (800e5ec <_vfiprintf_r+0x228>)
 800e554:	bb1b      	cbnz	r3, 800e59e <_vfiprintf_r+0x1da>
 800e556:	9b03      	ldr	r3, [sp, #12]
 800e558:	3307      	adds	r3, #7
 800e55a:	f023 0307 	bic.w	r3, r3, #7
 800e55e:	3308      	adds	r3, #8
 800e560:	9303      	str	r3, [sp, #12]
 800e562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e564:	443b      	add	r3, r7
 800e566:	9309      	str	r3, [sp, #36]	; 0x24
 800e568:	e768      	b.n	800e43c <_vfiprintf_r+0x78>
 800e56a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e56e:	460c      	mov	r4, r1
 800e570:	2001      	movs	r0, #1
 800e572:	e7a6      	b.n	800e4c2 <_vfiprintf_r+0xfe>
 800e574:	2300      	movs	r3, #0
 800e576:	3401      	adds	r4, #1
 800e578:	9305      	str	r3, [sp, #20]
 800e57a:	4619      	mov	r1, r3
 800e57c:	f04f 0c0a 	mov.w	ip, #10
 800e580:	4620      	mov	r0, r4
 800e582:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e586:	3a30      	subs	r2, #48	; 0x30
 800e588:	2a09      	cmp	r2, #9
 800e58a:	d903      	bls.n	800e594 <_vfiprintf_r+0x1d0>
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d0c6      	beq.n	800e51e <_vfiprintf_r+0x15a>
 800e590:	9105      	str	r1, [sp, #20]
 800e592:	e7c4      	b.n	800e51e <_vfiprintf_r+0x15a>
 800e594:	fb0c 2101 	mla	r1, ip, r1, r2
 800e598:	4604      	mov	r4, r0
 800e59a:	2301      	movs	r3, #1
 800e59c:	e7f0      	b.n	800e580 <_vfiprintf_r+0x1bc>
 800e59e:	ab03      	add	r3, sp, #12
 800e5a0:	9300      	str	r3, [sp, #0]
 800e5a2:	462a      	mov	r2, r5
 800e5a4:	4b12      	ldr	r3, [pc, #72]	; (800e5f0 <_vfiprintf_r+0x22c>)
 800e5a6:	a904      	add	r1, sp, #16
 800e5a8:	4630      	mov	r0, r6
 800e5aa:	f7fd fd67 	bl	800c07c <_printf_float>
 800e5ae:	4607      	mov	r7, r0
 800e5b0:	1c78      	adds	r0, r7, #1
 800e5b2:	d1d6      	bne.n	800e562 <_vfiprintf_r+0x19e>
 800e5b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e5b6:	07d9      	lsls	r1, r3, #31
 800e5b8:	d405      	bmi.n	800e5c6 <_vfiprintf_r+0x202>
 800e5ba:	89ab      	ldrh	r3, [r5, #12]
 800e5bc:	059a      	lsls	r2, r3, #22
 800e5be:	d402      	bmi.n	800e5c6 <_vfiprintf_r+0x202>
 800e5c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e5c2:	f7fe faa3 	bl	800cb0c <__retarget_lock_release_recursive>
 800e5c6:	89ab      	ldrh	r3, [r5, #12]
 800e5c8:	065b      	lsls	r3, r3, #25
 800e5ca:	f53f af1d 	bmi.w	800e408 <_vfiprintf_r+0x44>
 800e5ce:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e5d0:	e71c      	b.n	800e40c <_vfiprintf_r+0x48>
 800e5d2:	ab03      	add	r3, sp, #12
 800e5d4:	9300      	str	r3, [sp, #0]
 800e5d6:	462a      	mov	r2, r5
 800e5d8:	4b05      	ldr	r3, [pc, #20]	; (800e5f0 <_vfiprintf_r+0x22c>)
 800e5da:	a904      	add	r1, sp, #16
 800e5dc:	4630      	mov	r0, r6
 800e5de:	f7fd fff1 	bl	800c5c4 <_printf_i>
 800e5e2:	e7e4      	b.n	800e5ae <_vfiprintf_r+0x1ea>
 800e5e4:	0800fd38 	.word	0x0800fd38
 800e5e8:	0800fd42 	.word	0x0800fd42
 800e5ec:	0800c07d 	.word	0x0800c07d
 800e5f0:	0800e3a1 	.word	0x0800e3a1
 800e5f4:	0800fd3e 	.word	0x0800fd3e

0800e5f8 <__swbuf_r>:
 800e5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5fa:	460e      	mov	r6, r1
 800e5fc:	4614      	mov	r4, r2
 800e5fe:	4605      	mov	r5, r0
 800e600:	b118      	cbz	r0, 800e60a <__swbuf_r+0x12>
 800e602:	6a03      	ldr	r3, [r0, #32]
 800e604:	b90b      	cbnz	r3, 800e60a <__swbuf_r+0x12>
 800e606:	f7fe f98b 	bl	800c920 <__sinit>
 800e60a:	69a3      	ldr	r3, [r4, #24]
 800e60c:	60a3      	str	r3, [r4, #8]
 800e60e:	89a3      	ldrh	r3, [r4, #12]
 800e610:	071a      	lsls	r2, r3, #28
 800e612:	d525      	bpl.n	800e660 <__swbuf_r+0x68>
 800e614:	6923      	ldr	r3, [r4, #16]
 800e616:	b31b      	cbz	r3, 800e660 <__swbuf_r+0x68>
 800e618:	6823      	ldr	r3, [r4, #0]
 800e61a:	6922      	ldr	r2, [r4, #16]
 800e61c:	1a98      	subs	r0, r3, r2
 800e61e:	6963      	ldr	r3, [r4, #20]
 800e620:	b2f6      	uxtb	r6, r6
 800e622:	4283      	cmp	r3, r0
 800e624:	4637      	mov	r7, r6
 800e626:	dc04      	bgt.n	800e632 <__swbuf_r+0x3a>
 800e628:	4621      	mov	r1, r4
 800e62a:	4628      	mov	r0, r5
 800e62c:	f7ff fe1c 	bl	800e268 <_fflush_r>
 800e630:	b9e0      	cbnz	r0, 800e66c <__swbuf_r+0x74>
 800e632:	68a3      	ldr	r3, [r4, #8]
 800e634:	3b01      	subs	r3, #1
 800e636:	60a3      	str	r3, [r4, #8]
 800e638:	6823      	ldr	r3, [r4, #0]
 800e63a:	1c5a      	adds	r2, r3, #1
 800e63c:	6022      	str	r2, [r4, #0]
 800e63e:	701e      	strb	r6, [r3, #0]
 800e640:	6962      	ldr	r2, [r4, #20]
 800e642:	1c43      	adds	r3, r0, #1
 800e644:	429a      	cmp	r2, r3
 800e646:	d004      	beq.n	800e652 <__swbuf_r+0x5a>
 800e648:	89a3      	ldrh	r3, [r4, #12]
 800e64a:	07db      	lsls	r3, r3, #31
 800e64c:	d506      	bpl.n	800e65c <__swbuf_r+0x64>
 800e64e:	2e0a      	cmp	r6, #10
 800e650:	d104      	bne.n	800e65c <__swbuf_r+0x64>
 800e652:	4621      	mov	r1, r4
 800e654:	4628      	mov	r0, r5
 800e656:	f7ff fe07 	bl	800e268 <_fflush_r>
 800e65a:	b938      	cbnz	r0, 800e66c <__swbuf_r+0x74>
 800e65c:	4638      	mov	r0, r7
 800e65e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e660:	4621      	mov	r1, r4
 800e662:	4628      	mov	r0, r5
 800e664:	f000 f806 	bl	800e674 <__swsetup_r>
 800e668:	2800      	cmp	r0, #0
 800e66a:	d0d5      	beq.n	800e618 <__swbuf_r+0x20>
 800e66c:	f04f 37ff 	mov.w	r7, #4294967295
 800e670:	e7f4      	b.n	800e65c <__swbuf_r+0x64>
	...

0800e674 <__swsetup_r>:
 800e674:	b538      	push	{r3, r4, r5, lr}
 800e676:	4b2a      	ldr	r3, [pc, #168]	; (800e720 <__swsetup_r+0xac>)
 800e678:	4605      	mov	r5, r0
 800e67a:	6818      	ldr	r0, [r3, #0]
 800e67c:	460c      	mov	r4, r1
 800e67e:	b118      	cbz	r0, 800e688 <__swsetup_r+0x14>
 800e680:	6a03      	ldr	r3, [r0, #32]
 800e682:	b90b      	cbnz	r3, 800e688 <__swsetup_r+0x14>
 800e684:	f7fe f94c 	bl	800c920 <__sinit>
 800e688:	89a3      	ldrh	r3, [r4, #12]
 800e68a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e68e:	0718      	lsls	r0, r3, #28
 800e690:	d422      	bmi.n	800e6d8 <__swsetup_r+0x64>
 800e692:	06d9      	lsls	r1, r3, #27
 800e694:	d407      	bmi.n	800e6a6 <__swsetup_r+0x32>
 800e696:	2309      	movs	r3, #9
 800e698:	602b      	str	r3, [r5, #0]
 800e69a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e69e:	81a3      	strh	r3, [r4, #12]
 800e6a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e6a4:	e034      	b.n	800e710 <__swsetup_r+0x9c>
 800e6a6:	0758      	lsls	r0, r3, #29
 800e6a8:	d512      	bpl.n	800e6d0 <__swsetup_r+0x5c>
 800e6aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6ac:	b141      	cbz	r1, 800e6c0 <__swsetup_r+0x4c>
 800e6ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e6b2:	4299      	cmp	r1, r3
 800e6b4:	d002      	beq.n	800e6bc <__swsetup_r+0x48>
 800e6b6:	4628      	mov	r0, r5
 800e6b8:	f7ff f8b4 	bl	800d824 <_free_r>
 800e6bc:	2300      	movs	r3, #0
 800e6be:	6363      	str	r3, [r4, #52]	; 0x34
 800e6c0:	89a3      	ldrh	r3, [r4, #12]
 800e6c2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e6c6:	81a3      	strh	r3, [r4, #12]
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	6063      	str	r3, [r4, #4]
 800e6cc:	6923      	ldr	r3, [r4, #16]
 800e6ce:	6023      	str	r3, [r4, #0]
 800e6d0:	89a3      	ldrh	r3, [r4, #12]
 800e6d2:	f043 0308 	orr.w	r3, r3, #8
 800e6d6:	81a3      	strh	r3, [r4, #12]
 800e6d8:	6923      	ldr	r3, [r4, #16]
 800e6da:	b94b      	cbnz	r3, 800e6f0 <__swsetup_r+0x7c>
 800e6dc:	89a3      	ldrh	r3, [r4, #12]
 800e6de:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e6e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e6e6:	d003      	beq.n	800e6f0 <__swsetup_r+0x7c>
 800e6e8:	4621      	mov	r1, r4
 800e6ea:	4628      	mov	r0, r5
 800e6ec:	f000 f884 	bl	800e7f8 <__smakebuf_r>
 800e6f0:	89a0      	ldrh	r0, [r4, #12]
 800e6f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e6f6:	f010 0301 	ands.w	r3, r0, #1
 800e6fa:	d00a      	beq.n	800e712 <__swsetup_r+0x9e>
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	60a3      	str	r3, [r4, #8]
 800e700:	6963      	ldr	r3, [r4, #20]
 800e702:	425b      	negs	r3, r3
 800e704:	61a3      	str	r3, [r4, #24]
 800e706:	6923      	ldr	r3, [r4, #16]
 800e708:	b943      	cbnz	r3, 800e71c <__swsetup_r+0xa8>
 800e70a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e70e:	d1c4      	bne.n	800e69a <__swsetup_r+0x26>
 800e710:	bd38      	pop	{r3, r4, r5, pc}
 800e712:	0781      	lsls	r1, r0, #30
 800e714:	bf58      	it	pl
 800e716:	6963      	ldrpl	r3, [r4, #20]
 800e718:	60a3      	str	r3, [r4, #8]
 800e71a:	e7f4      	b.n	800e706 <__swsetup_r+0x92>
 800e71c:	2000      	movs	r0, #0
 800e71e:	e7f7      	b.n	800e710 <__swsetup_r+0x9c>
 800e720:	200001dc 	.word	0x200001dc

0800e724 <_raise_r>:
 800e724:	291f      	cmp	r1, #31
 800e726:	b538      	push	{r3, r4, r5, lr}
 800e728:	4604      	mov	r4, r0
 800e72a:	460d      	mov	r5, r1
 800e72c:	d904      	bls.n	800e738 <_raise_r+0x14>
 800e72e:	2316      	movs	r3, #22
 800e730:	6003      	str	r3, [r0, #0]
 800e732:	f04f 30ff 	mov.w	r0, #4294967295
 800e736:	bd38      	pop	{r3, r4, r5, pc}
 800e738:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e73a:	b112      	cbz	r2, 800e742 <_raise_r+0x1e>
 800e73c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e740:	b94b      	cbnz	r3, 800e756 <_raise_r+0x32>
 800e742:	4620      	mov	r0, r4
 800e744:	f000 f830 	bl	800e7a8 <_getpid_r>
 800e748:	462a      	mov	r2, r5
 800e74a:	4601      	mov	r1, r0
 800e74c:	4620      	mov	r0, r4
 800e74e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e752:	f000 b817 	b.w	800e784 <_kill_r>
 800e756:	2b01      	cmp	r3, #1
 800e758:	d00a      	beq.n	800e770 <_raise_r+0x4c>
 800e75a:	1c59      	adds	r1, r3, #1
 800e75c:	d103      	bne.n	800e766 <_raise_r+0x42>
 800e75e:	2316      	movs	r3, #22
 800e760:	6003      	str	r3, [r0, #0]
 800e762:	2001      	movs	r0, #1
 800e764:	e7e7      	b.n	800e736 <_raise_r+0x12>
 800e766:	2400      	movs	r4, #0
 800e768:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e76c:	4628      	mov	r0, r5
 800e76e:	4798      	blx	r3
 800e770:	2000      	movs	r0, #0
 800e772:	e7e0      	b.n	800e736 <_raise_r+0x12>

0800e774 <raise>:
 800e774:	4b02      	ldr	r3, [pc, #8]	; (800e780 <raise+0xc>)
 800e776:	4601      	mov	r1, r0
 800e778:	6818      	ldr	r0, [r3, #0]
 800e77a:	f7ff bfd3 	b.w	800e724 <_raise_r>
 800e77e:	bf00      	nop
 800e780:	200001dc 	.word	0x200001dc

0800e784 <_kill_r>:
 800e784:	b538      	push	{r3, r4, r5, lr}
 800e786:	4d07      	ldr	r5, [pc, #28]	; (800e7a4 <_kill_r+0x20>)
 800e788:	2300      	movs	r3, #0
 800e78a:	4604      	mov	r4, r0
 800e78c:	4608      	mov	r0, r1
 800e78e:	4611      	mov	r1, r2
 800e790:	602b      	str	r3, [r5, #0]
 800e792:	f7f5 f8d1 	bl	8003938 <_kill>
 800e796:	1c43      	adds	r3, r0, #1
 800e798:	d102      	bne.n	800e7a0 <_kill_r+0x1c>
 800e79a:	682b      	ldr	r3, [r5, #0]
 800e79c:	b103      	cbz	r3, 800e7a0 <_kill_r+0x1c>
 800e79e:	6023      	str	r3, [r4, #0]
 800e7a0:	bd38      	pop	{r3, r4, r5, pc}
 800e7a2:	bf00      	nop
 800e7a4:	20013fa4 	.word	0x20013fa4

0800e7a8 <_getpid_r>:
 800e7a8:	f7f5 b8be 	b.w	8003928 <_getpid>

0800e7ac <__swhatbuf_r>:
 800e7ac:	b570      	push	{r4, r5, r6, lr}
 800e7ae:	460c      	mov	r4, r1
 800e7b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7b4:	2900      	cmp	r1, #0
 800e7b6:	b096      	sub	sp, #88	; 0x58
 800e7b8:	4615      	mov	r5, r2
 800e7ba:	461e      	mov	r6, r3
 800e7bc:	da0d      	bge.n	800e7da <__swhatbuf_r+0x2e>
 800e7be:	89a3      	ldrh	r3, [r4, #12]
 800e7c0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e7c4:	f04f 0100 	mov.w	r1, #0
 800e7c8:	bf0c      	ite	eq
 800e7ca:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e7ce:	2340      	movne	r3, #64	; 0x40
 800e7d0:	2000      	movs	r0, #0
 800e7d2:	6031      	str	r1, [r6, #0]
 800e7d4:	602b      	str	r3, [r5, #0]
 800e7d6:	b016      	add	sp, #88	; 0x58
 800e7d8:	bd70      	pop	{r4, r5, r6, pc}
 800e7da:	466a      	mov	r2, sp
 800e7dc:	f000 f848 	bl	800e870 <_fstat_r>
 800e7e0:	2800      	cmp	r0, #0
 800e7e2:	dbec      	blt.n	800e7be <__swhatbuf_r+0x12>
 800e7e4:	9901      	ldr	r1, [sp, #4]
 800e7e6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e7ea:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e7ee:	4259      	negs	r1, r3
 800e7f0:	4159      	adcs	r1, r3
 800e7f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e7f6:	e7eb      	b.n	800e7d0 <__swhatbuf_r+0x24>

0800e7f8 <__smakebuf_r>:
 800e7f8:	898b      	ldrh	r3, [r1, #12]
 800e7fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e7fc:	079d      	lsls	r5, r3, #30
 800e7fe:	4606      	mov	r6, r0
 800e800:	460c      	mov	r4, r1
 800e802:	d507      	bpl.n	800e814 <__smakebuf_r+0x1c>
 800e804:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e808:	6023      	str	r3, [r4, #0]
 800e80a:	6123      	str	r3, [r4, #16]
 800e80c:	2301      	movs	r3, #1
 800e80e:	6163      	str	r3, [r4, #20]
 800e810:	b002      	add	sp, #8
 800e812:	bd70      	pop	{r4, r5, r6, pc}
 800e814:	ab01      	add	r3, sp, #4
 800e816:	466a      	mov	r2, sp
 800e818:	f7ff ffc8 	bl	800e7ac <__swhatbuf_r>
 800e81c:	9900      	ldr	r1, [sp, #0]
 800e81e:	4605      	mov	r5, r0
 800e820:	4630      	mov	r0, r6
 800e822:	f7ff f873 	bl	800d90c <_malloc_r>
 800e826:	b948      	cbnz	r0, 800e83c <__smakebuf_r+0x44>
 800e828:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e82c:	059a      	lsls	r2, r3, #22
 800e82e:	d4ef      	bmi.n	800e810 <__smakebuf_r+0x18>
 800e830:	f023 0303 	bic.w	r3, r3, #3
 800e834:	f043 0302 	orr.w	r3, r3, #2
 800e838:	81a3      	strh	r3, [r4, #12]
 800e83a:	e7e3      	b.n	800e804 <__smakebuf_r+0xc>
 800e83c:	89a3      	ldrh	r3, [r4, #12]
 800e83e:	6020      	str	r0, [r4, #0]
 800e840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e844:	81a3      	strh	r3, [r4, #12]
 800e846:	9b00      	ldr	r3, [sp, #0]
 800e848:	6163      	str	r3, [r4, #20]
 800e84a:	9b01      	ldr	r3, [sp, #4]
 800e84c:	6120      	str	r0, [r4, #16]
 800e84e:	b15b      	cbz	r3, 800e868 <__smakebuf_r+0x70>
 800e850:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e854:	4630      	mov	r0, r6
 800e856:	f000 f81d 	bl	800e894 <_isatty_r>
 800e85a:	b128      	cbz	r0, 800e868 <__smakebuf_r+0x70>
 800e85c:	89a3      	ldrh	r3, [r4, #12]
 800e85e:	f023 0303 	bic.w	r3, r3, #3
 800e862:	f043 0301 	orr.w	r3, r3, #1
 800e866:	81a3      	strh	r3, [r4, #12]
 800e868:	89a3      	ldrh	r3, [r4, #12]
 800e86a:	431d      	orrs	r5, r3
 800e86c:	81a5      	strh	r5, [r4, #12]
 800e86e:	e7cf      	b.n	800e810 <__smakebuf_r+0x18>

0800e870 <_fstat_r>:
 800e870:	b538      	push	{r3, r4, r5, lr}
 800e872:	4d07      	ldr	r5, [pc, #28]	; (800e890 <_fstat_r+0x20>)
 800e874:	2300      	movs	r3, #0
 800e876:	4604      	mov	r4, r0
 800e878:	4608      	mov	r0, r1
 800e87a:	4611      	mov	r1, r2
 800e87c:	602b      	str	r3, [r5, #0]
 800e87e:	f7f5 f89e 	bl	80039be <_fstat>
 800e882:	1c43      	adds	r3, r0, #1
 800e884:	d102      	bne.n	800e88c <_fstat_r+0x1c>
 800e886:	682b      	ldr	r3, [r5, #0]
 800e888:	b103      	cbz	r3, 800e88c <_fstat_r+0x1c>
 800e88a:	6023      	str	r3, [r4, #0]
 800e88c:	bd38      	pop	{r3, r4, r5, pc}
 800e88e:	bf00      	nop
 800e890:	20013fa4 	.word	0x20013fa4

0800e894 <_isatty_r>:
 800e894:	b538      	push	{r3, r4, r5, lr}
 800e896:	4d06      	ldr	r5, [pc, #24]	; (800e8b0 <_isatty_r+0x1c>)
 800e898:	2300      	movs	r3, #0
 800e89a:	4604      	mov	r4, r0
 800e89c:	4608      	mov	r0, r1
 800e89e:	602b      	str	r3, [r5, #0]
 800e8a0:	f7f5 f89d 	bl	80039de <_isatty>
 800e8a4:	1c43      	adds	r3, r0, #1
 800e8a6:	d102      	bne.n	800e8ae <_isatty_r+0x1a>
 800e8a8:	682b      	ldr	r3, [r5, #0]
 800e8aa:	b103      	cbz	r3, 800e8ae <_isatty_r+0x1a>
 800e8ac:	6023      	str	r3, [r4, #0]
 800e8ae:	bd38      	pop	{r3, r4, r5, pc}
 800e8b0:	20013fa4 	.word	0x20013fa4

0800e8b4 <pow>:
 800e8b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8b6:	ed2d 8b02 	vpush	{d8}
 800e8ba:	eeb0 8a40 	vmov.f32	s16, s0
 800e8be:	eef0 8a60 	vmov.f32	s17, s1
 800e8c2:	ec55 4b11 	vmov	r4, r5, d1
 800e8c6:	f000 f993 	bl	800ebf0 <__ieee754_pow>
 800e8ca:	4622      	mov	r2, r4
 800e8cc:	462b      	mov	r3, r5
 800e8ce:	4620      	mov	r0, r4
 800e8d0:	4629      	mov	r1, r5
 800e8d2:	ec57 6b10 	vmov	r6, r7, d0
 800e8d6:	f7f2 f999 	bl	8000c0c <__aeabi_dcmpun>
 800e8da:	2800      	cmp	r0, #0
 800e8dc:	d13b      	bne.n	800e956 <pow+0xa2>
 800e8de:	ec51 0b18 	vmov	r0, r1, d8
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	f7f2 f95f 	bl	8000ba8 <__aeabi_dcmpeq>
 800e8ea:	b1b8      	cbz	r0, 800e91c <pow+0x68>
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	4620      	mov	r0, r4
 800e8f2:	4629      	mov	r1, r5
 800e8f4:	f7f2 f958 	bl	8000ba8 <__aeabi_dcmpeq>
 800e8f8:	2800      	cmp	r0, #0
 800e8fa:	d146      	bne.n	800e98a <pow+0xd6>
 800e8fc:	ec45 4b10 	vmov	d0, r4, r5
 800e900:	f000 f848 	bl	800e994 <finite>
 800e904:	b338      	cbz	r0, 800e956 <pow+0xa2>
 800e906:	2200      	movs	r2, #0
 800e908:	2300      	movs	r3, #0
 800e90a:	4620      	mov	r0, r4
 800e90c:	4629      	mov	r1, r5
 800e90e:	f7f2 f955 	bl	8000bbc <__aeabi_dcmplt>
 800e912:	b300      	cbz	r0, 800e956 <pow+0xa2>
 800e914:	f7fe f8ce 	bl	800cab4 <__errno>
 800e918:	2322      	movs	r3, #34	; 0x22
 800e91a:	e01b      	b.n	800e954 <pow+0xa0>
 800e91c:	ec47 6b10 	vmov	d0, r6, r7
 800e920:	f000 f838 	bl	800e994 <finite>
 800e924:	b9e0      	cbnz	r0, 800e960 <pow+0xac>
 800e926:	eeb0 0a48 	vmov.f32	s0, s16
 800e92a:	eef0 0a68 	vmov.f32	s1, s17
 800e92e:	f000 f831 	bl	800e994 <finite>
 800e932:	b1a8      	cbz	r0, 800e960 <pow+0xac>
 800e934:	ec45 4b10 	vmov	d0, r4, r5
 800e938:	f000 f82c 	bl	800e994 <finite>
 800e93c:	b180      	cbz	r0, 800e960 <pow+0xac>
 800e93e:	4632      	mov	r2, r6
 800e940:	463b      	mov	r3, r7
 800e942:	4630      	mov	r0, r6
 800e944:	4639      	mov	r1, r7
 800e946:	f7f2 f961 	bl	8000c0c <__aeabi_dcmpun>
 800e94a:	2800      	cmp	r0, #0
 800e94c:	d0e2      	beq.n	800e914 <pow+0x60>
 800e94e:	f7fe f8b1 	bl	800cab4 <__errno>
 800e952:	2321      	movs	r3, #33	; 0x21
 800e954:	6003      	str	r3, [r0, #0]
 800e956:	ecbd 8b02 	vpop	{d8}
 800e95a:	ec47 6b10 	vmov	d0, r6, r7
 800e95e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e960:	2200      	movs	r2, #0
 800e962:	2300      	movs	r3, #0
 800e964:	4630      	mov	r0, r6
 800e966:	4639      	mov	r1, r7
 800e968:	f7f2 f91e 	bl	8000ba8 <__aeabi_dcmpeq>
 800e96c:	2800      	cmp	r0, #0
 800e96e:	d0f2      	beq.n	800e956 <pow+0xa2>
 800e970:	eeb0 0a48 	vmov.f32	s0, s16
 800e974:	eef0 0a68 	vmov.f32	s1, s17
 800e978:	f000 f80c 	bl	800e994 <finite>
 800e97c:	2800      	cmp	r0, #0
 800e97e:	d0ea      	beq.n	800e956 <pow+0xa2>
 800e980:	ec45 4b10 	vmov	d0, r4, r5
 800e984:	f000 f806 	bl	800e994 <finite>
 800e988:	e7c3      	b.n	800e912 <pow+0x5e>
 800e98a:	4f01      	ldr	r7, [pc, #4]	; (800e990 <pow+0xdc>)
 800e98c:	2600      	movs	r6, #0
 800e98e:	e7e2      	b.n	800e956 <pow+0xa2>
 800e990:	3ff00000 	.word	0x3ff00000

0800e994 <finite>:
 800e994:	b082      	sub	sp, #8
 800e996:	ed8d 0b00 	vstr	d0, [sp]
 800e99a:	9801      	ldr	r0, [sp, #4]
 800e99c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e9a0:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e9a4:	0fc0      	lsrs	r0, r0, #31
 800e9a6:	b002      	add	sp, #8
 800e9a8:	4770      	bx	lr
	...

0800e9ac <__ieee754_sqrt>:
 800e9ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9b0:	ec55 4b10 	vmov	r4, r5, d0
 800e9b4:	4e67      	ldr	r6, [pc, #412]	; (800eb54 <__ieee754_sqrt+0x1a8>)
 800e9b6:	43ae      	bics	r6, r5
 800e9b8:	ee10 0a10 	vmov	r0, s0
 800e9bc:	ee10 2a10 	vmov	r2, s0
 800e9c0:	4629      	mov	r1, r5
 800e9c2:	462b      	mov	r3, r5
 800e9c4:	d10d      	bne.n	800e9e2 <__ieee754_sqrt+0x36>
 800e9c6:	f7f1 fe87 	bl	80006d8 <__aeabi_dmul>
 800e9ca:	4602      	mov	r2, r0
 800e9cc:	460b      	mov	r3, r1
 800e9ce:	4620      	mov	r0, r4
 800e9d0:	4629      	mov	r1, r5
 800e9d2:	f7f1 fccb 	bl	800036c <__adddf3>
 800e9d6:	4604      	mov	r4, r0
 800e9d8:	460d      	mov	r5, r1
 800e9da:	ec45 4b10 	vmov	d0, r4, r5
 800e9de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9e2:	2d00      	cmp	r5, #0
 800e9e4:	dc0b      	bgt.n	800e9fe <__ieee754_sqrt+0x52>
 800e9e6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e9ea:	4326      	orrs	r6, r4
 800e9ec:	d0f5      	beq.n	800e9da <__ieee754_sqrt+0x2e>
 800e9ee:	b135      	cbz	r5, 800e9fe <__ieee754_sqrt+0x52>
 800e9f0:	f7f1 fcba 	bl	8000368 <__aeabi_dsub>
 800e9f4:	4602      	mov	r2, r0
 800e9f6:	460b      	mov	r3, r1
 800e9f8:	f7f1 ff98 	bl	800092c <__aeabi_ddiv>
 800e9fc:	e7eb      	b.n	800e9d6 <__ieee754_sqrt+0x2a>
 800e9fe:	1509      	asrs	r1, r1, #20
 800ea00:	f000 808d 	beq.w	800eb1e <__ieee754_sqrt+0x172>
 800ea04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ea08:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800ea0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ea10:	07c9      	lsls	r1, r1, #31
 800ea12:	bf5c      	itt	pl
 800ea14:	005b      	lslpl	r3, r3, #1
 800ea16:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800ea1a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ea1e:	bf58      	it	pl
 800ea20:	0052      	lslpl	r2, r2, #1
 800ea22:	2500      	movs	r5, #0
 800ea24:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ea28:	1076      	asrs	r6, r6, #1
 800ea2a:	0052      	lsls	r2, r2, #1
 800ea2c:	f04f 0e16 	mov.w	lr, #22
 800ea30:	46ac      	mov	ip, r5
 800ea32:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ea36:	eb0c 0001 	add.w	r0, ip, r1
 800ea3a:	4298      	cmp	r0, r3
 800ea3c:	bfde      	ittt	le
 800ea3e:	1a1b      	suble	r3, r3, r0
 800ea40:	eb00 0c01 	addle.w	ip, r0, r1
 800ea44:	186d      	addle	r5, r5, r1
 800ea46:	005b      	lsls	r3, r3, #1
 800ea48:	f1be 0e01 	subs.w	lr, lr, #1
 800ea4c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ea50:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ea54:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800ea58:	d1ed      	bne.n	800ea36 <__ieee754_sqrt+0x8a>
 800ea5a:	4674      	mov	r4, lr
 800ea5c:	2720      	movs	r7, #32
 800ea5e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800ea62:	4563      	cmp	r3, ip
 800ea64:	eb01 000e 	add.w	r0, r1, lr
 800ea68:	dc02      	bgt.n	800ea70 <__ieee754_sqrt+0xc4>
 800ea6a:	d113      	bne.n	800ea94 <__ieee754_sqrt+0xe8>
 800ea6c:	4290      	cmp	r0, r2
 800ea6e:	d811      	bhi.n	800ea94 <__ieee754_sqrt+0xe8>
 800ea70:	2800      	cmp	r0, #0
 800ea72:	eb00 0e01 	add.w	lr, r0, r1
 800ea76:	da57      	bge.n	800eb28 <__ieee754_sqrt+0x17c>
 800ea78:	f1be 0f00 	cmp.w	lr, #0
 800ea7c:	db54      	blt.n	800eb28 <__ieee754_sqrt+0x17c>
 800ea7e:	f10c 0801 	add.w	r8, ip, #1
 800ea82:	eba3 030c 	sub.w	r3, r3, ip
 800ea86:	4290      	cmp	r0, r2
 800ea88:	bf88      	it	hi
 800ea8a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ea8e:	1a12      	subs	r2, r2, r0
 800ea90:	440c      	add	r4, r1
 800ea92:	46c4      	mov	ip, r8
 800ea94:	005b      	lsls	r3, r3, #1
 800ea96:	3f01      	subs	r7, #1
 800ea98:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ea9c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800eaa0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800eaa4:	d1dd      	bne.n	800ea62 <__ieee754_sqrt+0xb6>
 800eaa6:	4313      	orrs	r3, r2
 800eaa8:	d01b      	beq.n	800eae2 <__ieee754_sqrt+0x136>
 800eaaa:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800eb58 <__ieee754_sqrt+0x1ac>
 800eaae:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800eb5c <__ieee754_sqrt+0x1b0>
 800eab2:	e9da 0100 	ldrd	r0, r1, [sl]
 800eab6:	e9db 2300 	ldrd	r2, r3, [fp]
 800eaba:	f7f1 fc55 	bl	8000368 <__aeabi_dsub>
 800eabe:	e9da 8900 	ldrd	r8, r9, [sl]
 800eac2:	4602      	mov	r2, r0
 800eac4:	460b      	mov	r3, r1
 800eac6:	4640      	mov	r0, r8
 800eac8:	4649      	mov	r1, r9
 800eaca:	f7f2 f881 	bl	8000bd0 <__aeabi_dcmple>
 800eace:	b140      	cbz	r0, 800eae2 <__ieee754_sqrt+0x136>
 800ead0:	f1b4 3fff 	cmp.w	r4, #4294967295
 800ead4:	e9da 0100 	ldrd	r0, r1, [sl]
 800ead8:	e9db 2300 	ldrd	r2, r3, [fp]
 800eadc:	d126      	bne.n	800eb2c <__ieee754_sqrt+0x180>
 800eade:	3501      	adds	r5, #1
 800eae0:	463c      	mov	r4, r7
 800eae2:	106a      	asrs	r2, r5, #1
 800eae4:	0863      	lsrs	r3, r4, #1
 800eae6:	07e9      	lsls	r1, r5, #31
 800eae8:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800eaec:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800eaf0:	bf48      	it	mi
 800eaf2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800eaf6:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800eafa:	461c      	mov	r4, r3
 800eafc:	e76d      	b.n	800e9da <__ieee754_sqrt+0x2e>
 800eafe:	0ad3      	lsrs	r3, r2, #11
 800eb00:	3815      	subs	r0, #21
 800eb02:	0552      	lsls	r2, r2, #21
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d0fa      	beq.n	800eafe <__ieee754_sqrt+0x152>
 800eb08:	02dc      	lsls	r4, r3, #11
 800eb0a:	d50a      	bpl.n	800eb22 <__ieee754_sqrt+0x176>
 800eb0c:	f1c1 0420 	rsb	r4, r1, #32
 800eb10:	fa22 f404 	lsr.w	r4, r2, r4
 800eb14:	1e4d      	subs	r5, r1, #1
 800eb16:	408a      	lsls	r2, r1
 800eb18:	4323      	orrs	r3, r4
 800eb1a:	1b41      	subs	r1, r0, r5
 800eb1c:	e772      	b.n	800ea04 <__ieee754_sqrt+0x58>
 800eb1e:	4608      	mov	r0, r1
 800eb20:	e7f0      	b.n	800eb04 <__ieee754_sqrt+0x158>
 800eb22:	005b      	lsls	r3, r3, #1
 800eb24:	3101      	adds	r1, #1
 800eb26:	e7ef      	b.n	800eb08 <__ieee754_sqrt+0x15c>
 800eb28:	46e0      	mov	r8, ip
 800eb2a:	e7aa      	b.n	800ea82 <__ieee754_sqrt+0xd6>
 800eb2c:	f7f1 fc1e 	bl	800036c <__adddf3>
 800eb30:	e9da 8900 	ldrd	r8, r9, [sl]
 800eb34:	4602      	mov	r2, r0
 800eb36:	460b      	mov	r3, r1
 800eb38:	4640      	mov	r0, r8
 800eb3a:	4649      	mov	r1, r9
 800eb3c:	f7f2 f83e 	bl	8000bbc <__aeabi_dcmplt>
 800eb40:	b120      	cbz	r0, 800eb4c <__ieee754_sqrt+0x1a0>
 800eb42:	1ca0      	adds	r0, r4, #2
 800eb44:	bf08      	it	eq
 800eb46:	3501      	addeq	r5, #1
 800eb48:	3402      	adds	r4, #2
 800eb4a:	e7ca      	b.n	800eae2 <__ieee754_sqrt+0x136>
 800eb4c:	3401      	adds	r4, #1
 800eb4e:	f024 0401 	bic.w	r4, r4, #1
 800eb52:	e7c6      	b.n	800eae2 <__ieee754_sqrt+0x136>
 800eb54:	7ff00000 	.word	0x7ff00000
 800eb58:	200001e0 	.word	0x200001e0
 800eb5c:	200001e8 	.word	0x200001e8

0800eb60 <round>:
 800eb60:	ec53 2b10 	vmov	r2, r3, d0
 800eb64:	b570      	push	{r4, r5, r6, lr}
 800eb66:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800eb6a:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800eb6e:	2813      	cmp	r0, #19
 800eb70:	ee10 5a10 	vmov	r5, s0
 800eb74:	4619      	mov	r1, r3
 800eb76:	dc18      	bgt.n	800ebaa <round+0x4a>
 800eb78:	2800      	cmp	r0, #0
 800eb7a:	da09      	bge.n	800eb90 <round+0x30>
 800eb7c:	3001      	adds	r0, #1
 800eb7e:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800eb82:	d103      	bne.n	800eb8c <round+0x2c>
 800eb84:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800eb88:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800eb8c:	2300      	movs	r3, #0
 800eb8e:	e02a      	b.n	800ebe6 <round+0x86>
 800eb90:	4c16      	ldr	r4, [pc, #88]	; (800ebec <round+0x8c>)
 800eb92:	4104      	asrs	r4, r0
 800eb94:	ea03 0604 	and.w	r6, r3, r4
 800eb98:	4316      	orrs	r6, r2
 800eb9a:	d011      	beq.n	800ebc0 <round+0x60>
 800eb9c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800eba0:	4103      	asrs	r3, r0
 800eba2:	440b      	add	r3, r1
 800eba4:	ea23 0104 	bic.w	r1, r3, r4
 800eba8:	e7f0      	b.n	800eb8c <round+0x2c>
 800ebaa:	2833      	cmp	r0, #51	; 0x33
 800ebac:	dd0b      	ble.n	800ebc6 <round+0x66>
 800ebae:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800ebb2:	d105      	bne.n	800ebc0 <round+0x60>
 800ebb4:	ee10 0a10 	vmov	r0, s0
 800ebb8:	f7f1 fbd8 	bl	800036c <__adddf3>
 800ebbc:	4602      	mov	r2, r0
 800ebbe:	460b      	mov	r3, r1
 800ebc0:	ec43 2b10 	vmov	d0, r2, r3
 800ebc4:	bd70      	pop	{r4, r5, r6, pc}
 800ebc6:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800ebca:	f04f 34ff 	mov.w	r4, #4294967295
 800ebce:	40f4      	lsrs	r4, r6
 800ebd0:	4214      	tst	r4, r2
 800ebd2:	d0f5      	beq.n	800ebc0 <round+0x60>
 800ebd4:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800ebd8:	2301      	movs	r3, #1
 800ebda:	4083      	lsls	r3, r0
 800ebdc:	195b      	adds	r3, r3, r5
 800ebde:	bf28      	it	cs
 800ebe0:	3101      	addcs	r1, #1
 800ebe2:	ea23 0304 	bic.w	r3, r3, r4
 800ebe6:	461a      	mov	r2, r3
 800ebe8:	460b      	mov	r3, r1
 800ebea:	e7e9      	b.n	800ebc0 <round+0x60>
 800ebec:	000fffff 	.word	0x000fffff

0800ebf0 <__ieee754_pow>:
 800ebf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebf4:	ed2d 8b06 	vpush	{d8-d10}
 800ebf8:	b089      	sub	sp, #36	; 0x24
 800ebfa:	ed8d 1b00 	vstr	d1, [sp]
 800ebfe:	e9dd 2900 	ldrd	r2, r9, [sp]
 800ec02:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800ec06:	ea58 0102 	orrs.w	r1, r8, r2
 800ec0a:	ec57 6b10 	vmov	r6, r7, d0
 800ec0e:	d115      	bne.n	800ec3c <__ieee754_pow+0x4c>
 800ec10:	19b3      	adds	r3, r6, r6
 800ec12:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800ec16:	4152      	adcs	r2, r2
 800ec18:	4299      	cmp	r1, r3
 800ec1a:	4b89      	ldr	r3, [pc, #548]	; (800ee40 <__ieee754_pow+0x250>)
 800ec1c:	4193      	sbcs	r3, r2
 800ec1e:	f080 84d1 	bcs.w	800f5c4 <__ieee754_pow+0x9d4>
 800ec22:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec26:	4630      	mov	r0, r6
 800ec28:	4639      	mov	r1, r7
 800ec2a:	f7f1 fb9f 	bl	800036c <__adddf3>
 800ec2e:	ec41 0b10 	vmov	d0, r0, r1
 800ec32:	b009      	add	sp, #36	; 0x24
 800ec34:	ecbd 8b06 	vpop	{d8-d10}
 800ec38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec3c:	4b81      	ldr	r3, [pc, #516]	; (800ee44 <__ieee754_pow+0x254>)
 800ec3e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800ec42:	429c      	cmp	r4, r3
 800ec44:	ee10 aa10 	vmov	sl, s0
 800ec48:	463d      	mov	r5, r7
 800ec4a:	dc06      	bgt.n	800ec5a <__ieee754_pow+0x6a>
 800ec4c:	d101      	bne.n	800ec52 <__ieee754_pow+0x62>
 800ec4e:	2e00      	cmp	r6, #0
 800ec50:	d1e7      	bne.n	800ec22 <__ieee754_pow+0x32>
 800ec52:	4598      	cmp	r8, r3
 800ec54:	dc01      	bgt.n	800ec5a <__ieee754_pow+0x6a>
 800ec56:	d10f      	bne.n	800ec78 <__ieee754_pow+0x88>
 800ec58:	b172      	cbz	r2, 800ec78 <__ieee754_pow+0x88>
 800ec5a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800ec5e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800ec62:	ea55 050a 	orrs.w	r5, r5, sl
 800ec66:	d1dc      	bne.n	800ec22 <__ieee754_pow+0x32>
 800ec68:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ec6c:	18db      	adds	r3, r3, r3
 800ec6e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800ec72:	4152      	adcs	r2, r2
 800ec74:	429d      	cmp	r5, r3
 800ec76:	e7d0      	b.n	800ec1a <__ieee754_pow+0x2a>
 800ec78:	2d00      	cmp	r5, #0
 800ec7a:	da3b      	bge.n	800ecf4 <__ieee754_pow+0x104>
 800ec7c:	4b72      	ldr	r3, [pc, #456]	; (800ee48 <__ieee754_pow+0x258>)
 800ec7e:	4598      	cmp	r8, r3
 800ec80:	dc51      	bgt.n	800ed26 <__ieee754_pow+0x136>
 800ec82:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ec86:	4598      	cmp	r8, r3
 800ec88:	f340 84ab 	ble.w	800f5e2 <__ieee754_pow+0x9f2>
 800ec8c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ec90:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ec94:	2b14      	cmp	r3, #20
 800ec96:	dd0f      	ble.n	800ecb8 <__ieee754_pow+0xc8>
 800ec98:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ec9c:	fa22 f103 	lsr.w	r1, r2, r3
 800eca0:	fa01 f303 	lsl.w	r3, r1, r3
 800eca4:	4293      	cmp	r3, r2
 800eca6:	f040 849c 	bne.w	800f5e2 <__ieee754_pow+0x9f2>
 800ecaa:	f001 0101 	and.w	r1, r1, #1
 800ecae:	f1c1 0302 	rsb	r3, r1, #2
 800ecb2:	9304      	str	r3, [sp, #16]
 800ecb4:	b182      	cbz	r2, 800ecd8 <__ieee754_pow+0xe8>
 800ecb6:	e05f      	b.n	800ed78 <__ieee754_pow+0x188>
 800ecb8:	2a00      	cmp	r2, #0
 800ecba:	d15b      	bne.n	800ed74 <__ieee754_pow+0x184>
 800ecbc:	f1c3 0314 	rsb	r3, r3, #20
 800ecc0:	fa48 f103 	asr.w	r1, r8, r3
 800ecc4:	fa01 f303 	lsl.w	r3, r1, r3
 800ecc8:	4543      	cmp	r3, r8
 800ecca:	f040 8487 	bne.w	800f5dc <__ieee754_pow+0x9ec>
 800ecce:	f001 0101 	and.w	r1, r1, #1
 800ecd2:	f1c1 0302 	rsb	r3, r1, #2
 800ecd6:	9304      	str	r3, [sp, #16]
 800ecd8:	4b5c      	ldr	r3, [pc, #368]	; (800ee4c <__ieee754_pow+0x25c>)
 800ecda:	4598      	cmp	r8, r3
 800ecdc:	d132      	bne.n	800ed44 <__ieee754_pow+0x154>
 800ecde:	f1b9 0f00 	cmp.w	r9, #0
 800ece2:	f280 8477 	bge.w	800f5d4 <__ieee754_pow+0x9e4>
 800ece6:	4959      	ldr	r1, [pc, #356]	; (800ee4c <__ieee754_pow+0x25c>)
 800ece8:	4632      	mov	r2, r6
 800ecea:	463b      	mov	r3, r7
 800ecec:	2000      	movs	r0, #0
 800ecee:	f7f1 fe1d 	bl	800092c <__aeabi_ddiv>
 800ecf2:	e79c      	b.n	800ec2e <__ieee754_pow+0x3e>
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	9304      	str	r3, [sp, #16]
 800ecf8:	2a00      	cmp	r2, #0
 800ecfa:	d13d      	bne.n	800ed78 <__ieee754_pow+0x188>
 800ecfc:	4b51      	ldr	r3, [pc, #324]	; (800ee44 <__ieee754_pow+0x254>)
 800ecfe:	4598      	cmp	r8, r3
 800ed00:	d1ea      	bne.n	800ecd8 <__ieee754_pow+0xe8>
 800ed02:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800ed06:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800ed0a:	ea53 030a 	orrs.w	r3, r3, sl
 800ed0e:	f000 8459 	beq.w	800f5c4 <__ieee754_pow+0x9d4>
 800ed12:	4b4f      	ldr	r3, [pc, #316]	; (800ee50 <__ieee754_pow+0x260>)
 800ed14:	429c      	cmp	r4, r3
 800ed16:	dd08      	ble.n	800ed2a <__ieee754_pow+0x13a>
 800ed18:	f1b9 0f00 	cmp.w	r9, #0
 800ed1c:	f2c0 8456 	blt.w	800f5cc <__ieee754_pow+0x9dc>
 800ed20:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed24:	e783      	b.n	800ec2e <__ieee754_pow+0x3e>
 800ed26:	2302      	movs	r3, #2
 800ed28:	e7e5      	b.n	800ecf6 <__ieee754_pow+0x106>
 800ed2a:	f1b9 0f00 	cmp.w	r9, #0
 800ed2e:	f04f 0000 	mov.w	r0, #0
 800ed32:	f04f 0100 	mov.w	r1, #0
 800ed36:	f6bf af7a 	bge.w	800ec2e <__ieee754_pow+0x3e>
 800ed3a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800ed3e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ed42:	e774      	b.n	800ec2e <__ieee754_pow+0x3e>
 800ed44:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800ed48:	d106      	bne.n	800ed58 <__ieee754_pow+0x168>
 800ed4a:	4632      	mov	r2, r6
 800ed4c:	463b      	mov	r3, r7
 800ed4e:	4630      	mov	r0, r6
 800ed50:	4639      	mov	r1, r7
 800ed52:	f7f1 fcc1 	bl	80006d8 <__aeabi_dmul>
 800ed56:	e76a      	b.n	800ec2e <__ieee754_pow+0x3e>
 800ed58:	4b3e      	ldr	r3, [pc, #248]	; (800ee54 <__ieee754_pow+0x264>)
 800ed5a:	4599      	cmp	r9, r3
 800ed5c:	d10c      	bne.n	800ed78 <__ieee754_pow+0x188>
 800ed5e:	2d00      	cmp	r5, #0
 800ed60:	db0a      	blt.n	800ed78 <__ieee754_pow+0x188>
 800ed62:	ec47 6b10 	vmov	d0, r6, r7
 800ed66:	b009      	add	sp, #36	; 0x24
 800ed68:	ecbd 8b06 	vpop	{d8-d10}
 800ed6c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed70:	f7ff be1c 	b.w	800e9ac <__ieee754_sqrt>
 800ed74:	2300      	movs	r3, #0
 800ed76:	9304      	str	r3, [sp, #16]
 800ed78:	ec47 6b10 	vmov	d0, r6, r7
 800ed7c:	f000 fc62 	bl	800f644 <fabs>
 800ed80:	ec51 0b10 	vmov	r0, r1, d0
 800ed84:	f1ba 0f00 	cmp.w	sl, #0
 800ed88:	d129      	bne.n	800edde <__ieee754_pow+0x1ee>
 800ed8a:	b124      	cbz	r4, 800ed96 <__ieee754_pow+0x1a6>
 800ed8c:	4b2f      	ldr	r3, [pc, #188]	; (800ee4c <__ieee754_pow+0x25c>)
 800ed8e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800ed92:	429a      	cmp	r2, r3
 800ed94:	d123      	bne.n	800edde <__ieee754_pow+0x1ee>
 800ed96:	f1b9 0f00 	cmp.w	r9, #0
 800ed9a:	da05      	bge.n	800eda8 <__ieee754_pow+0x1b8>
 800ed9c:	4602      	mov	r2, r0
 800ed9e:	460b      	mov	r3, r1
 800eda0:	2000      	movs	r0, #0
 800eda2:	492a      	ldr	r1, [pc, #168]	; (800ee4c <__ieee754_pow+0x25c>)
 800eda4:	f7f1 fdc2 	bl	800092c <__aeabi_ddiv>
 800eda8:	2d00      	cmp	r5, #0
 800edaa:	f6bf af40 	bge.w	800ec2e <__ieee754_pow+0x3e>
 800edae:	9b04      	ldr	r3, [sp, #16]
 800edb0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800edb4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800edb8:	431c      	orrs	r4, r3
 800edba:	d108      	bne.n	800edce <__ieee754_pow+0x1de>
 800edbc:	4602      	mov	r2, r0
 800edbe:	460b      	mov	r3, r1
 800edc0:	4610      	mov	r0, r2
 800edc2:	4619      	mov	r1, r3
 800edc4:	f7f1 fad0 	bl	8000368 <__aeabi_dsub>
 800edc8:	4602      	mov	r2, r0
 800edca:	460b      	mov	r3, r1
 800edcc:	e78f      	b.n	800ecee <__ieee754_pow+0xfe>
 800edce:	9b04      	ldr	r3, [sp, #16]
 800edd0:	2b01      	cmp	r3, #1
 800edd2:	f47f af2c 	bne.w	800ec2e <__ieee754_pow+0x3e>
 800edd6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800edda:	4619      	mov	r1, r3
 800eddc:	e727      	b.n	800ec2e <__ieee754_pow+0x3e>
 800edde:	0feb      	lsrs	r3, r5, #31
 800ede0:	3b01      	subs	r3, #1
 800ede2:	9306      	str	r3, [sp, #24]
 800ede4:	9a06      	ldr	r2, [sp, #24]
 800ede6:	9b04      	ldr	r3, [sp, #16]
 800ede8:	4313      	orrs	r3, r2
 800edea:	d102      	bne.n	800edf2 <__ieee754_pow+0x202>
 800edec:	4632      	mov	r2, r6
 800edee:	463b      	mov	r3, r7
 800edf0:	e7e6      	b.n	800edc0 <__ieee754_pow+0x1d0>
 800edf2:	4b19      	ldr	r3, [pc, #100]	; (800ee58 <__ieee754_pow+0x268>)
 800edf4:	4598      	cmp	r8, r3
 800edf6:	f340 80fb 	ble.w	800eff0 <__ieee754_pow+0x400>
 800edfa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800edfe:	4598      	cmp	r8, r3
 800ee00:	4b13      	ldr	r3, [pc, #76]	; (800ee50 <__ieee754_pow+0x260>)
 800ee02:	dd0c      	ble.n	800ee1e <__ieee754_pow+0x22e>
 800ee04:	429c      	cmp	r4, r3
 800ee06:	dc0f      	bgt.n	800ee28 <__ieee754_pow+0x238>
 800ee08:	f1b9 0f00 	cmp.w	r9, #0
 800ee0c:	da0f      	bge.n	800ee2e <__ieee754_pow+0x23e>
 800ee0e:	2000      	movs	r0, #0
 800ee10:	b009      	add	sp, #36	; 0x24
 800ee12:	ecbd 8b06 	vpop	{d8-d10}
 800ee16:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee1a:	f000 bcc2 	b.w	800f7a2 <__math_oflow>
 800ee1e:	429c      	cmp	r4, r3
 800ee20:	dbf2      	blt.n	800ee08 <__ieee754_pow+0x218>
 800ee22:	4b0a      	ldr	r3, [pc, #40]	; (800ee4c <__ieee754_pow+0x25c>)
 800ee24:	429c      	cmp	r4, r3
 800ee26:	dd19      	ble.n	800ee5c <__ieee754_pow+0x26c>
 800ee28:	f1b9 0f00 	cmp.w	r9, #0
 800ee2c:	dcef      	bgt.n	800ee0e <__ieee754_pow+0x21e>
 800ee2e:	2000      	movs	r0, #0
 800ee30:	b009      	add	sp, #36	; 0x24
 800ee32:	ecbd 8b06 	vpop	{d8-d10}
 800ee36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee3a:	f000 bca9 	b.w	800f790 <__math_uflow>
 800ee3e:	bf00      	nop
 800ee40:	fff00000 	.word	0xfff00000
 800ee44:	7ff00000 	.word	0x7ff00000
 800ee48:	433fffff 	.word	0x433fffff
 800ee4c:	3ff00000 	.word	0x3ff00000
 800ee50:	3fefffff 	.word	0x3fefffff
 800ee54:	3fe00000 	.word	0x3fe00000
 800ee58:	41e00000 	.word	0x41e00000
 800ee5c:	4b60      	ldr	r3, [pc, #384]	; (800efe0 <__ieee754_pow+0x3f0>)
 800ee5e:	2200      	movs	r2, #0
 800ee60:	f7f1 fa82 	bl	8000368 <__aeabi_dsub>
 800ee64:	a354      	add	r3, pc, #336	; (adr r3, 800efb8 <__ieee754_pow+0x3c8>)
 800ee66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee6a:	4604      	mov	r4, r0
 800ee6c:	460d      	mov	r5, r1
 800ee6e:	f7f1 fc33 	bl	80006d8 <__aeabi_dmul>
 800ee72:	a353      	add	r3, pc, #332	; (adr r3, 800efc0 <__ieee754_pow+0x3d0>)
 800ee74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee78:	4606      	mov	r6, r0
 800ee7a:	460f      	mov	r7, r1
 800ee7c:	4620      	mov	r0, r4
 800ee7e:	4629      	mov	r1, r5
 800ee80:	f7f1 fc2a 	bl	80006d8 <__aeabi_dmul>
 800ee84:	4b57      	ldr	r3, [pc, #348]	; (800efe4 <__ieee754_pow+0x3f4>)
 800ee86:	4682      	mov	sl, r0
 800ee88:	468b      	mov	fp, r1
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	4620      	mov	r0, r4
 800ee8e:	4629      	mov	r1, r5
 800ee90:	f7f1 fc22 	bl	80006d8 <__aeabi_dmul>
 800ee94:	4602      	mov	r2, r0
 800ee96:	460b      	mov	r3, r1
 800ee98:	a14b      	add	r1, pc, #300	; (adr r1, 800efc8 <__ieee754_pow+0x3d8>)
 800ee9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ee9e:	f7f1 fa63 	bl	8000368 <__aeabi_dsub>
 800eea2:	4622      	mov	r2, r4
 800eea4:	462b      	mov	r3, r5
 800eea6:	f7f1 fc17 	bl	80006d8 <__aeabi_dmul>
 800eeaa:	4602      	mov	r2, r0
 800eeac:	460b      	mov	r3, r1
 800eeae:	2000      	movs	r0, #0
 800eeb0:	494d      	ldr	r1, [pc, #308]	; (800efe8 <__ieee754_pow+0x3f8>)
 800eeb2:	f7f1 fa59 	bl	8000368 <__aeabi_dsub>
 800eeb6:	4622      	mov	r2, r4
 800eeb8:	4680      	mov	r8, r0
 800eeba:	4689      	mov	r9, r1
 800eebc:	462b      	mov	r3, r5
 800eebe:	4620      	mov	r0, r4
 800eec0:	4629      	mov	r1, r5
 800eec2:	f7f1 fc09 	bl	80006d8 <__aeabi_dmul>
 800eec6:	4602      	mov	r2, r0
 800eec8:	460b      	mov	r3, r1
 800eeca:	4640      	mov	r0, r8
 800eecc:	4649      	mov	r1, r9
 800eece:	f7f1 fc03 	bl	80006d8 <__aeabi_dmul>
 800eed2:	a33f      	add	r3, pc, #252	; (adr r3, 800efd0 <__ieee754_pow+0x3e0>)
 800eed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eed8:	f7f1 fbfe 	bl	80006d8 <__aeabi_dmul>
 800eedc:	4602      	mov	r2, r0
 800eede:	460b      	mov	r3, r1
 800eee0:	4650      	mov	r0, sl
 800eee2:	4659      	mov	r1, fp
 800eee4:	f7f1 fa40 	bl	8000368 <__aeabi_dsub>
 800eee8:	4602      	mov	r2, r0
 800eeea:	460b      	mov	r3, r1
 800eeec:	4680      	mov	r8, r0
 800eeee:	4689      	mov	r9, r1
 800eef0:	4630      	mov	r0, r6
 800eef2:	4639      	mov	r1, r7
 800eef4:	f7f1 fa3a 	bl	800036c <__adddf3>
 800eef8:	2000      	movs	r0, #0
 800eefa:	4632      	mov	r2, r6
 800eefc:	463b      	mov	r3, r7
 800eefe:	4604      	mov	r4, r0
 800ef00:	460d      	mov	r5, r1
 800ef02:	f7f1 fa31 	bl	8000368 <__aeabi_dsub>
 800ef06:	4602      	mov	r2, r0
 800ef08:	460b      	mov	r3, r1
 800ef0a:	4640      	mov	r0, r8
 800ef0c:	4649      	mov	r1, r9
 800ef0e:	f7f1 fa2b 	bl	8000368 <__aeabi_dsub>
 800ef12:	9b04      	ldr	r3, [sp, #16]
 800ef14:	9a06      	ldr	r2, [sp, #24]
 800ef16:	3b01      	subs	r3, #1
 800ef18:	4313      	orrs	r3, r2
 800ef1a:	4682      	mov	sl, r0
 800ef1c:	468b      	mov	fp, r1
 800ef1e:	f040 81e7 	bne.w	800f2f0 <__ieee754_pow+0x700>
 800ef22:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800efd8 <__ieee754_pow+0x3e8>
 800ef26:	eeb0 8a47 	vmov.f32	s16, s14
 800ef2a:	eef0 8a67 	vmov.f32	s17, s15
 800ef2e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ef32:	2600      	movs	r6, #0
 800ef34:	4632      	mov	r2, r6
 800ef36:	463b      	mov	r3, r7
 800ef38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ef3c:	f7f1 fa14 	bl	8000368 <__aeabi_dsub>
 800ef40:	4622      	mov	r2, r4
 800ef42:	462b      	mov	r3, r5
 800ef44:	f7f1 fbc8 	bl	80006d8 <__aeabi_dmul>
 800ef48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef4c:	4680      	mov	r8, r0
 800ef4e:	4689      	mov	r9, r1
 800ef50:	4650      	mov	r0, sl
 800ef52:	4659      	mov	r1, fp
 800ef54:	f7f1 fbc0 	bl	80006d8 <__aeabi_dmul>
 800ef58:	4602      	mov	r2, r0
 800ef5a:	460b      	mov	r3, r1
 800ef5c:	4640      	mov	r0, r8
 800ef5e:	4649      	mov	r1, r9
 800ef60:	f7f1 fa04 	bl	800036c <__adddf3>
 800ef64:	4632      	mov	r2, r6
 800ef66:	463b      	mov	r3, r7
 800ef68:	4680      	mov	r8, r0
 800ef6a:	4689      	mov	r9, r1
 800ef6c:	4620      	mov	r0, r4
 800ef6e:	4629      	mov	r1, r5
 800ef70:	f7f1 fbb2 	bl	80006d8 <__aeabi_dmul>
 800ef74:	460b      	mov	r3, r1
 800ef76:	4604      	mov	r4, r0
 800ef78:	460d      	mov	r5, r1
 800ef7a:	4602      	mov	r2, r0
 800ef7c:	4649      	mov	r1, r9
 800ef7e:	4640      	mov	r0, r8
 800ef80:	f7f1 f9f4 	bl	800036c <__adddf3>
 800ef84:	4b19      	ldr	r3, [pc, #100]	; (800efec <__ieee754_pow+0x3fc>)
 800ef86:	4299      	cmp	r1, r3
 800ef88:	ec45 4b19 	vmov	d9, r4, r5
 800ef8c:	4606      	mov	r6, r0
 800ef8e:	460f      	mov	r7, r1
 800ef90:	468b      	mov	fp, r1
 800ef92:	f340 82f0 	ble.w	800f576 <__ieee754_pow+0x986>
 800ef96:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800ef9a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800ef9e:	4303      	orrs	r3, r0
 800efa0:	f000 81e4 	beq.w	800f36c <__ieee754_pow+0x77c>
 800efa4:	ec51 0b18 	vmov	r0, r1, d8
 800efa8:	2200      	movs	r2, #0
 800efaa:	2300      	movs	r3, #0
 800efac:	f7f1 fe06 	bl	8000bbc <__aeabi_dcmplt>
 800efb0:	3800      	subs	r0, #0
 800efb2:	bf18      	it	ne
 800efb4:	2001      	movne	r0, #1
 800efb6:	e72b      	b.n	800ee10 <__ieee754_pow+0x220>
 800efb8:	60000000 	.word	0x60000000
 800efbc:	3ff71547 	.word	0x3ff71547
 800efc0:	f85ddf44 	.word	0xf85ddf44
 800efc4:	3e54ae0b 	.word	0x3e54ae0b
 800efc8:	55555555 	.word	0x55555555
 800efcc:	3fd55555 	.word	0x3fd55555
 800efd0:	652b82fe 	.word	0x652b82fe
 800efd4:	3ff71547 	.word	0x3ff71547
 800efd8:	00000000 	.word	0x00000000
 800efdc:	bff00000 	.word	0xbff00000
 800efe0:	3ff00000 	.word	0x3ff00000
 800efe4:	3fd00000 	.word	0x3fd00000
 800efe8:	3fe00000 	.word	0x3fe00000
 800efec:	408fffff 	.word	0x408fffff
 800eff0:	4bd5      	ldr	r3, [pc, #852]	; (800f348 <__ieee754_pow+0x758>)
 800eff2:	402b      	ands	r3, r5
 800eff4:	2200      	movs	r2, #0
 800eff6:	b92b      	cbnz	r3, 800f004 <__ieee754_pow+0x414>
 800eff8:	4bd4      	ldr	r3, [pc, #848]	; (800f34c <__ieee754_pow+0x75c>)
 800effa:	f7f1 fb6d 	bl	80006d8 <__aeabi_dmul>
 800effe:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f002:	460c      	mov	r4, r1
 800f004:	1523      	asrs	r3, r4, #20
 800f006:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f00a:	4413      	add	r3, r2
 800f00c:	9305      	str	r3, [sp, #20]
 800f00e:	4bd0      	ldr	r3, [pc, #832]	; (800f350 <__ieee754_pow+0x760>)
 800f010:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f014:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f018:	429c      	cmp	r4, r3
 800f01a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f01e:	dd08      	ble.n	800f032 <__ieee754_pow+0x442>
 800f020:	4bcc      	ldr	r3, [pc, #816]	; (800f354 <__ieee754_pow+0x764>)
 800f022:	429c      	cmp	r4, r3
 800f024:	f340 8162 	ble.w	800f2ec <__ieee754_pow+0x6fc>
 800f028:	9b05      	ldr	r3, [sp, #20]
 800f02a:	3301      	adds	r3, #1
 800f02c:	9305      	str	r3, [sp, #20]
 800f02e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f032:	2400      	movs	r4, #0
 800f034:	00e3      	lsls	r3, r4, #3
 800f036:	9307      	str	r3, [sp, #28]
 800f038:	4bc7      	ldr	r3, [pc, #796]	; (800f358 <__ieee754_pow+0x768>)
 800f03a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f03e:	ed93 7b00 	vldr	d7, [r3]
 800f042:	4629      	mov	r1, r5
 800f044:	ec53 2b17 	vmov	r2, r3, d7
 800f048:	eeb0 9a47 	vmov.f32	s18, s14
 800f04c:	eef0 9a67 	vmov.f32	s19, s15
 800f050:	4682      	mov	sl, r0
 800f052:	f7f1 f989 	bl	8000368 <__aeabi_dsub>
 800f056:	4652      	mov	r2, sl
 800f058:	4606      	mov	r6, r0
 800f05a:	460f      	mov	r7, r1
 800f05c:	462b      	mov	r3, r5
 800f05e:	ec51 0b19 	vmov	r0, r1, d9
 800f062:	f7f1 f983 	bl	800036c <__adddf3>
 800f066:	4602      	mov	r2, r0
 800f068:	460b      	mov	r3, r1
 800f06a:	2000      	movs	r0, #0
 800f06c:	49bb      	ldr	r1, [pc, #748]	; (800f35c <__ieee754_pow+0x76c>)
 800f06e:	f7f1 fc5d 	bl	800092c <__aeabi_ddiv>
 800f072:	ec41 0b1a 	vmov	d10, r0, r1
 800f076:	4602      	mov	r2, r0
 800f078:	460b      	mov	r3, r1
 800f07a:	4630      	mov	r0, r6
 800f07c:	4639      	mov	r1, r7
 800f07e:	f7f1 fb2b 	bl	80006d8 <__aeabi_dmul>
 800f082:	2300      	movs	r3, #0
 800f084:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f088:	9302      	str	r3, [sp, #8]
 800f08a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f08e:	46ab      	mov	fp, r5
 800f090:	106d      	asrs	r5, r5, #1
 800f092:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f096:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f09a:	ec41 0b18 	vmov	d8, r0, r1
 800f09e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800f0a2:	2200      	movs	r2, #0
 800f0a4:	4640      	mov	r0, r8
 800f0a6:	4649      	mov	r1, r9
 800f0a8:	4614      	mov	r4, r2
 800f0aa:	461d      	mov	r5, r3
 800f0ac:	f7f1 fb14 	bl	80006d8 <__aeabi_dmul>
 800f0b0:	4602      	mov	r2, r0
 800f0b2:	460b      	mov	r3, r1
 800f0b4:	4630      	mov	r0, r6
 800f0b6:	4639      	mov	r1, r7
 800f0b8:	f7f1 f956 	bl	8000368 <__aeabi_dsub>
 800f0bc:	ec53 2b19 	vmov	r2, r3, d9
 800f0c0:	4606      	mov	r6, r0
 800f0c2:	460f      	mov	r7, r1
 800f0c4:	4620      	mov	r0, r4
 800f0c6:	4629      	mov	r1, r5
 800f0c8:	f7f1 f94e 	bl	8000368 <__aeabi_dsub>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	460b      	mov	r3, r1
 800f0d0:	4650      	mov	r0, sl
 800f0d2:	4659      	mov	r1, fp
 800f0d4:	f7f1 f948 	bl	8000368 <__aeabi_dsub>
 800f0d8:	4642      	mov	r2, r8
 800f0da:	464b      	mov	r3, r9
 800f0dc:	f7f1 fafc 	bl	80006d8 <__aeabi_dmul>
 800f0e0:	4602      	mov	r2, r0
 800f0e2:	460b      	mov	r3, r1
 800f0e4:	4630      	mov	r0, r6
 800f0e6:	4639      	mov	r1, r7
 800f0e8:	f7f1 f93e 	bl	8000368 <__aeabi_dsub>
 800f0ec:	ec53 2b1a 	vmov	r2, r3, d10
 800f0f0:	f7f1 faf2 	bl	80006d8 <__aeabi_dmul>
 800f0f4:	ec53 2b18 	vmov	r2, r3, d8
 800f0f8:	ec41 0b19 	vmov	d9, r0, r1
 800f0fc:	ec51 0b18 	vmov	r0, r1, d8
 800f100:	f7f1 faea 	bl	80006d8 <__aeabi_dmul>
 800f104:	a37c      	add	r3, pc, #496	; (adr r3, 800f2f8 <__ieee754_pow+0x708>)
 800f106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f10a:	4604      	mov	r4, r0
 800f10c:	460d      	mov	r5, r1
 800f10e:	f7f1 fae3 	bl	80006d8 <__aeabi_dmul>
 800f112:	a37b      	add	r3, pc, #492	; (adr r3, 800f300 <__ieee754_pow+0x710>)
 800f114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f118:	f7f1 f928 	bl	800036c <__adddf3>
 800f11c:	4622      	mov	r2, r4
 800f11e:	462b      	mov	r3, r5
 800f120:	f7f1 fada 	bl	80006d8 <__aeabi_dmul>
 800f124:	a378      	add	r3, pc, #480	; (adr r3, 800f308 <__ieee754_pow+0x718>)
 800f126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f12a:	f7f1 f91f 	bl	800036c <__adddf3>
 800f12e:	4622      	mov	r2, r4
 800f130:	462b      	mov	r3, r5
 800f132:	f7f1 fad1 	bl	80006d8 <__aeabi_dmul>
 800f136:	a376      	add	r3, pc, #472	; (adr r3, 800f310 <__ieee754_pow+0x720>)
 800f138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f13c:	f7f1 f916 	bl	800036c <__adddf3>
 800f140:	4622      	mov	r2, r4
 800f142:	462b      	mov	r3, r5
 800f144:	f7f1 fac8 	bl	80006d8 <__aeabi_dmul>
 800f148:	a373      	add	r3, pc, #460	; (adr r3, 800f318 <__ieee754_pow+0x728>)
 800f14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f14e:	f7f1 f90d 	bl	800036c <__adddf3>
 800f152:	4622      	mov	r2, r4
 800f154:	462b      	mov	r3, r5
 800f156:	f7f1 fabf 	bl	80006d8 <__aeabi_dmul>
 800f15a:	a371      	add	r3, pc, #452	; (adr r3, 800f320 <__ieee754_pow+0x730>)
 800f15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f160:	f7f1 f904 	bl	800036c <__adddf3>
 800f164:	4622      	mov	r2, r4
 800f166:	4606      	mov	r6, r0
 800f168:	460f      	mov	r7, r1
 800f16a:	462b      	mov	r3, r5
 800f16c:	4620      	mov	r0, r4
 800f16e:	4629      	mov	r1, r5
 800f170:	f7f1 fab2 	bl	80006d8 <__aeabi_dmul>
 800f174:	4602      	mov	r2, r0
 800f176:	460b      	mov	r3, r1
 800f178:	4630      	mov	r0, r6
 800f17a:	4639      	mov	r1, r7
 800f17c:	f7f1 faac 	bl	80006d8 <__aeabi_dmul>
 800f180:	4642      	mov	r2, r8
 800f182:	4604      	mov	r4, r0
 800f184:	460d      	mov	r5, r1
 800f186:	464b      	mov	r3, r9
 800f188:	ec51 0b18 	vmov	r0, r1, d8
 800f18c:	f7f1 f8ee 	bl	800036c <__adddf3>
 800f190:	ec53 2b19 	vmov	r2, r3, d9
 800f194:	f7f1 faa0 	bl	80006d8 <__aeabi_dmul>
 800f198:	4622      	mov	r2, r4
 800f19a:	462b      	mov	r3, r5
 800f19c:	f7f1 f8e6 	bl	800036c <__adddf3>
 800f1a0:	4642      	mov	r2, r8
 800f1a2:	4682      	mov	sl, r0
 800f1a4:	468b      	mov	fp, r1
 800f1a6:	464b      	mov	r3, r9
 800f1a8:	4640      	mov	r0, r8
 800f1aa:	4649      	mov	r1, r9
 800f1ac:	f7f1 fa94 	bl	80006d8 <__aeabi_dmul>
 800f1b0:	4b6b      	ldr	r3, [pc, #428]	; (800f360 <__ieee754_pow+0x770>)
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	4606      	mov	r6, r0
 800f1b6:	460f      	mov	r7, r1
 800f1b8:	f7f1 f8d8 	bl	800036c <__adddf3>
 800f1bc:	4652      	mov	r2, sl
 800f1be:	465b      	mov	r3, fp
 800f1c0:	f7f1 f8d4 	bl	800036c <__adddf3>
 800f1c4:	2000      	movs	r0, #0
 800f1c6:	4604      	mov	r4, r0
 800f1c8:	460d      	mov	r5, r1
 800f1ca:	4602      	mov	r2, r0
 800f1cc:	460b      	mov	r3, r1
 800f1ce:	4640      	mov	r0, r8
 800f1d0:	4649      	mov	r1, r9
 800f1d2:	f7f1 fa81 	bl	80006d8 <__aeabi_dmul>
 800f1d6:	4b62      	ldr	r3, [pc, #392]	; (800f360 <__ieee754_pow+0x770>)
 800f1d8:	4680      	mov	r8, r0
 800f1da:	4689      	mov	r9, r1
 800f1dc:	2200      	movs	r2, #0
 800f1de:	4620      	mov	r0, r4
 800f1e0:	4629      	mov	r1, r5
 800f1e2:	f7f1 f8c1 	bl	8000368 <__aeabi_dsub>
 800f1e6:	4632      	mov	r2, r6
 800f1e8:	463b      	mov	r3, r7
 800f1ea:	f7f1 f8bd 	bl	8000368 <__aeabi_dsub>
 800f1ee:	4602      	mov	r2, r0
 800f1f0:	460b      	mov	r3, r1
 800f1f2:	4650      	mov	r0, sl
 800f1f4:	4659      	mov	r1, fp
 800f1f6:	f7f1 f8b7 	bl	8000368 <__aeabi_dsub>
 800f1fa:	ec53 2b18 	vmov	r2, r3, d8
 800f1fe:	f7f1 fa6b 	bl	80006d8 <__aeabi_dmul>
 800f202:	4622      	mov	r2, r4
 800f204:	4606      	mov	r6, r0
 800f206:	460f      	mov	r7, r1
 800f208:	462b      	mov	r3, r5
 800f20a:	ec51 0b19 	vmov	r0, r1, d9
 800f20e:	f7f1 fa63 	bl	80006d8 <__aeabi_dmul>
 800f212:	4602      	mov	r2, r0
 800f214:	460b      	mov	r3, r1
 800f216:	4630      	mov	r0, r6
 800f218:	4639      	mov	r1, r7
 800f21a:	f7f1 f8a7 	bl	800036c <__adddf3>
 800f21e:	4606      	mov	r6, r0
 800f220:	460f      	mov	r7, r1
 800f222:	4602      	mov	r2, r0
 800f224:	460b      	mov	r3, r1
 800f226:	4640      	mov	r0, r8
 800f228:	4649      	mov	r1, r9
 800f22a:	f7f1 f89f 	bl	800036c <__adddf3>
 800f22e:	a33e      	add	r3, pc, #248	; (adr r3, 800f328 <__ieee754_pow+0x738>)
 800f230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f234:	2000      	movs	r0, #0
 800f236:	4604      	mov	r4, r0
 800f238:	460d      	mov	r5, r1
 800f23a:	f7f1 fa4d 	bl	80006d8 <__aeabi_dmul>
 800f23e:	4642      	mov	r2, r8
 800f240:	ec41 0b18 	vmov	d8, r0, r1
 800f244:	464b      	mov	r3, r9
 800f246:	4620      	mov	r0, r4
 800f248:	4629      	mov	r1, r5
 800f24a:	f7f1 f88d 	bl	8000368 <__aeabi_dsub>
 800f24e:	4602      	mov	r2, r0
 800f250:	460b      	mov	r3, r1
 800f252:	4630      	mov	r0, r6
 800f254:	4639      	mov	r1, r7
 800f256:	f7f1 f887 	bl	8000368 <__aeabi_dsub>
 800f25a:	a335      	add	r3, pc, #212	; (adr r3, 800f330 <__ieee754_pow+0x740>)
 800f25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f260:	f7f1 fa3a 	bl	80006d8 <__aeabi_dmul>
 800f264:	a334      	add	r3, pc, #208	; (adr r3, 800f338 <__ieee754_pow+0x748>)
 800f266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f26a:	4606      	mov	r6, r0
 800f26c:	460f      	mov	r7, r1
 800f26e:	4620      	mov	r0, r4
 800f270:	4629      	mov	r1, r5
 800f272:	f7f1 fa31 	bl	80006d8 <__aeabi_dmul>
 800f276:	4602      	mov	r2, r0
 800f278:	460b      	mov	r3, r1
 800f27a:	4630      	mov	r0, r6
 800f27c:	4639      	mov	r1, r7
 800f27e:	f7f1 f875 	bl	800036c <__adddf3>
 800f282:	9a07      	ldr	r2, [sp, #28]
 800f284:	4b37      	ldr	r3, [pc, #220]	; (800f364 <__ieee754_pow+0x774>)
 800f286:	4413      	add	r3, r2
 800f288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f28c:	f7f1 f86e 	bl	800036c <__adddf3>
 800f290:	4682      	mov	sl, r0
 800f292:	9805      	ldr	r0, [sp, #20]
 800f294:	468b      	mov	fp, r1
 800f296:	f7f1 f9b5 	bl	8000604 <__aeabi_i2d>
 800f29a:	9a07      	ldr	r2, [sp, #28]
 800f29c:	4b32      	ldr	r3, [pc, #200]	; (800f368 <__ieee754_pow+0x778>)
 800f29e:	4413      	add	r3, r2
 800f2a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f2a4:	4606      	mov	r6, r0
 800f2a6:	460f      	mov	r7, r1
 800f2a8:	4652      	mov	r2, sl
 800f2aa:	465b      	mov	r3, fp
 800f2ac:	ec51 0b18 	vmov	r0, r1, d8
 800f2b0:	f7f1 f85c 	bl	800036c <__adddf3>
 800f2b4:	4642      	mov	r2, r8
 800f2b6:	464b      	mov	r3, r9
 800f2b8:	f7f1 f858 	bl	800036c <__adddf3>
 800f2bc:	4632      	mov	r2, r6
 800f2be:	463b      	mov	r3, r7
 800f2c0:	f7f1 f854 	bl	800036c <__adddf3>
 800f2c4:	2000      	movs	r0, #0
 800f2c6:	4632      	mov	r2, r6
 800f2c8:	463b      	mov	r3, r7
 800f2ca:	4604      	mov	r4, r0
 800f2cc:	460d      	mov	r5, r1
 800f2ce:	f7f1 f84b 	bl	8000368 <__aeabi_dsub>
 800f2d2:	4642      	mov	r2, r8
 800f2d4:	464b      	mov	r3, r9
 800f2d6:	f7f1 f847 	bl	8000368 <__aeabi_dsub>
 800f2da:	ec53 2b18 	vmov	r2, r3, d8
 800f2de:	f7f1 f843 	bl	8000368 <__aeabi_dsub>
 800f2e2:	4602      	mov	r2, r0
 800f2e4:	460b      	mov	r3, r1
 800f2e6:	4650      	mov	r0, sl
 800f2e8:	4659      	mov	r1, fp
 800f2ea:	e610      	b.n	800ef0e <__ieee754_pow+0x31e>
 800f2ec:	2401      	movs	r4, #1
 800f2ee:	e6a1      	b.n	800f034 <__ieee754_pow+0x444>
 800f2f0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800f340 <__ieee754_pow+0x750>
 800f2f4:	e617      	b.n	800ef26 <__ieee754_pow+0x336>
 800f2f6:	bf00      	nop
 800f2f8:	4a454eef 	.word	0x4a454eef
 800f2fc:	3fca7e28 	.word	0x3fca7e28
 800f300:	93c9db65 	.word	0x93c9db65
 800f304:	3fcd864a 	.word	0x3fcd864a
 800f308:	a91d4101 	.word	0xa91d4101
 800f30c:	3fd17460 	.word	0x3fd17460
 800f310:	518f264d 	.word	0x518f264d
 800f314:	3fd55555 	.word	0x3fd55555
 800f318:	db6fabff 	.word	0xdb6fabff
 800f31c:	3fdb6db6 	.word	0x3fdb6db6
 800f320:	33333303 	.word	0x33333303
 800f324:	3fe33333 	.word	0x3fe33333
 800f328:	e0000000 	.word	0xe0000000
 800f32c:	3feec709 	.word	0x3feec709
 800f330:	dc3a03fd 	.word	0xdc3a03fd
 800f334:	3feec709 	.word	0x3feec709
 800f338:	145b01f5 	.word	0x145b01f5
 800f33c:	be3e2fe0 	.word	0xbe3e2fe0
 800f340:	00000000 	.word	0x00000000
 800f344:	3ff00000 	.word	0x3ff00000
 800f348:	7ff00000 	.word	0x7ff00000
 800f34c:	43400000 	.word	0x43400000
 800f350:	0003988e 	.word	0x0003988e
 800f354:	000bb679 	.word	0x000bb679
 800f358:	0800fd50 	.word	0x0800fd50
 800f35c:	3ff00000 	.word	0x3ff00000
 800f360:	40080000 	.word	0x40080000
 800f364:	0800fd70 	.word	0x0800fd70
 800f368:	0800fd60 	.word	0x0800fd60
 800f36c:	a3b3      	add	r3, pc, #716	; (adr r3, 800f63c <__ieee754_pow+0xa4c>)
 800f36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f372:	4640      	mov	r0, r8
 800f374:	4649      	mov	r1, r9
 800f376:	f7f0 fff9 	bl	800036c <__adddf3>
 800f37a:	4622      	mov	r2, r4
 800f37c:	ec41 0b1a 	vmov	d10, r0, r1
 800f380:	462b      	mov	r3, r5
 800f382:	4630      	mov	r0, r6
 800f384:	4639      	mov	r1, r7
 800f386:	f7f0 ffef 	bl	8000368 <__aeabi_dsub>
 800f38a:	4602      	mov	r2, r0
 800f38c:	460b      	mov	r3, r1
 800f38e:	ec51 0b1a 	vmov	r0, r1, d10
 800f392:	f7f1 fc31 	bl	8000bf8 <__aeabi_dcmpgt>
 800f396:	2800      	cmp	r0, #0
 800f398:	f47f ae04 	bne.w	800efa4 <__ieee754_pow+0x3b4>
 800f39c:	4aa2      	ldr	r2, [pc, #648]	; (800f628 <__ieee754_pow+0xa38>)
 800f39e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f3a2:	4293      	cmp	r3, r2
 800f3a4:	f340 8107 	ble.w	800f5b6 <__ieee754_pow+0x9c6>
 800f3a8:	151b      	asrs	r3, r3, #20
 800f3aa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f3ae:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f3b2:	fa4a fa03 	asr.w	sl, sl, r3
 800f3b6:	44da      	add	sl, fp
 800f3b8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800f3bc:	489b      	ldr	r0, [pc, #620]	; (800f62c <__ieee754_pow+0xa3c>)
 800f3be:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800f3c2:	4108      	asrs	r0, r1
 800f3c4:	ea00 030a 	and.w	r3, r0, sl
 800f3c8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800f3cc:	f1c1 0114 	rsb	r1, r1, #20
 800f3d0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f3d4:	fa4a fa01 	asr.w	sl, sl, r1
 800f3d8:	f1bb 0f00 	cmp.w	fp, #0
 800f3dc:	f04f 0200 	mov.w	r2, #0
 800f3e0:	4620      	mov	r0, r4
 800f3e2:	4629      	mov	r1, r5
 800f3e4:	bfb8      	it	lt
 800f3e6:	f1ca 0a00 	rsblt	sl, sl, #0
 800f3ea:	f7f0 ffbd 	bl	8000368 <__aeabi_dsub>
 800f3ee:	ec41 0b19 	vmov	d9, r0, r1
 800f3f2:	4642      	mov	r2, r8
 800f3f4:	464b      	mov	r3, r9
 800f3f6:	ec51 0b19 	vmov	r0, r1, d9
 800f3fa:	f7f0 ffb7 	bl	800036c <__adddf3>
 800f3fe:	a37a      	add	r3, pc, #488	; (adr r3, 800f5e8 <__ieee754_pow+0x9f8>)
 800f400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f404:	2000      	movs	r0, #0
 800f406:	4604      	mov	r4, r0
 800f408:	460d      	mov	r5, r1
 800f40a:	f7f1 f965 	bl	80006d8 <__aeabi_dmul>
 800f40e:	ec53 2b19 	vmov	r2, r3, d9
 800f412:	4606      	mov	r6, r0
 800f414:	460f      	mov	r7, r1
 800f416:	4620      	mov	r0, r4
 800f418:	4629      	mov	r1, r5
 800f41a:	f7f0 ffa5 	bl	8000368 <__aeabi_dsub>
 800f41e:	4602      	mov	r2, r0
 800f420:	460b      	mov	r3, r1
 800f422:	4640      	mov	r0, r8
 800f424:	4649      	mov	r1, r9
 800f426:	f7f0 ff9f 	bl	8000368 <__aeabi_dsub>
 800f42a:	a371      	add	r3, pc, #452	; (adr r3, 800f5f0 <__ieee754_pow+0xa00>)
 800f42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f430:	f7f1 f952 	bl	80006d8 <__aeabi_dmul>
 800f434:	a370      	add	r3, pc, #448	; (adr r3, 800f5f8 <__ieee754_pow+0xa08>)
 800f436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f43a:	4680      	mov	r8, r0
 800f43c:	4689      	mov	r9, r1
 800f43e:	4620      	mov	r0, r4
 800f440:	4629      	mov	r1, r5
 800f442:	f7f1 f949 	bl	80006d8 <__aeabi_dmul>
 800f446:	4602      	mov	r2, r0
 800f448:	460b      	mov	r3, r1
 800f44a:	4640      	mov	r0, r8
 800f44c:	4649      	mov	r1, r9
 800f44e:	f7f0 ff8d 	bl	800036c <__adddf3>
 800f452:	4604      	mov	r4, r0
 800f454:	460d      	mov	r5, r1
 800f456:	4602      	mov	r2, r0
 800f458:	460b      	mov	r3, r1
 800f45a:	4630      	mov	r0, r6
 800f45c:	4639      	mov	r1, r7
 800f45e:	f7f0 ff85 	bl	800036c <__adddf3>
 800f462:	4632      	mov	r2, r6
 800f464:	463b      	mov	r3, r7
 800f466:	4680      	mov	r8, r0
 800f468:	4689      	mov	r9, r1
 800f46a:	f7f0 ff7d 	bl	8000368 <__aeabi_dsub>
 800f46e:	4602      	mov	r2, r0
 800f470:	460b      	mov	r3, r1
 800f472:	4620      	mov	r0, r4
 800f474:	4629      	mov	r1, r5
 800f476:	f7f0 ff77 	bl	8000368 <__aeabi_dsub>
 800f47a:	4642      	mov	r2, r8
 800f47c:	4606      	mov	r6, r0
 800f47e:	460f      	mov	r7, r1
 800f480:	464b      	mov	r3, r9
 800f482:	4640      	mov	r0, r8
 800f484:	4649      	mov	r1, r9
 800f486:	f7f1 f927 	bl	80006d8 <__aeabi_dmul>
 800f48a:	a35d      	add	r3, pc, #372	; (adr r3, 800f600 <__ieee754_pow+0xa10>)
 800f48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f490:	4604      	mov	r4, r0
 800f492:	460d      	mov	r5, r1
 800f494:	f7f1 f920 	bl	80006d8 <__aeabi_dmul>
 800f498:	a35b      	add	r3, pc, #364	; (adr r3, 800f608 <__ieee754_pow+0xa18>)
 800f49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f49e:	f7f0 ff63 	bl	8000368 <__aeabi_dsub>
 800f4a2:	4622      	mov	r2, r4
 800f4a4:	462b      	mov	r3, r5
 800f4a6:	f7f1 f917 	bl	80006d8 <__aeabi_dmul>
 800f4aa:	a359      	add	r3, pc, #356	; (adr r3, 800f610 <__ieee754_pow+0xa20>)
 800f4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4b0:	f7f0 ff5c 	bl	800036c <__adddf3>
 800f4b4:	4622      	mov	r2, r4
 800f4b6:	462b      	mov	r3, r5
 800f4b8:	f7f1 f90e 	bl	80006d8 <__aeabi_dmul>
 800f4bc:	a356      	add	r3, pc, #344	; (adr r3, 800f618 <__ieee754_pow+0xa28>)
 800f4be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4c2:	f7f0 ff51 	bl	8000368 <__aeabi_dsub>
 800f4c6:	4622      	mov	r2, r4
 800f4c8:	462b      	mov	r3, r5
 800f4ca:	f7f1 f905 	bl	80006d8 <__aeabi_dmul>
 800f4ce:	a354      	add	r3, pc, #336	; (adr r3, 800f620 <__ieee754_pow+0xa30>)
 800f4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4d4:	f7f0 ff4a 	bl	800036c <__adddf3>
 800f4d8:	4622      	mov	r2, r4
 800f4da:	462b      	mov	r3, r5
 800f4dc:	f7f1 f8fc 	bl	80006d8 <__aeabi_dmul>
 800f4e0:	4602      	mov	r2, r0
 800f4e2:	460b      	mov	r3, r1
 800f4e4:	4640      	mov	r0, r8
 800f4e6:	4649      	mov	r1, r9
 800f4e8:	f7f0 ff3e 	bl	8000368 <__aeabi_dsub>
 800f4ec:	4604      	mov	r4, r0
 800f4ee:	460d      	mov	r5, r1
 800f4f0:	4602      	mov	r2, r0
 800f4f2:	460b      	mov	r3, r1
 800f4f4:	4640      	mov	r0, r8
 800f4f6:	4649      	mov	r1, r9
 800f4f8:	f7f1 f8ee 	bl	80006d8 <__aeabi_dmul>
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	ec41 0b19 	vmov	d9, r0, r1
 800f502:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f506:	4620      	mov	r0, r4
 800f508:	4629      	mov	r1, r5
 800f50a:	f7f0 ff2d 	bl	8000368 <__aeabi_dsub>
 800f50e:	4602      	mov	r2, r0
 800f510:	460b      	mov	r3, r1
 800f512:	ec51 0b19 	vmov	r0, r1, d9
 800f516:	f7f1 fa09 	bl	800092c <__aeabi_ddiv>
 800f51a:	4632      	mov	r2, r6
 800f51c:	4604      	mov	r4, r0
 800f51e:	460d      	mov	r5, r1
 800f520:	463b      	mov	r3, r7
 800f522:	4640      	mov	r0, r8
 800f524:	4649      	mov	r1, r9
 800f526:	f7f1 f8d7 	bl	80006d8 <__aeabi_dmul>
 800f52a:	4632      	mov	r2, r6
 800f52c:	463b      	mov	r3, r7
 800f52e:	f7f0 ff1d 	bl	800036c <__adddf3>
 800f532:	4602      	mov	r2, r0
 800f534:	460b      	mov	r3, r1
 800f536:	4620      	mov	r0, r4
 800f538:	4629      	mov	r1, r5
 800f53a:	f7f0 ff15 	bl	8000368 <__aeabi_dsub>
 800f53e:	4642      	mov	r2, r8
 800f540:	464b      	mov	r3, r9
 800f542:	f7f0 ff11 	bl	8000368 <__aeabi_dsub>
 800f546:	460b      	mov	r3, r1
 800f548:	4602      	mov	r2, r0
 800f54a:	4939      	ldr	r1, [pc, #228]	; (800f630 <__ieee754_pow+0xa40>)
 800f54c:	2000      	movs	r0, #0
 800f54e:	f7f0 ff0b 	bl	8000368 <__aeabi_dsub>
 800f552:	ec41 0b10 	vmov	d0, r0, r1
 800f556:	ee10 3a90 	vmov	r3, s1
 800f55a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800f55e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f562:	da2b      	bge.n	800f5bc <__ieee754_pow+0x9cc>
 800f564:	4650      	mov	r0, sl
 800f566:	f000 f877 	bl	800f658 <scalbn>
 800f56a:	ec51 0b10 	vmov	r0, r1, d0
 800f56e:	ec53 2b18 	vmov	r2, r3, d8
 800f572:	f7ff bbee 	b.w	800ed52 <__ieee754_pow+0x162>
 800f576:	4b2f      	ldr	r3, [pc, #188]	; (800f634 <__ieee754_pow+0xa44>)
 800f578:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800f57c:	429e      	cmp	r6, r3
 800f57e:	f77f af0d 	ble.w	800f39c <__ieee754_pow+0x7ac>
 800f582:	4b2d      	ldr	r3, [pc, #180]	; (800f638 <__ieee754_pow+0xa48>)
 800f584:	440b      	add	r3, r1
 800f586:	4303      	orrs	r3, r0
 800f588:	d009      	beq.n	800f59e <__ieee754_pow+0x9ae>
 800f58a:	ec51 0b18 	vmov	r0, r1, d8
 800f58e:	2200      	movs	r2, #0
 800f590:	2300      	movs	r3, #0
 800f592:	f7f1 fb13 	bl	8000bbc <__aeabi_dcmplt>
 800f596:	3800      	subs	r0, #0
 800f598:	bf18      	it	ne
 800f59a:	2001      	movne	r0, #1
 800f59c:	e448      	b.n	800ee30 <__ieee754_pow+0x240>
 800f59e:	4622      	mov	r2, r4
 800f5a0:	462b      	mov	r3, r5
 800f5a2:	f7f0 fee1 	bl	8000368 <__aeabi_dsub>
 800f5a6:	4642      	mov	r2, r8
 800f5a8:	464b      	mov	r3, r9
 800f5aa:	f7f1 fb1b 	bl	8000be4 <__aeabi_dcmpge>
 800f5ae:	2800      	cmp	r0, #0
 800f5b0:	f43f aef4 	beq.w	800f39c <__ieee754_pow+0x7ac>
 800f5b4:	e7e9      	b.n	800f58a <__ieee754_pow+0x99a>
 800f5b6:	f04f 0a00 	mov.w	sl, #0
 800f5ba:	e71a      	b.n	800f3f2 <__ieee754_pow+0x802>
 800f5bc:	ec51 0b10 	vmov	r0, r1, d0
 800f5c0:	4619      	mov	r1, r3
 800f5c2:	e7d4      	b.n	800f56e <__ieee754_pow+0x97e>
 800f5c4:	491a      	ldr	r1, [pc, #104]	; (800f630 <__ieee754_pow+0xa40>)
 800f5c6:	2000      	movs	r0, #0
 800f5c8:	f7ff bb31 	b.w	800ec2e <__ieee754_pow+0x3e>
 800f5cc:	2000      	movs	r0, #0
 800f5ce:	2100      	movs	r1, #0
 800f5d0:	f7ff bb2d 	b.w	800ec2e <__ieee754_pow+0x3e>
 800f5d4:	4630      	mov	r0, r6
 800f5d6:	4639      	mov	r1, r7
 800f5d8:	f7ff bb29 	b.w	800ec2e <__ieee754_pow+0x3e>
 800f5dc:	9204      	str	r2, [sp, #16]
 800f5de:	f7ff bb7b 	b.w	800ecd8 <__ieee754_pow+0xe8>
 800f5e2:	2300      	movs	r3, #0
 800f5e4:	f7ff bb65 	b.w	800ecb2 <__ieee754_pow+0xc2>
 800f5e8:	00000000 	.word	0x00000000
 800f5ec:	3fe62e43 	.word	0x3fe62e43
 800f5f0:	fefa39ef 	.word	0xfefa39ef
 800f5f4:	3fe62e42 	.word	0x3fe62e42
 800f5f8:	0ca86c39 	.word	0x0ca86c39
 800f5fc:	be205c61 	.word	0xbe205c61
 800f600:	72bea4d0 	.word	0x72bea4d0
 800f604:	3e663769 	.word	0x3e663769
 800f608:	c5d26bf1 	.word	0xc5d26bf1
 800f60c:	3ebbbd41 	.word	0x3ebbbd41
 800f610:	af25de2c 	.word	0xaf25de2c
 800f614:	3f11566a 	.word	0x3f11566a
 800f618:	16bebd93 	.word	0x16bebd93
 800f61c:	3f66c16c 	.word	0x3f66c16c
 800f620:	5555553e 	.word	0x5555553e
 800f624:	3fc55555 	.word	0x3fc55555
 800f628:	3fe00000 	.word	0x3fe00000
 800f62c:	fff00000 	.word	0xfff00000
 800f630:	3ff00000 	.word	0x3ff00000
 800f634:	4090cbff 	.word	0x4090cbff
 800f638:	3f6f3400 	.word	0x3f6f3400
 800f63c:	652b82fe 	.word	0x652b82fe
 800f640:	3c971547 	.word	0x3c971547

0800f644 <fabs>:
 800f644:	ec51 0b10 	vmov	r0, r1, d0
 800f648:	ee10 2a10 	vmov	r2, s0
 800f64c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f650:	ec43 2b10 	vmov	d0, r2, r3
 800f654:	4770      	bx	lr
	...

0800f658 <scalbn>:
 800f658:	b570      	push	{r4, r5, r6, lr}
 800f65a:	ec55 4b10 	vmov	r4, r5, d0
 800f65e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f662:	4606      	mov	r6, r0
 800f664:	462b      	mov	r3, r5
 800f666:	b999      	cbnz	r1, 800f690 <scalbn+0x38>
 800f668:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f66c:	4323      	orrs	r3, r4
 800f66e:	d03f      	beq.n	800f6f0 <scalbn+0x98>
 800f670:	4b35      	ldr	r3, [pc, #212]	; (800f748 <scalbn+0xf0>)
 800f672:	4629      	mov	r1, r5
 800f674:	ee10 0a10 	vmov	r0, s0
 800f678:	2200      	movs	r2, #0
 800f67a:	f7f1 f82d 	bl	80006d8 <__aeabi_dmul>
 800f67e:	4b33      	ldr	r3, [pc, #204]	; (800f74c <scalbn+0xf4>)
 800f680:	429e      	cmp	r6, r3
 800f682:	4604      	mov	r4, r0
 800f684:	460d      	mov	r5, r1
 800f686:	da10      	bge.n	800f6aa <scalbn+0x52>
 800f688:	a327      	add	r3, pc, #156	; (adr r3, 800f728 <scalbn+0xd0>)
 800f68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f68e:	e01f      	b.n	800f6d0 <scalbn+0x78>
 800f690:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800f694:	4291      	cmp	r1, r2
 800f696:	d10c      	bne.n	800f6b2 <scalbn+0x5a>
 800f698:	ee10 2a10 	vmov	r2, s0
 800f69c:	4620      	mov	r0, r4
 800f69e:	4629      	mov	r1, r5
 800f6a0:	f7f0 fe64 	bl	800036c <__adddf3>
 800f6a4:	4604      	mov	r4, r0
 800f6a6:	460d      	mov	r5, r1
 800f6a8:	e022      	b.n	800f6f0 <scalbn+0x98>
 800f6aa:	460b      	mov	r3, r1
 800f6ac:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f6b0:	3936      	subs	r1, #54	; 0x36
 800f6b2:	f24c 3250 	movw	r2, #50000	; 0xc350
 800f6b6:	4296      	cmp	r6, r2
 800f6b8:	dd0d      	ble.n	800f6d6 <scalbn+0x7e>
 800f6ba:	2d00      	cmp	r5, #0
 800f6bc:	a11c      	add	r1, pc, #112	; (adr r1, 800f730 <scalbn+0xd8>)
 800f6be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6c2:	da02      	bge.n	800f6ca <scalbn+0x72>
 800f6c4:	a11c      	add	r1, pc, #112	; (adr r1, 800f738 <scalbn+0xe0>)
 800f6c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6ca:	a319      	add	r3, pc, #100	; (adr r3, 800f730 <scalbn+0xd8>)
 800f6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6d0:	f7f1 f802 	bl	80006d8 <__aeabi_dmul>
 800f6d4:	e7e6      	b.n	800f6a4 <scalbn+0x4c>
 800f6d6:	1872      	adds	r2, r6, r1
 800f6d8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f6dc:	428a      	cmp	r2, r1
 800f6de:	dcec      	bgt.n	800f6ba <scalbn+0x62>
 800f6e0:	2a00      	cmp	r2, #0
 800f6e2:	dd08      	ble.n	800f6f6 <scalbn+0x9e>
 800f6e4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f6e8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f6ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f6f0:	ec45 4b10 	vmov	d0, r4, r5
 800f6f4:	bd70      	pop	{r4, r5, r6, pc}
 800f6f6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f6fa:	da08      	bge.n	800f70e <scalbn+0xb6>
 800f6fc:	2d00      	cmp	r5, #0
 800f6fe:	a10a      	add	r1, pc, #40	; (adr r1, 800f728 <scalbn+0xd0>)
 800f700:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f704:	dac0      	bge.n	800f688 <scalbn+0x30>
 800f706:	a10e      	add	r1, pc, #56	; (adr r1, 800f740 <scalbn+0xe8>)
 800f708:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f70c:	e7bc      	b.n	800f688 <scalbn+0x30>
 800f70e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f712:	3236      	adds	r2, #54	; 0x36
 800f714:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f718:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800f71c:	4620      	mov	r0, r4
 800f71e:	4b0c      	ldr	r3, [pc, #48]	; (800f750 <scalbn+0xf8>)
 800f720:	2200      	movs	r2, #0
 800f722:	e7d5      	b.n	800f6d0 <scalbn+0x78>
 800f724:	f3af 8000 	nop.w
 800f728:	c2f8f359 	.word	0xc2f8f359
 800f72c:	01a56e1f 	.word	0x01a56e1f
 800f730:	8800759c 	.word	0x8800759c
 800f734:	7e37e43c 	.word	0x7e37e43c
 800f738:	8800759c 	.word	0x8800759c
 800f73c:	fe37e43c 	.word	0xfe37e43c
 800f740:	c2f8f359 	.word	0xc2f8f359
 800f744:	81a56e1f 	.word	0x81a56e1f
 800f748:	43500000 	.word	0x43500000
 800f74c:	ffff3cb0 	.word	0xffff3cb0
 800f750:	3c900000 	.word	0x3c900000

0800f754 <with_errno>:
 800f754:	b570      	push	{r4, r5, r6, lr}
 800f756:	4604      	mov	r4, r0
 800f758:	460d      	mov	r5, r1
 800f75a:	4616      	mov	r6, r2
 800f75c:	f7fd f9aa 	bl	800cab4 <__errno>
 800f760:	4629      	mov	r1, r5
 800f762:	6006      	str	r6, [r0, #0]
 800f764:	4620      	mov	r0, r4
 800f766:	bd70      	pop	{r4, r5, r6, pc}

0800f768 <xflow>:
 800f768:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f76a:	4614      	mov	r4, r2
 800f76c:	461d      	mov	r5, r3
 800f76e:	b108      	cbz	r0, 800f774 <xflow+0xc>
 800f770:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f774:	e9cd 2300 	strd	r2, r3, [sp]
 800f778:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f77c:	4620      	mov	r0, r4
 800f77e:	4629      	mov	r1, r5
 800f780:	f7f0 ffaa 	bl	80006d8 <__aeabi_dmul>
 800f784:	2222      	movs	r2, #34	; 0x22
 800f786:	b003      	add	sp, #12
 800f788:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f78c:	f7ff bfe2 	b.w	800f754 <with_errno>

0800f790 <__math_uflow>:
 800f790:	b508      	push	{r3, lr}
 800f792:	2200      	movs	r2, #0
 800f794:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f798:	f7ff ffe6 	bl	800f768 <xflow>
 800f79c:	ec41 0b10 	vmov	d0, r0, r1
 800f7a0:	bd08      	pop	{r3, pc}

0800f7a2 <__math_oflow>:
 800f7a2:	b508      	push	{r3, lr}
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800f7aa:	f7ff ffdd 	bl	800f768 <xflow>
 800f7ae:	ec41 0b10 	vmov	d0, r0, r1
 800f7b2:	bd08      	pop	{r3, pc}

0800f7b4 <_sbrk>:
 800f7b4:	4a04      	ldr	r2, [pc, #16]	; (800f7c8 <_sbrk+0x14>)
 800f7b6:	6811      	ldr	r1, [r2, #0]
 800f7b8:	4603      	mov	r3, r0
 800f7ba:	b909      	cbnz	r1, 800f7c0 <_sbrk+0xc>
 800f7bc:	4903      	ldr	r1, [pc, #12]	; (800f7cc <_sbrk+0x18>)
 800f7be:	6011      	str	r1, [r2, #0]
 800f7c0:	6810      	ldr	r0, [r2, #0]
 800f7c2:	4403      	add	r3, r0
 800f7c4:	6013      	str	r3, [r2, #0]
 800f7c6:	4770      	bx	lr
 800f7c8:	20013fb4 	.word	0x20013fb4
 800f7cc:	20013fb8 	.word	0x20013fb8

0800f7d0 <_init>:
 800f7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7d2:	bf00      	nop
 800f7d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7d6:	bc08      	pop	{r3}
 800f7d8:	469e      	mov	lr, r3
 800f7da:	4770      	bx	lr

0800f7dc <_fini>:
 800f7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7de:	bf00      	nop
 800f7e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7e2:	bc08      	pop	{r3}
 800f7e4:	469e      	mov	lr, r3
 800f7e6:	4770      	bx	lr
