

 << Logging to file resumes >> 

Fri Oct 07 16:11:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 16:11:49 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 16:11:49 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 16:11:49 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 16:11:49 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 16:11:49 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 16:11:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:11:49 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:11:49 2011: TPIU fitted.
Fri Oct 07 16:11:49 2011: ETM fitted.
Fri Oct 07 16:11:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:11:50 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:11:50 2011: Initial reset was performed
Fri Oct 07 16:11:50 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 16:11:50 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 16:11:50 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 16:11:51 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 16:11:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 16:11:51 2011: Target reset
Fri Oct 07 16:11:56 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 16:11:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:11:56 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:11:56 2011: TPIU fitted.
Fri Oct 07 16:11:56 2011: ETM fitted.
Fri Oct 07 16:11:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:11:56 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:11:59 2011: 135684 bytes downloaded into FLASH and verified (16.03 Kbytes/sec)
Fri Oct 07 16:11:59 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 16:11:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:11:59 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:11:59 2011: TPIU fitted.
Fri Oct 07 16:11:59 2011: ETM fitted.
Fri Oct 07 16:11:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:11:59 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:11:59 2011: Target reset
Fri Oct 07 16:12:04 2011: Breakpoint hit: Code @ main.c:955.2, type: default (auto) 
Fri Oct 07 16:12:07 2011: Breakpoint hit: Code @ GraphicLcd.c:161.5, type: default (auto) 
Fri Oct 07 16:12:13 2011: Breakpoint hit: Code @ usbh_usr.c:849.26, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 07 16:15:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 16:15:13 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 16:15:13 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 16:15:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 16:15:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 16:15:13 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 16:15:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:15:13 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:15:13 2011: TPIU fitted.
Fri Oct 07 16:15:13 2011: ETM fitted.
Fri Oct 07 16:15:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:15:13 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:15:13 2011: Initial reset was performed
Fri Oct 07 16:15:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 16:15:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 16:15:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 16:15:14 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Fri Oct 07 16:15:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 16:15:14 2011: Target reset
Fri Oct 07 16:15:19 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 16:15:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:15:19 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:15:19 2011: TPIU fitted.
Fri Oct 07 16:15:19 2011: ETM fitted.
Fri Oct 07 16:15:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:15:20 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:15:22 2011: 135684 bytes downloaded into FLASH and verified (16.06 Kbytes/sec)
Fri Oct 07 16:15:22 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 16:15:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:15:22 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:15:22 2011: TPIU fitted.
Fri Oct 07 16:15:22 2011: ETM fitted.
Fri Oct 07 16:15:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:15:22 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:15:22 2011: Target reset
Fri Oct 07 16:15:32 2011: Breakpoint hit: Code @ Memory.c:147.7, type: default (auto) 
Fri Oct 07 16:16:25 2011: Breakpoint hit: Code @ usbh_usr.c:849.26, type: default (auto) 
Fri Oct 07 16:17:04 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Fri Oct 07 16:30:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 16:30:38 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 16:30:38 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 16:30:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 16:30:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 16:30:38 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 16:30:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:30:38 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:30:38 2011: TPIU fitted.
Fri Oct 07 16:30:38 2011: ETM fitted.
Fri Oct 07 16:30:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:30:39 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:30:39 2011: Initial reset was performed
Fri Oct 07 16:30:39 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 16:30:39 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 16:30:39 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 16:30:40 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 16:30:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 16:30:40 2011: Target reset
Fri Oct 07 16:30:45 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 16:30:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:30:45 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:30:45 2011: TPIU fitted.
Fri Oct 07 16:30:45 2011: ETM fitted.
Fri Oct 07 16:30:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:30:45 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:30:48 2011: 135348 bytes downloaded into FLASH and verified (15.96 Kbytes/sec)
Fri Oct 07 16:30:48 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 16:30:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:30:48 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:30:48 2011: TPIU fitted.
Fri Oct 07 16:30:48 2011: ETM fitted.
Fri Oct 07 16:30:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:30:48 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:30:48 2011: Target reset
Fri Oct 07 16:30:54 2011: Breakpoint hit: Code @ Memory.c:148.11, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 07 16:31:53 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 16:31:53 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 16:31:53 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 16:31:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 16:31:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 16:31:53 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 16:31:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:31:53 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:31:54 2011: TPIU fitted.
Fri Oct 07 16:31:54 2011: ETM fitted.
Fri Oct 07 16:31:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:31:54 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:31:54 2011: Initial reset was performed
Fri Oct 07 16:31:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 16:31:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 16:31:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 16:31:55 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 16:31:55 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 16:31:55 2011: Target reset
Fri Oct 07 16:32:00 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 16:32:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:32:00 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:32:00 2011: TPIU fitted.
Fri Oct 07 16:32:00 2011: ETM fitted.
Fri Oct 07 16:32:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:32:00 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:32:03 2011: 135364 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Fri Oct 07 16:32:03 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 16:32:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:32:03 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:32:03 2011: TPIU fitted.
Fri Oct 07 16:32:03 2011: ETM fitted.
Fri Oct 07 16:32:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:32:03 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:32:03 2011: Target reset
Fri Oct 07 16:32:12 2011: Breakpoint hit: Code @ usbh_usr.c:849.26, type: default (auto) 
Fri Oct 07 16:34:53 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Fri Oct 07 16:35:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 16:35:05 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 16:35:05 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 16:35:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 16:35:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 16:35:05 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 16:35:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:35:06 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:35:06 2011: TPIU fitted.
Fri Oct 07 16:35:06 2011: ETM fitted.
Fri Oct 07 16:35:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:35:06 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:35:06 2011: Initial reset was performed
Fri Oct 07 16:35:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 16:35:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 16:35:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 16:35:07 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 16:35:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 16:35:07 2011: Target reset
Fri Oct 07 16:35:12 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 16:35:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:35:12 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:35:12 2011: TPIU fitted.
Fri Oct 07 16:35:12 2011: ETM fitted.
Fri Oct 07 16:35:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:35:12 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:35:15 2011: 135404 bytes downloaded into FLASH and verified (16.30 Kbytes/sec)
Fri Oct 07 16:35:15 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 16:35:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:35:15 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:35:15 2011: TPIU fitted.
Fri Oct 07 16:35:15 2011: ETM fitted.
Fri Oct 07 16:35:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:35:15 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:35:15 2011: Target reset
Fri Oct 07 16:35:24 2011: Breakpoint hit: Code @ usbh_usr.c:849.26, type: default (auto) 
Fri Oct 07 16:35:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:35:56 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:35:56 2011: TPIU fitted.
Fri Oct 07 16:35:56 2011: ETM fitted.
Fri Oct 07 16:35:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:35:56 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:35:56 2011: Target reset
Fri Oct 07 16:36:00 2011: Breakpoint hit: Code @ Memory.c:151.7, type: default (auto) 
Fri Oct 07 16:37:03 2011: Breakpoint hit: Code @ usbh_usr.c:849.26, type: default (auto) 
Fri Oct 07 16:37:16 2011: Breakpoint hit: Code @ Memory.c:223.6, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 07 16:38:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 16:38:08 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 16:38:08 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 16:38:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 16:38:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 16:38:08 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 16:38:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:38:08 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:38:08 2011: TPIU fitted.
Fri Oct 07 16:38:08 2011: ETM fitted.
Fri Oct 07 16:38:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:38:09 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:38:09 2011: Initial reset was performed
Fri Oct 07 16:38:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 16:38:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 16:38:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 16:38:10 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 16:38:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 16:38:10 2011: Target reset
Fri Oct 07 16:38:15 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 16:38:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:38:15 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:38:15 2011: TPIU fitted.
Fri Oct 07 16:38:15 2011: ETM fitted.
Fri Oct 07 16:38:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:38:15 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:38:18 2011: 135396 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Fri Oct 07 16:38:18 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 16:38:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:38:18 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:38:18 2011: TPIU fitted.
Fri Oct 07 16:38:18 2011: ETM fitted.
Fri Oct 07 16:38:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:38:18 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:38:18 2011: Target reset
Fri Oct 07 16:38:27 2011: Breakpoint hit: Code @ Memory.c:151.7, type: default (auto) 
Fri Oct 07 16:38:41 2011: Breakpoint hit: Code @ usbh_usr.c:849.26, type: default (auto) 
Fri Oct 07 16:39:15 2011: Breakpoint hit: Code @ Memory.c:223.6, type: default (auto) 
Fri Oct 07 16:39:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 16:39:33 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 16:39:33 2011: TPIU fitted.
Fri Oct 07 16:39:33 2011: ETM fitted.
Fri Oct 07 16:39:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 16:39:33 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 16:39:33 2011: Target reset
Fri Oct 07 16:39:37 2011: Breakpoint hit: Code @ Memory.c:151.7, type: default (auto) 
Fri Oct 07 16:39:48 2011: Breakpoint hit: Code @ usbh_usr.c:849.26, type: default (auto) 
Fri Oct 07 16:40:06 2011: Breakpoint hit: Code @ Memory.c:223.6, type: default (auto) 
Fri Oct 07 16:42:09 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Fri Oct 07 17:06:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:06:12 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:06:12 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:06:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:06:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:06:12 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:06:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:06:12 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:06:12 2011: TPIU fitted.
Fri Oct 07 17:06:12 2011: ETM fitted.
Fri Oct 07 17:06:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:06:13 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:06:13 2011: Initial reset was performed
Fri Oct 07 17:06:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:06:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:06:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:06:13 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:06:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:06:13 2011: Target reset
Fri Oct 07 17:06:19 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:06:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:06:19 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:06:19 2011: TPIU fitted.
Fri Oct 07 17:06:19 2011: ETM fitted.
Fri Oct 07 17:06:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:06:19 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:06:21 2011: 135412 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Fri Oct 07 17:06:21 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:06:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:06:21 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:06:21 2011: TPIU fitted.
Fri Oct 07 17:06:21 2011: ETM fitted.
Fri Oct 07 17:06:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:06:21 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:06:21 2011: Target reset
Fri Oct 07 17:06:28 2011: Breakpoint hit: Code @ Memory.c:151.7, type: default (auto) 
Fri Oct 07 17:06:35 2011: Breakpoint hit: Code @ usbh_usr.c:849.26, type: default (auto) 
Fri Oct 07 17:09:46 2011: Breakpoint hit: Code @ Drive_Process.c:54.6, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 07 17:10:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:10:31 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:10:31 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:10:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:10:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:10:31 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:10:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:10:31 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:10:31 2011: TPIU fitted.
Fri Oct 07 17:10:31 2011: ETM fitted.
Fri Oct 07 17:10:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:10:32 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:10:32 2011: Initial reset was performed
Fri Oct 07 17:10:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:10:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:10:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:10:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:10:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:10:32 2011: Target reset
Fri Oct 07 17:10:38 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:10:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:10:38 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:10:38 2011: TPIU fitted.
Fri Oct 07 17:10:38 2011: ETM fitted.
Fri Oct 07 17:10:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:10:38 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:10:40 2011: 135404 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Fri Oct 07 17:10:40 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:10:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:10:40 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:10:40 2011: TPIU fitted.
Fri Oct 07 17:10:40 2011: ETM fitted.
Fri Oct 07 17:10:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:10:40 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:10:40 2011: Target reset
Fri Oct 07 17:10:50 2011: Breakpoint hit: Code @ usbh_usr.c:849.26, type: default (auto) 
Fri Oct 07 17:12:18 2011: Breakpoint hit: Code @ Drive_Process.c:54.6, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 07 17:14:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:14:32 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:14:32 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:14:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:14:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:14:32 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:14:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:14:32 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:14:32 2011: TPIU fitted.
Fri Oct 07 17:14:32 2011: ETM fitted.
Fri Oct 07 17:14:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:14:33 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:14:33 2011: Initial reset was performed
Fri Oct 07 17:14:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:14:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:14:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:14:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:14:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:14:33 2011: Target reset
Fri Oct 07 17:14:39 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:14:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:14:39 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:14:39 2011: TPIU fitted.
Fri Oct 07 17:14:39 2011: ETM fitted.
Fri Oct 07 17:14:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:14:39 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:14:42 2011: 135420 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Fri Oct 07 17:14:42 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:14:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:14:42 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:14:42 2011: TPIU fitted.
Fri Oct 07 17:14:42 2011: ETM fitted.
Fri Oct 07 17:14:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:14:42 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:14:42 2011: Target reset


 << Logging to file resumes >> 

Fri Oct 07 17:20:45 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:20:45 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:20:45 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:20:45 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:20:45 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:20:45 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:20:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:20:45 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:20:45 2011: TPIU fitted.
Fri Oct 07 17:20:45 2011: ETM fitted.
Fri Oct 07 17:20:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:20:46 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:20:46 2011: Initial reset was performed
Fri Oct 07 17:20:46 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:20:46 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:20:46 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:20:46 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:20:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:20:46 2011: Target reset
Fri Oct 07 17:20:52 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:20:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:20:52 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:20:52 2011: TPIU fitted.
Fri Oct 07 17:20:52 2011: ETM fitted.
Fri Oct 07 17:20:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:20:52 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:20:55 2011: 135420 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Fri Oct 07 17:20:55 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:20:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:20:55 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:20:55 2011: TPIU fitted.
Fri Oct 07 17:20:55 2011: ETM fitted.
Fri Oct 07 17:20:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:20:55 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:20:55 2011: Target reset


 << Logging to file resumes >> 

Fri Oct 07 17:21:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:21:35 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:21:35 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:21:35 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:21:35 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:21:35 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:21:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:21:35 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:21:35 2011: TPIU fitted.
Fri Oct 07 17:21:35 2011: ETM fitted.
Fri Oct 07 17:21:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:21:36 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:21:36 2011: Initial reset was performed
Fri Oct 07 17:21:36 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:21:36 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:21:36 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:21:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:21:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:21:37 2011: Target reset
Fri Oct 07 17:21:42 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:21:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:21:42 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:21:42 2011: TPIU fitted.
Fri Oct 07 17:21:42 2011: ETM fitted.
Fri Oct 07 17:21:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:21:42 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:21:45 2011: 135404 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Fri Oct 07 17:21:45 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:21:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:21:45 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:21:45 2011: TPIU fitted.
Fri Oct 07 17:21:45 2011: ETM fitted.
Fri Oct 07 17:21:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:21:45 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:21:45 2011: Target reset


 << Logging to file resumes >> 

Fri Oct 07 17:23:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:23:04 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:23:04 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:23:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:23:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:23:04 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:23:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:23:05 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:23:05 2011: TPIU fitted.
Fri Oct 07 17:23:05 2011: ETM fitted.
Fri Oct 07 17:23:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:23:05 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:23:05 2011: Initial reset was performed
Fri Oct 07 17:23:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:23:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:23:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:23:06 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Fri Oct 07 17:23:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:23:06 2011: Target reset
Fri Oct 07 17:23:11 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:23:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:23:11 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:23:11 2011: TPIU fitted.
Fri Oct 07 17:23:11 2011: ETM fitted.
Fri Oct 07 17:23:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:23:11 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:23:14 2011: 135444 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Fri Oct 07 17:23:14 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:23:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:23:14 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:23:14 2011: TPIU fitted.
Fri Oct 07 17:23:14 2011: ETM fitted.
Fri Oct 07 17:23:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:23:14 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:23:14 2011: Target reset
Fri Oct 07 17:23:47 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Fri Oct 07 17:26:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:26:30 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:26:30 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:26:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:26:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:26:30 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:26:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:26:30 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:26:30 2011: TPIU fitted.
Fri Oct 07 17:26:30 2011: ETM fitted.
Fri Oct 07 17:26:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:26:31 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:26:31 2011: Initial reset was performed
Fri Oct 07 17:26:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:26:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:26:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:26:31 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:26:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:26:31 2011: Target reset
Fri Oct 07 17:26:37 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:26:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:26:37 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:26:37 2011: TPIU fitted.
Fri Oct 07 17:26:37 2011: ETM fitted.
Fri Oct 07 17:26:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:26:37 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:26:39 2011: 135468 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Fri Oct 07 17:26:39 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:26:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:26:39 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:26:39 2011: TPIU fitted.
Fri Oct 07 17:26:39 2011: ETM fitted.
Fri Oct 07 17:26:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:26:39 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:26:39 2011: Target reset
Fri Oct 07 17:26:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:26:59 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:26:59 2011: TPIU fitted.
Fri Oct 07 17:26:59 2011: ETM fitted.
Fri Oct 07 17:26:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:26:59 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:26:59 2011: Target reset
Fri Oct 07 17:27:02 2011: Breakpoint hit: Code @ Memory.c:132.6, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 07 17:29:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:29:49 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:29:49 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:29:49 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:29:49 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:29:49 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:29:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:29:50 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:29:50 2011: TPIU fitted.
Fri Oct 07 17:29:50 2011: ETM fitted.
Fri Oct 07 17:29:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:29:50 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:29:50 2011: Initial reset was performed
Fri Oct 07 17:29:50 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:29:50 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:29:50 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:29:51 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:29:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:29:51 2011: Target reset
Fri Oct 07 17:29:56 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:29:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:29:56 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:29:56 2011: TPIU fitted.
Fri Oct 07 17:29:56 2011: ETM fitted.
Fri Oct 07 17:29:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:29:56 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:29:59 2011: 135428 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Fri Oct 07 17:29:59 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:29:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:29:59 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:29:59 2011: TPIU fitted.
Fri Oct 07 17:29:59 2011: ETM fitted.
Fri Oct 07 17:29:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:29:59 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:29:59 2011: Target reset
Fri Oct 07 17:30:07 2011: Breakpoint hit: Code @ Memory.c:132.6, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 07 17:31:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:31:30 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:31:30 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:31:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:31:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:31:30 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:31:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:31:31 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:31:31 2011: TPIU fitted.
Fri Oct 07 17:31:31 2011: ETM fitted.
Fri Oct 07 17:31:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:31:31 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:31:31 2011: Initial reset was performed
Fri Oct 07 17:31:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:31:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:31:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:31:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:31:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:31:32 2011: Target reset
Fri Oct 07 17:31:37 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:31:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:31:37 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:31:37 2011: TPIU fitted.
Fri Oct 07 17:31:37 2011: ETM fitted.
Fri Oct 07 17:31:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:31:37 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:31:40 2011: 135428 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Fri Oct 07 17:31:40 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:31:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:31:40 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:31:40 2011: TPIU fitted.
Fri Oct 07 17:31:40 2011: ETM fitted.
Fri Oct 07 17:31:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:31:40 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:31:40 2011: Target reset
Fri Oct 07 17:31:47 2011: Breakpoint hit: Code @ Memory.c:132.6, type: default (auto) 
Fri Oct 07 17:31:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:31:56 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:31:56 2011: TPIU fitted.
Fri Oct 07 17:31:56 2011: ETM fitted.
Fri Oct 07 17:31:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:31:56 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:31:56 2011: Target reset
Fri Oct 07 17:32:00 2011: Breakpoint hit: Code @ Memory.c:132.6, type: default (auto) 
Fri Oct 07 17:32:12 2011: Breakpoint hit: Code @ Memory.c:96.2, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 07 17:35:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:35:02 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:35:02 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:35:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:35:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:35:02 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:35:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:35:02 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:35:02 2011: TPIU fitted.
Fri Oct 07 17:35:02 2011: ETM fitted.
Fri Oct 07 17:35:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:35:03 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:35:03 2011: Initial reset was performed
Fri Oct 07 17:35:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:35:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:35:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:35:03 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:35:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:35:03 2011: Target reset
Fri Oct 07 17:35:09 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:35:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:35:09 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:35:09 2011: TPIU fitted.
Fri Oct 07 17:35:09 2011: ETM fitted.
Fri Oct 07 17:35:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:35:09 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:35:11 2011: 135460 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Fri Oct 07 17:35:11 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:35:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:35:11 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:35:11 2011: TPIU fitted.
Fri Oct 07 17:35:11 2011: ETM fitted.
Fri Oct 07 17:35:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:35:11 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:35:11 2011: Target reset
Fri Oct 07 17:36:04 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Fri Oct 07 17:36:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:36:17 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:36:17 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:36:17 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:36:17 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:36:17 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:36:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:36:18 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:36:18 2011: TPIU fitted.
Fri Oct 07 17:36:18 2011: ETM fitted.
Fri Oct 07 17:36:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:36:18 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:36:18 2011: Initial reset was performed
Fri Oct 07 17:36:18 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:36:18 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:36:18 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:36:19 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:36:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:36:19 2011: Target reset
Fri Oct 07 17:36:24 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:36:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:36:24 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:36:24 2011: TPIU fitted.
Fri Oct 07 17:36:24 2011: ETM fitted.
Fri Oct 07 17:36:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:36:24 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:36:27 2011: 135460 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Fri Oct 07 17:36:27 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:36:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:36:27 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:36:27 2011: TPIU fitted.
Fri Oct 07 17:36:27 2011: ETM fitted.
Fri Oct 07 17:36:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:36:27 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:36:27 2011: Target reset
Fri Oct 07 17:36:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:36:40 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:36:40 2011: TPIU fitted.
Fri Oct 07 17:36:40 2011: ETM fitted.
Fri Oct 07 17:36:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:36:40 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:36:40 2011: Target reset
Fri Oct 07 17:36:43 2011: Breakpoint hit: Code @ Memory.c:134.11, type: default (auto) 
Fri Oct 07 17:37:22 2011: Breakpoint hit: Code @ Memory.c:95.2, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 07 17:39:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:39:24 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:39:24 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:39:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:39:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:39:24 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:39:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:39:24 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:39:24 2011: TPIU fitted.
Fri Oct 07 17:39:24 2011: ETM fitted.
Fri Oct 07 17:39:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:39:25 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:39:25 2011: Initial reset was performed
Fri Oct 07 17:39:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:39:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:39:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:39:25 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:39:25 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:39:25 2011: Target reset
Fri Oct 07 17:39:31 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:39:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:39:31 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:39:31 2011: TPIU fitted.
Fri Oct 07 17:39:31 2011: ETM fitted.
Fri Oct 07 17:39:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:39:31 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:39:34 2011: 135460 bytes downloaded into FLASH and verified (16.28 Kbytes/sec)
Fri Oct 07 17:39:34 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:39:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:39:34 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:39:34 2011: TPIU fitted.
Fri Oct 07 17:39:34 2011: ETM fitted.
Fri Oct 07 17:39:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:39:34 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:39:34 2011: Target reset


 << Logging to file resumes >> 

Fri Oct 07 17:39:48 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:39:48 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:39:48 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:39:48 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:39:48 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:39:48 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:39:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:39:49 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:39:49 2011: TPIU fitted.
Fri Oct 07 17:39:49 2011: ETM fitted.
Fri Oct 07 17:39:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:39:49 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:39:49 2011: Initial reset was performed
Fri Oct 07 17:39:49 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:39:49 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:39:49 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:39:50 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:39:50 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:39:50 2011: Target reset
Fri Oct 07 17:39:55 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:39:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:39:55 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:39:55 2011: TPIU fitted.
Fri Oct 07 17:39:55 2011: ETM fitted.
Fri Oct 07 17:39:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:39:55 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:39:58 2011: 135460 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Fri Oct 07 17:39:58 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:39:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:39:58 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:39:58 2011: TPIU fitted.
Fri Oct 07 17:39:58 2011: ETM fitted.
Fri Oct 07 17:39:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:39:58 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:39:58 2011: Target reset
Fri Oct 07 17:40:45 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Fri Oct 07 17:41:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 07 17:41:02 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 07 17:41:02 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 07 17:41:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 07 17:41:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 07 17:41:02 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 07 17:41:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:41:02 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:41:02 2011: TPIU fitted.
Fri Oct 07 17:41:02 2011: ETM fitted.
Fri Oct 07 17:41:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:41:02 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:41:02 2011: Initial reset was performed
Fri Oct 07 17:41:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 07 17:41:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 07 17:41:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 07 17:41:03 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 07 17:41:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 07 17:41:03 2011: Target reset
Fri Oct 07 17:41:08 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 07 17:41:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:41:09 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:41:09 2011: TPIU fitted.
Fri Oct 07 17:41:09 2011: ETM fitted.
Fri Oct 07 17:41:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:41:09 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:41:11 2011: 135460 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Fri Oct 07 17:41:11 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 07 17:41:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 07 17:41:11 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 07 17:41:11 2011: TPIU fitted.
Fri Oct 07 17:41:11 2011: ETM fitted.
Fri Oct 07 17:41:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 07 17:41:11 2011: Hardware reset with strategy 0 was performed
Fri Oct 07 17:41:11 2011: Target reset
Fri Oct 07 17:42:58 2011: Breakpoint hit: Code @ Memory.c:134.11, type: default (auto) 
Fri Oct 07 17:43:00 2011: Breakpoint hit: Code @ Memory.c:95.2, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 01:51:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 01:51:56 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 01:51:56 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 01:51:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 01:51:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 01:51:56 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 01:51:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 01:51:56 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 01:51:56 2011: TPIU fitted.
Sat Oct 08 01:51:56 2011: ETM fitted.
Sat Oct 08 01:51:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 01:51:57 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 01:51:57 2011: Initial reset was performed
Sat Oct 08 01:51:57 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 01:51:57 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 01:51:57 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 01:51:57 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 01:51:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 01:51:57 2011: Target reset
Sat Oct 08 01:52:03 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 01:52:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 01:52:03 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 01:52:03 2011: TPIU fitted.
Sat Oct 08 01:52:03 2011: ETM fitted.
Sat Oct 08 01:52:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 01:52:03 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 01:52:06 2011: 135460 bytes downloaded into FLASH and verified (15.80 Kbytes/sec)
Sat Oct 08 01:52:06 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 01:52:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 01:52:06 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 01:52:06 2011: TPIU fitted.
Sat Oct 08 01:52:06 2011: ETM fitted.
Sat Oct 08 01:52:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 01:52:06 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 01:52:06 2011: Target reset
Sat Oct 08 01:52:17 2011: Breakpoint hit: Code @ Memory.c:134.11, type: default (auto) 
Sat Oct 08 01:52:19 2011: Breakpoint hit: Code @ Memory.c:95.2, type: default (auto) 
Sat Oct 08 01:58:34 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sat Oct 08 01:59:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 01:59:13 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 01:59:13 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 01:59:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 01:59:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 01:59:13 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 01:59:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 01:59:14 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 01:59:14 2011: TPIU fitted.
Sat Oct 08 01:59:14 2011: ETM fitted.
Sat Oct 08 01:59:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 01:59:14 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 01:59:14 2011: Initial reset was performed
Sat Oct 08 01:59:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 01:59:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 01:59:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 01:59:15 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 01:59:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 01:59:15 2011: Target reset
Sat Oct 08 01:59:21 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 01:59:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 01:59:21 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 01:59:21 2011: TPIU fitted.
Sat Oct 08 01:59:21 2011: ETM fitted.
Sat Oct 08 01:59:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 01:59:21 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 01:59:23 2011: 135460 bytes downloaded into FLASH and verified (15.88 Kbytes/sec)
Sat Oct 08 01:59:23 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 01:59:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 01:59:23 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 01:59:23 2011: TPIU fitted.
Sat Oct 08 01:59:23 2011: ETM fitted.
Sat Oct 08 01:59:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 01:59:23 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 01:59:23 2011: Target reset
Sat Oct 08 02:00:46 2011: Breakpoint hit: Code @ Memory.c:134.11, type: default (auto) 
Sat Oct 08 02:00:51 2011: Breakpoint hit: Code @ Memory.c:95.2, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 02:09:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 02:09:01 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 02:09:01 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 02:09:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 02:09:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 02:09:01 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 02:09:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 02:09:01 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 02:09:01 2011: TPIU fitted.
Sat Oct 08 02:09:01 2011: ETM fitted.
Sat Oct 08 02:09:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 02:09:02 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 02:09:02 2011: Initial reset was performed
Sat Oct 08 02:09:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 02:09:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 02:09:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 02:09:03 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sat Oct 08 02:09:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 02:09:03 2011: Target reset
Sat Oct 08 02:09:08 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 02:09:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 02:09:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 02:09:08 2011: TPIU fitted.
Sat Oct 08 02:09:08 2011: ETM fitted.
Sat Oct 08 02:09:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 02:09:08 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 02:09:11 2011: 135540 bytes downloaded into FLASH and verified (15.98 Kbytes/sec)
Sat Oct 08 02:09:11 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 02:09:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 02:09:11 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 02:09:11 2011: TPIU fitted.
Sat Oct 08 02:09:11 2011: ETM fitted.
Sat Oct 08 02:09:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 02:09:11 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 02:09:11 2011: Target reset
Sat Oct 08 02:10:41 2011: Breakpoint hit: Code @ Memory.c:134.11, type: default (auto) 
Sat Oct 08 02:10:44 2011: Breakpoint hit: Code @ Memory.c:95.2, type: default (auto) 
Sat Oct 08 02:11:22 2011: Breakpoint hit: Code @ Drive_Process.c:41.12, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 11:17:03 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 11:17:03 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 11:17:03 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 11:17:03 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 11:17:03 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 11:17:03 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 11:17:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:17:03 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:17:03 2011: TPIU fitted.
Sat Oct 08 11:17:03 2011: ETM fitted.
Sat Oct 08 11:17:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:17:04 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:17:04 2011: Initial reset was performed
Sat Oct 08 11:17:04 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 11:17:04 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 11:17:04 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 11:17:04 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 11:17:04 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 11:17:04 2011: Target reset
Sat Oct 08 11:17:10 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 11:17:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:17:10 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:17:10 2011: TPIU fitted.
Sat Oct 08 11:17:10 2011: ETM fitted.
Sat Oct 08 11:17:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:17:10 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:17:13 2011: 135540 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Sat Oct 08 11:17:13 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 11:17:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:17:13 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:17:13 2011: TPIU fitted.
Sat Oct 08 11:17:13 2011: ETM fitted.
Sat Oct 08 11:17:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:17:13 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:17:13 2011: Target reset
Sat Oct 08 11:17:37 2011: Breakpoint hit: Code @ Drive_Process.c:49.6, type: default (auto) 
Sat Oct 08 11:21:41 2011: Breakpoint hit: Code @ Drive_Process.c:49.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 11:22:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 11:22:10 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 11:22:10 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 11:22:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 11:22:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 11:22:10 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 11:22:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:22:10 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:22:10 2011: TPIU fitted.
Sat Oct 08 11:22:10 2011: ETM fitted.
Sat Oct 08 11:22:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:22:11 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:22:11 2011: Initial reset was performed
Sat Oct 08 11:22:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 11:22:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 11:22:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 11:22:12 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 11:22:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 11:22:12 2011: Target reset
Sat Oct 08 11:22:17 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 11:22:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:22:17 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:22:17 2011: TPIU fitted.
Sat Oct 08 11:22:17 2011: ETM fitted.
Sat Oct 08 11:22:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:22:17 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:22:20 2011: 135540 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Sat Oct 08 11:22:20 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 11:22:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:22:20 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:22:20 2011: TPIU fitted.
Sat Oct 08 11:22:20 2011: ETM fitted.
Sat Oct 08 11:22:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:22:20 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:22:20 2011: Target reset
Sat Oct 08 11:22:36 2011: Breakpoint hit: Code @ Memory.c:113.2, type: default (auto) 
Sat Oct 08 11:22:46 2011: Breakpoint hit: Code @ Memory.c:134.30, type: default (auto) 
Sat Oct 08 11:22:47 2011: Breakpoint hit: Code @ Memory.c:95.2, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 11:27:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 11:27:35 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 11:27:35 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 11:27:35 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 11:27:35 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 11:27:35 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 11:27:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:27:35 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:27:35 2011: TPIU fitted.
Sat Oct 08 11:27:35 2011: ETM fitted.
Sat Oct 08 11:27:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:27:36 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:27:36 2011: Initial reset was performed
Sat Oct 08 11:27:36 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 11:27:36 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 11:27:36 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 11:27:36 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sat Oct 08 11:27:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 11:27:36 2011: Target reset
Sat Oct 08 11:27:42 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 11:27:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:27:42 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:27:42 2011: TPIU fitted.
Sat Oct 08 11:27:42 2011: ETM fitted.
Sat Oct 08 11:27:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:27:42 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:27:45 2011: 135540 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Sat Oct 08 11:27:45 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 11:27:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:27:45 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:27:45 2011: TPIU fitted.
Sat Oct 08 11:27:45 2011: ETM fitted.
Sat Oct 08 11:27:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:27:45 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:27:45 2011: Target reset
Sat Oct 08 11:27:51 2011: Breakpoint hit: Code @ Memory.c:113.2, type: default (auto) 
Sat Oct 08 11:28:48 2011: Breakpoint hit: Code @ Drive_Process.c:49.6, type: default (auto) 
Sat Oct 08 11:29:08 2011: Breakpoint hit: Code @ Drive_Process.c:49.6, type: default (auto) 
Sat Oct 08 11:29:15 2011: Breakpoint hit: Code @ Drive_Process.c:49.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 11:29:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 11:29:31 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 11:29:31 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 11:29:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 11:29:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 11:29:31 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 11:29:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:29:31 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:29:31 2011: TPIU fitted.
Sat Oct 08 11:29:31 2011: ETM fitted.
Sat Oct 08 11:29:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:29:32 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:29:32 2011: Initial reset was performed
Sat Oct 08 11:29:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 11:29:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 11:29:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 11:29:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 11:29:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 11:29:33 2011: Target reset
Sat Oct 08 11:29:38 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 11:29:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:29:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:29:38 2011: TPIU fitted.
Sat Oct 08 11:29:38 2011: ETM fitted.
Sat Oct 08 11:29:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:29:38 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:29:41 2011: 135540 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Sat Oct 08 11:29:41 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 11:29:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:29:41 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:29:41 2011: TPIU fitted.
Sat Oct 08 11:29:41 2011: ETM fitted.
Sat Oct 08 11:29:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:29:41 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:29:41 2011: Target reset
Sat Oct 08 11:29:48 2011: Breakpoint hit: Code @ Memory.c:113.2, type: default (auto) 
Sat Oct 08 11:30:04 2011: Breakpoint hit: Code @ Memory.c:134.30, type: default (auto) 
Sat Oct 08 11:30:15 2011: Breakpoint hit: Code @ Memory.c:95.2, type: default (auto) 
Sat Oct 08 11:30:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:30:49 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:30:49 2011: TPIU fitted.
Sat Oct 08 11:30:49 2011: ETM fitted.
Sat Oct 08 11:30:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:30:49 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:30:49 2011: Target reset
Sat Oct 08 11:30:53 2011: Breakpoint hit: Code @ Memory.c:113.2, type: default (auto) 
Sat Oct 08 11:30:57 2011: Breakpoint hit: Code @ Memory.c:134.30, type: default (auto) 
Sat Oct 08 11:31:02 2011: Breakpoint hit: Code @ Memory.c:95.2, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 11:31:19 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 11:31:19 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 11:31:19 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 11:31:19 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 11:31:19 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 11:31:19 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 11:31:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:31:19 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:31:19 2011: TPIU fitted.
Sat Oct 08 11:31:19 2011: ETM fitted.
Sat Oct 08 11:31:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:31:20 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:31:20 2011: Initial reset was performed
Sat Oct 08 11:31:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 11:31:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 11:31:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 11:31:20 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 11:31:20 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 11:31:20 2011: Target reset
Sat Oct 08 11:31:26 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 11:31:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:31:26 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:31:26 2011: TPIU fitted.
Sat Oct 08 11:31:26 2011: ETM fitted.
Sat Oct 08 11:31:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:31:26 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:31:28 2011: 135548 bytes downloaded into FLASH and verified (16.11 Kbytes/sec)
Sat Oct 08 11:31:28 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 11:31:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:31:28 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:31:28 2011: TPIU fitted.
Sat Oct 08 11:31:28 2011: ETM fitted.
Sat Oct 08 11:31:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:31:28 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:31:28 2011: Target reset


 << Logging to file resumes >> 

Sat Oct 08 11:31:48 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 11:31:48 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 11:31:48 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 11:31:48 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 11:31:48 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 11:31:48 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 11:31:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:31:48 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:31:48 2011: TPIU fitted.
Sat Oct 08 11:31:48 2011: ETM fitted.
Sat Oct 08 11:31:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:31:49 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:31:49 2011: Initial reset was performed
Sat Oct 08 11:31:49 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 11:31:49 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 11:31:49 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 11:31:50 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 11:31:50 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 11:31:50 2011: Target reset
Sat Oct 08 11:31:55 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 11:31:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:31:55 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:31:55 2011: TPIU fitted.
Sat Oct 08 11:31:55 2011: ETM fitted.
Sat Oct 08 11:31:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:31:55 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:31:58 2011: 135548 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Sat Oct 08 11:31:58 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 11:31:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:31:58 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:31:58 2011: TPIU fitted.
Sat Oct 08 11:31:58 2011: ETM fitted.
Sat Oct 08 11:31:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:31:58 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:31:58 2011: Target reset
Sat Oct 08 11:32:05 2011: Breakpoint hit: Code @ Memory.c:114.2, type: default (auto) 
Sat Oct 08 11:32:15 2011: Breakpoint hit: Code @ Drive_Process.c:49.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 11:32:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 11:32:55 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 11:32:55 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 11:32:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 11:32:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 11:32:55 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 11:32:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:32:55 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:32:55 2011: TPIU fitted.
Sat Oct 08 11:32:55 2011: ETM fitted.
Sat Oct 08 11:32:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:32:56 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:32:56 2011: Initial reset was performed
Sat Oct 08 11:32:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 11:32:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 11:32:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 11:32:57 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 11:32:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 11:32:57 2011: Target reset
Sat Oct 08 11:33:02 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 11:33:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:33:02 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:33:02 2011: TPIU fitted.
Sat Oct 08 11:33:02 2011: ETM fitted.
Sat Oct 08 11:33:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:33:02 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:33:05 2011: 135548 bytes downloaded into FLASH and verified (16.14 Kbytes/sec)
Sat Oct 08 11:33:05 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 11:33:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 11:33:05 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 11:33:05 2011: TPIU fitted.
Sat Oct 08 11:33:05 2011: ETM fitted.
Sat Oct 08 11:33:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 11:33:05 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 11:33:05 2011: Target reset
Sat Oct 08 11:33:11 2011: Breakpoint hit: Code @ Memory.c:134.30, type: default (auto) 
Sat Oct 08 11:59:37 2011: Breakpoint hit: Code @ main.c:1154.11, type: default (auto) 
Sat Oct 08 12:00:53 2011: Breakpoint hit: Code @ main.c:1154.11, type: default (auto) 
Sat Oct 08 12:00:54 2011: Breakpoint hit: Code @ main.c:1154.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 13:33:42 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 13:33:43 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 13:33:43 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 13:33:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 13:33:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 13:33:43 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 13:33:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 13:33:43 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 13:33:43 2011: TPIU fitted.
Sat Oct 08 13:33:43 2011: ETM fitted.
Sat Oct 08 13:33:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 13:33:44 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 13:33:44 2011: Initial reset was performed
Sat Oct 08 13:33:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 13:33:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 13:33:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 13:33:44 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 13:33:44 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 13:33:44 2011: Target reset
Sat Oct 08 13:33:50 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 13:33:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 13:33:50 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 13:33:50 2011: TPIU fitted.
Sat Oct 08 13:33:50 2011: ETM fitted.
Sat Oct 08 13:33:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 13:33:50 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 13:33:52 2011: 135612 bytes downloaded into FLASH and verified (16.11 Kbytes/sec)
Sat Oct 08 13:33:52 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 13:33:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 13:33:52 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 13:33:52 2011: TPIU fitted.
Sat Oct 08 13:33:52 2011: ETM fitted.
Sat Oct 08 13:33:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 13:33:52 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 13:33:52 2011: Target reset
Sat Oct 08 13:34:31 2011: Breakpoint hit: Code @ Wifi.c:563.41, type: default (auto) 
Sat Oct 08 13:34:37 2011: Breakpoint hit: Code @ Wifi.c:563.41, type: default (auto) 
Sat Oct 08 13:34:42 2011: Breakpoint hit: Code @ Wifi.c:563.41, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 13:46:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 13:46:43 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 13:46:43 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 13:46:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 13:46:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 13:46:43 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 13:46:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 13:46:43 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 13:46:43 2011: TPIU fitted.
Sat Oct 08 13:46:43 2011: ETM fitted.
Sat Oct 08 13:46:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 13:46:44 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 13:46:44 2011: Initial reset was performed
Sat Oct 08 13:46:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 13:46:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 13:46:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 13:46:44 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 13:46:44 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 13:46:44 2011: Target reset
Sat Oct 08 13:46:50 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 13:46:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 13:46:50 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 13:46:50 2011: TPIU fitted.
Sat Oct 08 13:46:50 2011: ETM fitted.
Sat Oct 08 13:46:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 13:46:50 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 13:46:53 2011: 135612 bytes downloaded into FLASH and verified (15.99 Kbytes/sec)
Sat Oct 08 13:46:53 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 13:46:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 13:46:53 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 13:46:53 2011: TPIU fitted.
Sat Oct 08 13:46:53 2011: ETM fitted.
Sat Oct 08 13:46:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 13:46:53 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 13:46:53 2011: Target reset


 << Logging to file resumes >> 

Sat Oct 08 13:53:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 13:53:36 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 13:53:36 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 13:53:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 13:53:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 13:53:36 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 13:53:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 13:53:36 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 13:53:36 2011: TPIU fitted.
Sat Oct 08 13:53:36 2011: ETM fitted.
Sat Oct 08 13:53:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 13:53:37 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 13:53:37 2011: Initial reset was performed
Sat Oct 08 13:53:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 13:53:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 13:53:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 13:53:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 13:53:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 13:53:37 2011: Target reset
Sat Oct 08 13:53:43 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 13:53:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 13:53:43 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 13:53:43 2011: TPIU fitted.
Sat Oct 08 13:53:43 2011: ETM fitted.
Sat Oct 08 13:53:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 13:53:43 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 13:53:46 2011: 135548 bytes downloaded into FLASH and verified (16.17 Kbytes/sec)
Sat Oct 08 13:53:46 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 13:53:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 13:53:46 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 13:53:46 2011: TPIU fitted.
Sat Oct 08 13:53:46 2011: ETM fitted.
Sat Oct 08 13:53:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 13:53:46 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 13:53:46 2011: Target reset
Sat Oct 08 13:54:26 2011: Failed to set breakpoint at 0x08020C12 (out of breakpoints?)
Sat Oct 08 13:54:26 2011: Failed to set breakpoint: Driver error.
Sat Oct 08 13:54:57 2011: Breakpoint hit: Code @ Wifi.c:484.31, type: default (auto) 
Sat Oct 08 13:55:52 2011: Breakpoint hit: Code @ Wifi.c:484.31, type: default (auto) 
Sat Oct 08 13:56:07 2011: Breakpoint hit: Code @ Wifi.c:484.31, type: default (auto) 
Sat Oct 08 13:56:14 2011: Breakpoint hit: Code @ Wifi.c:279.11, type: default (auto) 
Sat Oct 08 13:56:50 2011: Breakpoint hit: Code @ Wifi.c:484.31, type: default (auto) 
Sat Oct 08 13:56:58 2011: Breakpoint hit: Code @ Wifi.c:279.11, type: default (auto) 
Sat Oct 08 13:57:03 2011: Breakpoint hit: Code @ Wifi.c:484.31, type: default (auto) 
Sat Oct 08 13:57:12 2011: Breakpoint hit: Code @ Wifi.c:279.11, type: default (auto) 
Sat Oct 08 13:57:18 2011: Breakpoint hit: Code @ Wifi.c:484.31, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 14:06:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 14:06:31 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 14:06:31 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 14:06:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 14:06:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 14:06:31 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 14:06:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:06:31 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:06:31 2011: TPIU fitted.
Sat Oct 08 14:06:31 2011: ETM fitted.
Sat Oct 08 14:06:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:06:32 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:06:32 2011: Initial reset was performed
Sat Oct 08 14:06:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 14:06:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 14:06:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 14:06:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 14:06:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 14:06:32 2011: Target reset
Sat Oct 08 14:06:38 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 14:06:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:06:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:06:38 2011: TPIU fitted.
Sat Oct 08 14:06:38 2011: ETM fitted.
Sat Oct 08 14:06:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:06:38 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:06:40 2011: 135548 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Sat Oct 08 14:06:40 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 14:06:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:06:40 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:06:40 2011: TPIU fitted.
Sat Oct 08 14:06:40 2011: ETM fitted.
Sat Oct 08 14:06:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:06:41 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:06:41 2011: Target reset
Sat Oct 08 14:07:16 2011: Failed to set breakpoint at 0x0801D398 (out of breakpoints?)
Sat Oct 08 14:07:16 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Oct 08 14:07:18 2011: Failed to set breakpoint at 0x0801D36C (out of breakpoints?)
Sat Oct 08 14:07:18 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Oct 08 14:07:19 2011: Failed to set breakpoint at 0x0801D36C (out of breakpoints?)
Sat Oct 08 14:07:19 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Oct 08 14:07:19 2011: Failed to set breakpoint at 0x0801D36C (out of breakpoints?)
Sat Oct 08 14:07:19 2011: Performance warning: Lack of breakpoints forces single-stepping.


 << Logging to file resumes >> 

Sat Oct 08 14:07:25 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 14:07:26 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 14:07:26 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 14:07:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 14:07:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 14:07:26 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 14:07:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:07:26 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:07:26 2011: TPIU fitted.
Sat Oct 08 14:07:26 2011: ETM fitted.
Sat Oct 08 14:07:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:07:27 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:07:27 2011: Initial reset was performed
Sat Oct 08 14:07:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 14:07:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 14:07:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 14:07:27 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 14:07:27 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 14:07:27 2011: Target reset
Sat Oct 08 14:07:33 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 14:07:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:07:33 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:07:33 2011: TPIU fitted.
Sat Oct 08 14:07:33 2011: ETM fitted.
Sat Oct 08 14:07:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:07:33 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:07:35 2011: 135548 bytes downloaded into FLASH and verified (16.17 Kbytes/sec)
Sat Oct 08 14:07:35 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 14:07:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:07:35 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:07:35 2011: TPIU fitted.
Sat Oct 08 14:07:35 2011: ETM fitted.
Sat Oct 08 14:07:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:07:35 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:07:35 2011: Target reset


 << Logging to file resumes >> 

Sat Oct 08 14:09:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 14:09:55 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 14:09:55 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 14:09:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 14:09:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 14:09:55 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 14:09:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:09:55 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:09:55 2011: TPIU fitted.
Sat Oct 08 14:09:55 2011: ETM fitted.
Sat Oct 08 14:09:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:09:56 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:09:56 2011: Initial reset was performed
Sat Oct 08 14:09:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 14:09:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 14:09:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 14:09:56 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 14:09:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 14:09:56 2011: Target reset
Sat Oct 08 14:10:02 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 14:10:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:10:02 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:10:02 2011: TPIU fitted.
Sat Oct 08 14:10:02 2011: ETM fitted.
Sat Oct 08 14:10:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:10:02 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:10:04 2011: 135548 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Sat Oct 08 14:10:04 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 14:10:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:10:04 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:10:04 2011: TPIU fitted.
Sat Oct 08 14:10:04 2011: ETM fitted.
Sat Oct 08 14:10:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:10:04 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:10:04 2011: Target reset
Sat Oct 08 14:10:05 2011: Failed to set breakpoint at 0x080171E0 (out of breakpoints?)
Sat Oct 08 14:10:05 2011: Failed to set breakpoint at 0x080171E0 (out of breakpoints?)
Sat Oct 08 14:10:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:10:31 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:10:31 2011: TPIU fitted.
Sat Oct 08 14:10:31 2011: ETM fitted.
Sat Oct 08 14:10:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:10:31 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:10:31 2011: Target reset


 << Logging to file resumes >> 

Sat Oct 08 14:11:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 14:11:05 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 14:11:05 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 14:11:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 14:11:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 14:11:05 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 14:11:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:11:05 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:11:05 2011: TPIU fitted.
Sat Oct 08 14:11:05 2011: ETM fitted.
Sat Oct 08 14:11:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:11:06 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:11:06 2011: Initial reset was performed
Sat Oct 08 14:11:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 14:11:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 14:11:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 14:11:06 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 14:11:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 14:11:06 2011: Target reset
Sat Oct 08 14:11:12 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 14:11:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:11:12 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:11:12 2011: TPIU fitted.
Sat Oct 08 14:11:12 2011: ETM fitted.
Sat Oct 08 14:11:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:11:12 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:11:14 2011: 135548 bytes downloaded into FLASH and verified (16.32 Kbytes/sec)
Sat Oct 08 14:11:14 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 14:11:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:11:14 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:11:14 2011: TPIU fitted.
Sat Oct 08 14:11:14 2011: ETM fitted.
Sat Oct 08 14:11:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:11:14 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:11:14 2011: Target reset
Sat Oct 08 14:11:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:11:28 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:11:28 2011: TPIU fitted.
Sat Oct 08 14:11:28 2011: ETM fitted.
Sat Oct 08 14:11:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:11:28 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:11:28 2011: Target reset
Sat Oct 08 14:13:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:13:01 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:13:01 2011: TPIU fitted.
Sat Oct 08 14:13:01 2011: ETM fitted.
Sat Oct 08 14:13:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:13:01 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:13:01 2011: Target reset
Sat Oct 08 14:13:10 2011: Breakpoint hit: Code @ main.c:1047.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 14:14:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 14:14:06 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 14:14:06 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 14:14:06 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 14:14:06 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 14:14:06 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 14:14:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:14:06 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:14:06 2011: TPIU fitted.
Sat Oct 08 14:14:06 2011: ETM fitted.
Sat Oct 08 14:14:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:14:07 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:14:07 2011: Initial reset was performed
Sat Oct 08 14:14:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 14:14:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 14:14:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 14:14:07 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 14:14:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 14:14:07 2011: Target reset
Sat Oct 08 14:14:13 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 14:14:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:14:13 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:14:13 2011: TPIU fitted.
Sat Oct 08 14:14:13 2011: ETM fitted.
Sat Oct 08 14:14:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:14:13 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:14:15 2011: 135540 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Sat Oct 08 14:14:15 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 14:14:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:14:15 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:14:15 2011: TPIU fitted.
Sat Oct 08 14:14:15 2011: ETM fitted.
Sat Oct 08 14:14:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:14:15 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:14:15 2011: Target reset
Sat Oct 08 14:14:20 2011: Breakpoint hit: Code @ main.c:1047.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 14:14:57 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 14:14:57 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 14:14:57 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 14:14:57 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 14:14:57 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 14:14:57 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 14:14:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:14:57 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:14:57 2011: TPIU fitted.
Sat Oct 08 14:14:57 2011: ETM fitted.
Sat Oct 08 14:14:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:14:58 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:14:58 2011: Initial reset was performed
Sat Oct 08 14:14:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 14:14:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 14:14:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 14:14:59 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 14:14:59 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 14:14:59 2011: Target reset
Sat Oct 08 14:15:04 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 14:15:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:15:04 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:15:04 2011: TPIU fitted.
Sat Oct 08 14:15:04 2011: ETM fitted.
Sat Oct 08 14:15:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:15:04 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:15:07 2011: 135540 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Sat Oct 08 14:15:07 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 14:15:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:15:07 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:15:07 2011: TPIU fitted.
Sat Oct 08 14:15:07 2011: ETM fitted.
Sat Oct 08 14:15:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:15:07 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:15:07 2011: Target reset
Sat Oct 08 14:15:15 2011: Breakpoint hit: Code @ main.c:1047.6, type: default (auto) 
Sat Oct 08 14:18:13 2011: Breakpoint hit: Code @ Wifi.c:229.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 14:32:23 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 14:32:23 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 14:32:23 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 14:32:23 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 14:32:23 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 14:32:23 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 14:32:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:32:23 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:32:23 2011: TPIU fitted.
Sat Oct 08 14:32:23 2011: ETM fitted.
Sat Oct 08 14:32:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:32:24 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:32:24 2011: Initial reset was performed
Sat Oct 08 14:32:24 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 14:32:24 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 14:32:24 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 14:32:24 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 14:32:24 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 14:32:24 2011: Target reset
Sat Oct 08 14:32:30 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 14:32:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:32:30 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:32:30 2011: TPIU fitted.
Sat Oct 08 14:32:30 2011: ETM fitted.
Sat Oct 08 14:32:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:32:30 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:32:33 2011: 135556 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Sat Oct 08 14:32:33 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 14:32:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:32:33 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:32:33 2011: TPIU fitted.
Sat Oct 08 14:32:33 2011: ETM fitted.
Sat Oct 08 14:32:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:32:33 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:32:33 2011: Target reset
Sat Oct 08 14:33:33 2011: Breakpoint hit: Code @ Wifi.c:230.11, type: default (auto) 
Sat Oct 08 14:36:23 2011: Breakpoint hit: Code @ Wifi.c:232.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 14:37:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 14:37:53 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 14:37:53 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 14:37:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 14:37:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 14:37:53 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 14:37:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:37:53 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:37:53 2011: TPIU fitted.
Sat Oct 08 14:37:53 2011: ETM fitted.
Sat Oct 08 14:37:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:37:53 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:37:53 2011: Initial reset was performed
Sat Oct 08 14:37:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 14:37:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 14:37:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 14:37:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 14:37:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 14:37:54 2011: Target reset
Sat Oct 08 14:37:59 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 14:37:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:38:00 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:38:00 2011: TPIU fitted.
Sat Oct 08 14:38:00 2011: ETM fitted.
Sat Oct 08 14:38:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:38:00 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:38:02 2011: 135572 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Sat Oct 08 14:38:02 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 14:38:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:38:02 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:38:02 2011: TPIU fitted.
Sat Oct 08 14:38:02 2011: ETM fitted.
Sat Oct 08 14:38:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:38:02 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:38:02 2011: Target reset
Sat Oct 08 14:38:12 2011: Breakpoint hit: Code @ Wifi.c:166.2, type: default (auto) 
Sat Oct 08 14:39:00 2011: Breakpoint hit: Code @ Wifi.c:227.11, type: default (auto) 
Sat Oct 08 14:42:16 2011: Breakpoint hit: Code @ Wifi.c:485.31, type: default (auto) 
Sat Oct 08 14:42:21 2011: Breakpoint hit: Code @ Wifi.c:230.11, type: default (auto) 
Sat Oct 08 14:42:41 2011: Breakpoint hit: Code @ Wifi.c:485.31, type: default (auto) 
Sat Oct 08 14:42:43 2011: Breakpoint hit: Code @ Wifi.c:230.11, type: default (auto) 
Sat Oct 08 14:42:57 2011: Breakpoint hit: Code @ Wifi.c:485.31, type: default (auto) 
Sat Oct 08 14:43:07 2011: Breakpoint hit: Code @ Wifi.c:507.11, type: default (auto) 
Sat Oct 08 14:43:34 2011: Breakpoint hit: Code @ Wifi.c:507.11, type: default (auto) 
Sat Oct 08 14:43:35 2011: Breakpoint hit: Code @ Wifi.c:546.11, type: default (auto) 
Sat Oct 08 14:55:13 2011: Breakpoint hit: Code @ Wifi.c:544.11, type: default (auto) 
Sat Oct 08 14:55:21 2011: Breakpoint hit: Code @ Wifi.c:544.11, type: default (auto) 
Sat Oct 08 14:55:25 2011: Breakpoint hit: Code @ Wifi.c:544.11, type: default (auto) 
Sat Oct 08 14:55:32 2011: Breakpoint hit: Code @ Wifi.c:544.11, type: default (auto) 
Sat Oct 08 14:55:40 2011: Breakpoint hit: Code @ Wifi.c:544.11, type: default (auto) 
Sat Oct 08 14:55:44 2011: Breakpoint hit: Code @ Wifi.c:544.11, type: default (auto) 
Sat Oct 08 14:55:48 2011: Breakpoint hit: Code @ Wifi.c:544.11, type: default (auto) 
Sat Oct 08 14:55:59 2011: Breakpoint hit: Code @ Wifi.c:544.11, type: default (auto) 
Sat Oct 08 14:56:08 2011: Breakpoint hit: Code @ Wifi.c:544.6, type: default (auto) 
Sat Oct 08 14:56:11 2011: Breakpoint hit: Code @ Wifi.c:544.6, type: default (auto) 
Sat Oct 08 14:56:44 2011: Breakpoint hit: Code @ Wifi.c:544.9, type: default (auto) 
Sat Oct 08 14:56:45 2011: Breakpoint hit: Code @ Wifi.c:544.6, type: default (auto) 
Sat Oct 08 14:57:00 2011: Breakpoint hit: Code @ Wifi.c:544.6, type: default (auto) 
Sat Oct 08 14:57:21 2011: Breakpoint hit: Code @ Wifi.c:544.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 14:57:59 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 14:58:00 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 14:58:00 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 14:58:00 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 14:58:00 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 14:58:00 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 14:58:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:58:00 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:58:00 2011: TPIU fitted.
Sat Oct 08 14:58:00 2011: ETM fitted.
Sat Oct 08 14:58:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:58:01 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:58:01 2011: Initial reset was performed
Sat Oct 08 14:58:01 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 14:58:01 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 14:58:01 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 14:58:01 2011: 712 bytes downloaded and verified (1.53 Kbytes/sec)
Sat Oct 08 14:58:01 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 14:58:01 2011: Target reset
Sat Oct 08 14:58:07 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 14:58:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:58:07 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:58:07 2011: TPIU fitted.
Sat Oct 08 14:58:07 2011: ETM fitted.
Sat Oct 08 14:58:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:58:07 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:58:10 2011: 135572 bytes downloaded into FLASH and verified (15.46 Kbytes/sec)
Sat Oct 08 14:58:10 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 14:58:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 14:58:10 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 14:58:10 2011: TPIU fitted.
Sat Oct 08 14:58:10 2011: ETM fitted.
Sat Oct 08 14:58:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 14:58:10 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 14:58:10 2011: Target reset
Sat Oct 08 14:58:16 2011: Breakpoint hit: Code @ Wifi.c:166.2, type: default (auto) 
Sat Oct 08 15:06:02 2011: Breakpoint hit: Code @ Wifi.c:382.8, type: default (auto) 
Sat Oct 08 15:06:06 2011: Failed to set breakpoint at 0x08020904 (out of breakpoints?)
Sat Oct 08 15:06:06 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Oct 08 15:06:25 2011: Breakpoint hit: Code @ Wifi.c:382.6, type: default (auto) 
Sat Oct 08 15:06:26 2011: Breakpoint hit: Code @ Wifi.c:382.6, type: default (auto) 
Sat Oct 08 15:06:35 2011: Breakpoint hit: Code @ Wifi.c:462.21, type: default (auto) 
Sat Oct 08 15:06:40 2011: Breakpoint hit: Code @ Wifi.c:444.16, type: default (auto) 
Sat Oct 08 15:06:59 2011: Breakpoint hit: Code @ Wifi.c:444.16, type: default (auto) 
Sat Oct 08 15:07:07 2011: Breakpoint hit: Code @ Wifi.c:483.31, type: default (auto) 
Sat Oct 08 15:07:15 2011: Breakpoint hit: Code @ Wifi.c:483.31, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 15:09:48 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 15:09:48 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 15:09:48 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 15:09:48 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 15:09:48 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 15:09:48 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 15:09:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:09:48 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:09:48 2011: TPIU fitted.
Sat Oct 08 15:09:48 2011: ETM fitted.
Sat Oct 08 15:09:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:09:49 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:09:49 2011: Initial reset was performed
Sat Oct 08 15:09:49 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 15:09:49 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 15:09:49 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 15:09:49 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 15:09:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 15:09:49 2011: Target reset
Sat Oct 08 15:09:55 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 15:09:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:09:55 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:09:55 2011: TPIU fitted.
Sat Oct 08 15:09:55 2011: ETM fitted.
Sat Oct 08 15:09:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:09:55 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:09:58 2011: 135600 bytes downloaded into FLASH and verified (15.64 Kbytes/sec)
Sat Oct 08 15:09:58 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 15:09:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:09:58 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:09:58 2011: TPIU fitted.
Sat Oct 08 15:09:58 2011: ETM fitted.
Sat Oct 08 15:09:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:09:58 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:09:58 2011: Target reset
Sat Oct 08 15:10:40 2011: Breakpoint hit: Code @ Wifi.c:445.16, type: default (auto) 
Sat Oct 08 15:10:56 2011: Breakpoint hit: Code @ Wifi.c:484.31, type: default (auto) 
Sat Oct 08 15:13:21 2011: Breakpoint hit: Code @ Wifi.c:545.11, type: default (auto) 
Sat Oct 08 15:13:57 2011: Breakpoint hit: Code @ Wifi.c:566.58, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 15:18:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 15:18:56 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 15:18:56 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 15:18:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 15:18:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 15:18:56 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 15:18:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:18:56 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:18:56 2011: TPIU fitted.
Sat Oct 08 15:18:56 2011: ETM fitted.
Sat Oct 08 15:18:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:18:57 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:18:57 2011: Initial reset was performed
Sat Oct 08 15:18:57 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 15:18:57 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 15:18:57 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 15:18:57 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 15:18:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 15:18:57 2011: Target reset
Sat Oct 08 15:19:03 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 15:19:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:19:03 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:19:03 2011: TPIU fitted.
Sat Oct 08 15:19:03 2011: ETM fitted.
Sat Oct 08 15:19:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:19:03 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:19:06 2011: 135608 bytes downloaded into FLASH and verified (16.14 Kbytes/sec)
Sat Oct 08 15:19:06 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 15:19:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:19:06 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:19:06 2011: TPIU fitted.
Sat Oct 08 15:19:06 2011: ETM fitted.
Sat Oct 08 15:19:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:19:06 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:19:06 2011: Target reset


 << Logging to file resumes >> 

Sat Oct 08 15:29:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 15:29:47 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 15:29:47 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 15:29:47 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 15:29:47 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 15:29:47 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 15:29:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:29:47 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:29:47 2011: TPIU fitted.
Sat Oct 08 15:29:47 2011: ETM fitted.
Sat Oct 08 15:29:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:29:48 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:29:48 2011: Initial reset was performed
Sat Oct 08 15:29:48 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 15:29:48 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 15:29:48 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 15:29:49 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 15:29:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 15:29:49 2011: Target reset
Sat Oct 08 15:29:54 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 15:29:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:29:54 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:29:54 2011: TPIU fitted.
Sat Oct 08 15:29:54 2011: ETM fitted.
Sat Oct 08 15:29:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:29:54 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:29:57 2011: 135624 bytes downloaded into FLASH and verified (16.09 Kbytes/sec)
Sat Oct 08 15:29:57 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 15:29:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:29:57 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:29:57 2011: TPIU fitted.
Sat Oct 08 15:29:57 2011: ETM fitted.
Sat Oct 08 15:29:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:29:57 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:29:57 2011: Target reset


 << Logging to file resumes >> 

Sat Oct 08 15:36:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 15:36:53 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 15:36:53 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 15:36:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 15:36:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 15:36:53 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 15:36:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:36:53 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:36:53 2011: TPIU fitted.
Sat Oct 08 15:36:53 2011: ETM fitted.
Sat Oct 08 15:36:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:36:53 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:36:53 2011: Initial reset was performed
Sat Oct 08 15:36:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 15:36:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 15:36:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 15:36:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 15:36:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 15:36:54 2011: Target reset
Sat Oct 08 15:37:00 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 15:37:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:37:00 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:37:00 2011: TPIU fitted.
Sat Oct 08 15:37:00 2011: ETM fitted.
Sat Oct 08 15:37:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:37:00 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:37:02 2011: 135672 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Sat Oct 08 15:37:02 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 15:37:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:37:02 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:37:02 2011: TPIU fitted.
Sat Oct 08 15:37:02 2011: ETM fitted.
Sat Oct 08 15:37:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:37:02 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:37:02 2011: Target reset
Sat Oct 08 15:38:42 2011: Breakpoint hit: Code @ Drive_Process.c:125.6, type: default (auto) 
Sat Oct 08 15:38:50 2011: Breakpoint hit: Code @ Drive_Process.c:125.6, type: default (auto) 
Sat Oct 08 15:39:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 15:39:25 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 15:39:25 2011: TPIU fitted.
Sat Oct 08 15:39:25 2011: ETM fitted.
Sat Oct 08 15:39:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 15:39:25 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 15:39:25 2011: Target reset
Sat Oct 08 15:39:30 2011: Breakpoint hit: Code @ Drive_Process.c:129.16, type: default (auto) 
Sat Oct 08 16:14:38 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sat Oct 08 16:59:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 16:59:47 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 16:59:47 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 16:59:47 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 16:59:47 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 16:59:47 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 16:59:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 16:59:47 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 16:59:47 2011: TPIU fitted.
Sat Oct 08 16:59:47 2011: ETM fitted.
Sat Oct 08 16:59:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 16:59:48 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 16:59:48 2011: Initial reset was performed
Sat Oct 08 16:59:48 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 16:59:48 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 16:59:48 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 16:59:49 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Oct 08 16:59:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 16:59:49 2011: Target reset
Sat Oct 08 16:59:56 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 16:59:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 16:59:56 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 16:59:56 2011: TPIU fitted.
Sat Oct 08 16:59:56 2011: ETM fitted.
Sat Oct 08 16:59:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 16:59:57 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 16:59:59 2011: 135536 bytes downloaded into FLASH and verified (12.35 Kbytes/sec)
Sat Oct 08 16:59:59 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 16:59:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 16:59:59 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 16:59:59 2011: TPIU fitted.
Sat Oct 08 16:59:59 2011: ETM fitted.
Sat Oct 08 16:59:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 16:59:59 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 16:59:59 2011: Target reset
Sat Oct 08 17:05:28 2011: Breakpoint hit: Code @ Wifi.c:390.14, type: default (auto) 
Sat Oct 08 17:05:30 2011: Failed to set breakpoint at 0x080209D6 (out of breakpoints?)
Sat Oct 08 17:05:30 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Oct 08 17:05:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 17:05:37 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 17:05:37 2011: TPIU fitted.
Sat Oct 08 17:05:37 2011: ETM fitted.
Sat Oct 08 17:05:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 17:05:37 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 17:05:37 2011: Target reset


 << Logging to file resumes >> 

Sat Oct 08 17:05:50 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 17:05:51 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 17:05:51 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 17:05:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 17:05:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 17:05:51 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 17:05:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 17:05:51 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 17:05:51 2011: TPIU fitted.
Sat Oct 08 17:05:51 2011: ETM fitted.
Sat Oct 08 17:05:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 17:05:52 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 17:05:52 2011: Initial reset was performed
Sat Oct 08 17:05:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 17:05:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 17:05:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 17:05:52 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 17:05:52 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 17:05:52 2011: Target reset
Sat Oct 08 17:05:58 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 17:05:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 17:05:58 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 17:05:58 2011: TPIU fitted.
Sat Oct 08 17:05:58 2011: ETM fitted.
Sat Oct 08 17:05:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 17:05:58 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 17:06:01 2011: 135536 bytes downloaded into FLASH and verified (15.74 Kbytes/sec)
Sat Oct 08 17:06:01 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 17:06:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 17:06:01 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 17:06:01 2011: TPIU fitted.
Sat Oct 08 17:06:01 2011: ETM fitted.
Sat Oct 08 17:06:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 17:06:01 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 17:06:01 2011: Target reset
Sat Oct 08 17:06:14 2011: Breakpoint hit: Code @ Wifi.c:390.6, type: default (auto) 
Sat Oct 08 17:06:40 2011: Breakpoint hit: Code @ Wifi.c:458.21, type: default (auto) 
Sat Oct 08 17:08:24 2011: Breakpoint hit: Code @ Wifi.c:390.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 17:08:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 17:08:51 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 17:08:51 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 17:08:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 17:08:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 17:08:51 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 17:08:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 17:08:51 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 17:08:51 2011: TPIU fitted.
Sat Oct 08 17:08:51 2011: ETM fitted.
Sat Oct 08 17:08:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 17:08:52 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 17:08:52 2011: Initial reset was performed
Sat Oct 08 17:08:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 17:08:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 17:08:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 17:08:53 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Oct 08 17:08:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 17:08:53 2011: Target reset
Sat Oct 08 17:08:58 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 17:08:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 17:08:58 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 17:08:58 2011: TPIU fitted.
Sat Oct 08 17:08:58 2011: ETM fitted.
Sat Oct 08 17:08:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 17:08:58 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 17:09:01 2011: 135536 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Sat Oct 08 17:09:01 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 17:09:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 17:09:01 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 17:09:01 2011: TPIU fitted.
Sat Oct 08 17:09:01 2011: ETM fitted.
Sat Oct 08 17:09:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 17:09:01 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 17:09:01 2011: Target reset
Sat Oct 08 17:09:18 2011: Breakpoint hit: Code @ Wifi.c:390.6, type: default (auto) 
Sat Oct 08 17:09:20 2011: Breakpoint hit: Code @ Wifi.c:390.6, type: default (auto) 
Sat Oct 08 17:09:55 2011: Breakpoint hit: Code @ Wifi.c:480.31, type: default (auto) 


 << Logging to file resumes >> 

Sat Oct 08 17:31:57 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 08 17:31:58 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 08 17:31:58 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 08 17:31:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 08 17:31:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 08 17:31:58 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 08 17:31:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 17:31:58 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 17:31:58 2011: TPIU fitted.
Sat Oct 08 17:31:58 2011: ETM fitted.
Sat Oct 08 17:31:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 17:31:59 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 17:31:59 2011: Initial reset was performed
Sat Oct 08 17:31:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 08 17:31:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 08 17:31:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 08 17:31:59 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Oct 08 17:31:59 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 08 17:31:59 2011: Target reset
Sat Oct 08 17:32:05 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 08 17:32:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 17:32:05 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 17:32:05 2011: TPIU fitted.
Sat Oct 08 17:32:05 2011: ETM fitted.
Sat Oct 08 17:32:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 17:32:05 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 17:32:08 2011: 135592 bytes downloaded into FLASH and verified (15.99 Kbytes/sec)
Sat Oct 08 17:32:08 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 08 17:32:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 08 17:32:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 08 17:32:08 2011: TPIU fitted.
Sat Oct 08 17:32:08 2011: ETM fitted.
Sat Oct 08 17:32:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 08 17:32:08 2011: Hardware reset with strategy 0 was performed
Sat Oct 08 17:32:08 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 09 00:38:03 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 09 00:38:04 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 09 00:38:04 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 09 00:38:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 09 00:38:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 09 00:38:04 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 09 00:38:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 00:38:04 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 00:38:04 2011: TPIU fitted.
Sun Oct 09 00:38:04 2011: ETM fitted.
Sun Oct 09 00:38:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 00:38:05 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 00:38:05 2011: Initial reset was performed
Sun Oct 09 00:38:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 09 00:38:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 09 00:38:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 09 00:38:05 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 09 00:38:05 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 09 00:38:05 2011: Target reset
Sun Oct 09 00:38:11 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 09 00:38:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 00:38:11 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 00:38:11 2011: TPIU fitted.
Sun Oct 09 00:38:11 2011: ETM fitted.
Sun Oct 09 00:38:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 00:38:11 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 00:38:13 2011: 135624 bytes downloaded into FLASH and verified (16.11 Kbytes/sec)
Sun Oct 09 00:38:13 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 09 00:38:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 00:38:13 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 00:38:13 2011: TPIU fitted.
Sun Oct 09 00:38:13 2011: ETM fitted.
Sun Oct 09 00:38:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 00:38:14 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 00:38:14 2011: Target reset
Sun Oct 09 00:39:33 2011: Breakpoint hit: Code @ Memory.c:419.83, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 09 00:42:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 09 00:42:26 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 09 00:42:26 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 09 00:42:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 09 00:42:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 09 00:42:26 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 09 00:42:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 00:42:27 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 00:42:27 2011: TPIU fitted.
Sun Oct 09 00:42:27 2011: ETM fitted.
Sun Oct 09 00:42:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 00:42:27 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 00:42:27 2011: Initial reset was performed
Sun Oct 09 00:42:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 09 00:42:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 09 00:42:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 09 00:42:28 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Oct 09 00:42:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 09 00:42:28 2011: Target reset
Sun Oct 09 00:42:33 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 09 00:42:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 00:42:33 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 00:42:34 2011: TPIU fitted.
Sun Oct 09 00:42:34 2011: ETM fitted.
Sun Oct 09 00:42:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 00:42:34 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 00:42:36 2011: 135632 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Sun Oct 09 00:42:36 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 09 00:42:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 00:42:36 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 00:42:36 2011: TPIU fitted.
Sun Oct 09 00:42:36 2011: ETM fitted.
Sun Oct 09 00:42:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 00:42:36 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 00:42:36 2011: Target reset
Sun Oct 09 00:45:28 2011: Breakpoint hit: Code @ main.c:1280.28, type: default (auto) 
Sun Oct 09 00:49:09 2011: Breakpoint hit: Code @ main.c:1280.16, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 09 00:50:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 09 00:50:34 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 09 00:50:34 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 09 00:50:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 09 00:50:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 09 00:50:34 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 09 00:50:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 00:50:34 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 00:50:34 2011: TPIU fitted.
Sun Oct 09 00:50:34 2011: ETM fitted.
Sun Oct 09 00:50:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 00:50:35 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 00:50:35 2011: Initial reset was performed
Sun Oct 09 00:50:35 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 09 00:50:35 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 09 00:50:35 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 09 00:50:35 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 09 00:50:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 09 00:50:35 2011: Target reset
Sun Oct 09 00:50:41 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 09 00:50:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 00:50:41 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 00:50:41 2011: TPIU fitted.
Sun Oct 09 00:50:41 2011: ETM fitted.
Sun Oct 09 00:50:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 00:50:41 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 00:50:44 2011: 135632 bytes downloaded into FLASH and verified (16.02 Kbytes/sec)
Sun Oct 09 00:50:44 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 09 00:50:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 00:50:44 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 00:50:44 2011: TPIU fitted.
Sun Oct 09 00:50:44 2011: ETM fitted.
Sun Oct 09 00:50:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 00:50:44 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 00:50:44 2011: Target reset
Sun Oct 09 00:52:15 2011: Breakpoint hit: Code @ Memory.c:419.11, type: default (auto) 
Sun Oct 09 00:54:38 2011: Breakpoint hit: Code @ Memory.c:419.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 09 11:24:34 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 09 11:24:35 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 09 11:24:35 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 09 11:24:35 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 09 11:24:35 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 09 11:24:35 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 09 11:24:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 11:24:35 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 11:24:35 2011: TPIU fitted.
Sun Oct 09 11:24:35 2011: ETM fitted.
Sun Oct 09 11:24:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 11:24:36 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 11:24:36 2011: Initial reset was performed
Sun Oct 09 11:24:36 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 09 11:24:36 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 09 11:24:36 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 09 11:24:36 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sun Oct 09 11:24:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 09 11:24:36 2011: Target reset
Sun Oct 09 11:24:42 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 09 11:24:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 11:24:42 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 11:24:42 2011: TPIU fitted.
Sun Oct 09 11:24:42 2011: ETM fitted.
Sun Oct 09 11:24:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 11:24:42 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 11:24:45 2011: 135632 bytes downloaded into FLASH and verified (16.02 Kbytes/sec)
Sun Oct 09 11:24:45 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 09 11:24:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 11:24:45 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 11:24:45 2011: TPIU fitted.
Sun Oct 09 11:24:45 2011: ETM fitted.
Sun Oct 09 11:24:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 11:24:45 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 11:24:45 2011: Target reset
Sun Oct 09 11:24:57 2011: Breakpoint hit: Code @ Memory.c:437.3, type: default (auto) 
Sun Oct 09 11:25:14 2011: Breakpoint hit: Code @ Memory.c:437.3, type: default (auto) 
Sun Oct 09 11:25:16 2011: Breakpoint hit: Code @ Memory.c:437.3, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 09 12:24:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 09 12:24:55 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 09 12:24:55 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 09 12:24:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 09 12:24:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 09 12:24:55 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 09 12:24:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 12:24:55 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 12:24:55 2011: TPIU fitted.
Sun Oct 09 12:24:55 2011: ETM fitted.
Sun Oct 09 12:24:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 12:24:56 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 12:24:56 2011: Initial reset was performed
Sun Oct 09 12:24:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 09 12:24:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 09 12:24:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 09 12:24:56 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Oct 09 12:24:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 09 12:24:56 2011: Target reset
Sun Oct 09 12:25:02 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 09 12:25:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 12:25:02 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 12:25:02 2011: TPIU fitted.
Sun Oct 09 12:25:02 2011: ETM fitted.
Sun Oct 09 12:25:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 12:25:02 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 12:25:05 2011: 135776 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Sun Oct 09 12:25:05 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 09 12:25:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 12:25:05 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 12:25:05 2011: TPIU fitted.
Sun Oct 09 12:25:05 2011: ETM fitted.
Sun Oct 09 12:25:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 12:25:05 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 12:25:05 2011: Target reset
Sun Oct 09 12:26:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 12:26:14 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 12:26:14 2011: TPIU fitted.
Sun Oct 09 12:26:14 2011: ETM fitted.
Sun Oct 09 12:26:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 12:26:14 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 12:26:14 2011: Target reset
Sun Oct 09 12:26:26 2011: Breakpoint hit: Code @ Memory.c:188.6, type: default (auto) 
Sun Oct 09 12:26:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 12:26:32 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 12:26:32 2011: TPIU fitted.
Sun Oct 09 12:26:32 2011: ETM fitted.
Sun Oct 09 12:26:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 12:26:32 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 12:26:32 2011: Target reset
Sun Oct 09 12:26:36 2011: Breakpoint hit: Code @ Memory.c:188.6, type: default (auto) 
Sun Oct 09 12:28:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 12:28:04 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 12:28:04 2011: TPIU fitted.
Sun Oct 09 12:28:04 2011: ETM fitted.
Sun Oct 09 12:28:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 12:28:04 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 12:28:04 2011: Target reset
Sun Oct 09 12:28:08 2011: Breakpoint hit: Code @ Memory.c:188.6, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 09 12:28:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 09 12:28:47 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 09 12:28:47 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 09 12:28:47 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 09 12:28:47 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 09 12:28:47 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 09 12:28:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 12:28:48 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 12:28:48 2011: TPIU fitted.
Sun Oct 09 12:28:48 2011: ETM fitted.
Sun Oct 09 12:28:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 12:28:48 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 12:28:48 2011: Initial reset was performed
Sun Oct 09 12:28:48 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 09 12:28:48 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 09 12:28:48 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 09 12:28:49 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 09 12:28:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 09 12:28:49 2011: Target reset
Sun Oct 09 12:28:54 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 09 12:28:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 12:28:54 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 12:28:54 2011: TPIU fitted.
Sun Oct 09 12:28:54 2011: ETM fitted.
Sun Oct 09 12:28:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 12:28:54 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 12:28:57 2011: 135776 bytes downloaded into FLASH and verified (16.16 Kbytes/sec)
Sun Oct 09 12:28:57 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 09 12:28:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 12:28:57 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 12:28:57 2011: TPIU fitted.
Sun Oct 09 12:28:57 2011: ETM fitted.
Sun Oct 09 12:28:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 12:28:57 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 12:28:57 2011: Target reset
Sun Oct 09 12:29:07 2011: Breakpoint hit: Code @ Memory.c:188.6, type: default (auto) 
Sun Oct 09 12:34:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 12:34:16 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 12:34:16 2011: TPIU fitted.
Sun Oct 09 12:34:16 2011: ETM fitted.
Sun Oct 09 12:34:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 12:34:16 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 12:34:16 2011: Target reset
Sun Oct 09 12:34:20 2011: Breakpoint hit: Code @ Memory.c:188.6, type: default (auto) 
Sun Oct 09 15:52:58 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sun Oct 09 15:54:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 09 15:54:13 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 09 15:54:13 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 09 15:54:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 09 15:54:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 09 15:54:13 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 09 15:54:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 15:54:13 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 15:54:13 2011: TPIU fitted.
Sun Oct 09 15:54:13 2011: ETM fitted.
Sun Oct 09 15:54:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 15:54:14 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 15:54:14 2011: Initial reset was performed
Sun Oct 09 15:54:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 09 15:54:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 09 15:54:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 09 15:54:14 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 09 15:54:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 09 15:54:14 2011: Target reset
Sun Oct 09 15:54:20 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 09 15:54:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 15:54:20 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 15:54:20 2011: TPIU fitted.
Sun Oct 09 15:54:20 2011: ETM fitted.
Sun Oct 09 15:54:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 15:54:20 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 15:54:23 2011: 135776 bytes downloaded into FLASH and verified (15.89 Kbytes/sec)
Sun Oct 09 15:54:23 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 09 15:54:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 15:54:23 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 15:54:23 2011: TPIU fitted.
Sun Oct 09 15:54:23 2011: ETM fitted.
Sun Oct 09 15:54:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 15:54:23 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 15:54:23 2011: Target reset
Sun Oct 09 15:54:48 2011: Breakpoint hit: Code @ Memory.c:473.3, type: default (auto) 
Sun Oct 09 15:54:54 2011: Breakpoint hit: Code @ Memory.c:473.3, type: default (auto) 
Sun Oct 09 15:56:55 2011: Breakpoint hit: Code @ Memory.c:473.3, type: default (auto) 
Sun Oct 09 16:33:25 2011: Breakpoint hit: Code @ main.c:1215.11, type: default (auto) 
Sun Oct 09 16:39:28 2011: Breakpoint hit: Code @ main.c:1215.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 09 16:46:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 09 16:46:24 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 09 16:46:24 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 09 16:46:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 09 16:46:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 09 16:46:24 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 09 16:46:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 16:46:24 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 16:46:24 2011: TPIU fitted.
Sun Oct 09 16:46:24 2011: ETM fitted.
Sun Oct 09 16:46:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 16:46:25 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 16:46:25 2011: Initial reset was performed
Sun Oct 09 16:46:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 09 16:46:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 09 16:46:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 09 16:46:26 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 09 16:46:26 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 09 16:46:26 2011: Target reset
Sun Oct 09 16:46:31 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 09 16:46:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 16:46:31 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 16:46:31 2011: TPIU fitted.
Sun Oct 09 16:46:31 2011: ETM fitted.
Sun Oct 09 16:46:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 16:46:31 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 16:46:34 2011: 136052 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Sun Oct 09 16:46:34 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 09 16:46:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 09 16:46:34 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 09 16:46:34 2011: TPIU fitted.
Sun Oct 09 16:46:34 2011: ETM fitted.
Sun Oct 09 16:46:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 09 16:46:34 2011: Hardware reset with strategy 0 was performed
Sun Oct 09 16:46:34 2011: Target reset
Sun Oct 09 16:47:56 2011: Breakpoint hit: Code @ main.c:1259.21, type: default (auto) 
Sun Oct 09 16:48:08 2011: Breakpoint hit: Code @ main.c:1259.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 10 13:49:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 13:49:12 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 13:49:12 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 13:49:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 13:49:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 13:49:12 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 13:49:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 13:49:12 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 13:49:12 2011: TPIU fitted.
Mon Oct 10 13:49:12 2011: ETM fitted.
Mon Oct 10 13:49:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 13:49:13 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 13:49:13 2011: Initial reset was performed
Mon Oct 10 13:49:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 13:49:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 13:49:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 13:49:13 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 10 13:49:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 13:49:13 2011: Target reset
Mon Oct 10 13:49:19 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 13:49:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 13:49:19 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 13:49:19 2011: TPIU fitted.
Mon Oct 10 13:49:19 2011: ETM fitted.
Mon Oct 10 13:49:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 13:49:19 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 13:49:22 2011: 136052 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Mon Oct 10 13:49:22 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 13:49:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 13:49:22 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 13:49:22 2011: TPIU fitted.
Mon Oct 10 13:49:22 2011: ETM fitted.
Mon Oct 10 13:49:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 13:49:22 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 13:49:22 2011: Target reset
Mon Oct 10 13:49:33 2011: Breakpoint hit: Code @ GPSLIB.c:395.6, type: default (auto) 
Mon Oct 10 13:49:39 2011: Breakpoint hit: Code @ GPSLIB.c:395.6, type: default (auto) 
Mon Oct 10 13:49:57 2011: Breakpoint hit: Code @ GPSLIB.c:398.11, type: default (auto) 
Mon Oct 10 13:51:05 2011: Breakpoint hit: Code @ PC_COM.c:497.16, type: default (auto) 
Mon Oct 10 13:51:25 2011: Breakpoint hit: Code @ Drive_Process.c:129.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 10 13:51:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 13:51:49 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 13:51:49 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 13:51:49 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 13:51:49 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 13:51:49 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 13:51:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 13:51:49 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 13:51:49 2011: TPIU fitted.
Mon Oct 10 13:51:49 2011: ETM fitted.
Mon Oct 10 13:51:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 13:51:50 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 13:51:50 2011: Initial reset was performed
Mon Oct 10 13:51:50 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 13:51:50 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 13:51:50 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 13:51:51 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 10 13:51:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 13:51:51 2011: Target reset
Mon Oct 10 13:51:56 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 13:51:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 13:51:56 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 13:51:56 2011: TPIU fitted.
Mon Oct 10 13:51:56 2011: ETM fitted.
Mon Oct 10 13:51:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 13:51:56 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 13:51:59 2011: 136052 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Mon Oct 10 13:51:59 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 13:51:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 13:51:59 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 13:51:59 2011: TPIU fitted.
Mon Oct 10 13:51:59 2011: ETM fitted.
Mon Oct 10 13:51:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 13:51:59 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 13:51:59 2011: Target reset
Mon Oct 10 13:53:14 2011: Breakpoint hit: Code @ Drive_Process.c:129.16, type: default (auto) 
Mon Oct 10 13:53:35 2011: Breakpoint hit: Code @ PC_COM.c:497.16, type: default (auto) 
Mon Oct 10 14:00:14 2011: Breakpoint hit: Code @ GPSLIB.c:398.11, type: default (auto) 
Mon Oct 10 14:00:59 2011: Breakpoint hit: Code @ PC_COM.c:497.16, type: default (auto) 
Mon Oct 10 14:01:12 2011: Breakpoint hit: Code @ GPSLIB.c:398.35, type: default (auto) 
Mon Oct 10 14:02:06 2011: Breakpoint hit: Code @ GPSLIB.c:398.24, type: default (auto) 
Mon Oct 10 14:02:08 2011: Breakpoint hit: Code @ GPSLIB.c:398.16, type: default (auto) 
Mon Oct 10 14:02:12 2011: Breakpoint hit: Code @ GPSLIB.c:398.16, type: default (auto) 
Mon Oct 10 14:02:38 2011: Breakpoint hit: Code @ GPSLIB.c:398.16, type: default (auto) 
Mon Oct 10 14:09:51 2011: Breakpoint hit: Code @ GPSLIB.c:398.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 10 14:12:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 14:12:58 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 14:12:58 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 14:12:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 14:12:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 14:12:58 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 14:12:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:12:58 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:12:58 2011: TPIU fitted.
Mon Oct 10 14:12:58 2011: ETM fitted.
Mon Oct 10 14:12:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:12:59 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:12:59 2011: Initial reset was performed
Mon Oct 10 14:12:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 14:12:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 14:12:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 14:12:59 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 10 14:12:59 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 14:12:59 2011: Target reset
Mon Oct 10 14:13:05 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 14:13:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:13:05 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:13:05 2011: TPIU fitted.
Mon Oct 10 14:13:05 2011: ETM fitted.
Mon Oct 10 14:13:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:13:05 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:13:07 2011: 136052 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Mon Oct 10 14:13:07 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 14:13:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:13:07 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:13:07 2011: TPIU fitted.
Mon Oct 10 14:13:07 2011: ETM fitted.
Mon Oct 10 14:13:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:13:08 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:13:08 2011: Target reset
Mon Oct 10 14:13:15 2011: Breakpoint hit: Code @ GPSLIB.c:409.16, type: default (auto) 
Mon Oct 10 14:13:22 2011: Breakpoint hit: Code @ GPSLIB.c:409.16, type: default (auto) 
Mon Oct 10 14:13:23 2011: Failed to set breakpoint at 0x08021294 (out of breakpoints?)
Mon Oct 10 14:13:23 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Oct 10 14:14:11 2011: Failed to set breakpoint at 0x080212B2 (out of breakpoints?)
Mon Oct 10 14:14:11 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Oct 10 14:14:16 2011: Breakpoint hit: Code @ GPSLIB.c:409.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 10 14:14:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 14:14:49 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 14:14:49 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 14:14:49 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 14:14:49 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 14:14:49 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 14:14:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:14:50 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:14:50 2011: TPIU fitted.
Mon Oct 10 14:14:50 2011: ETM fitted.
Mon Oct 10 14:14:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:14:50 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:14:50 2011: Initial reset was performed
Mon Oct 10 14:14:50 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 14:14:50 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 14:14:50 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 14:14:51 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Oct 10 14:14:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 14:14:51 2011: Target reset
Mon Oct 10 14:14:56 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 14:14:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:14:56 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:14:56 2011: TPIU fitted.
Mon Oct 10 14:14:56 2011: ETM fitted.
Mon Oct 10 14:14:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:14:56 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:15:00 2011: 136052 bytes downloaded into FLASH and verified (15.43 Kbytes/sec)
Mon Oct 10 14:15:00 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 14:15:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:15:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:15:00 2011: TPIU fitted.
Mon Oct 10 14:15:00 2011: ETM fitted.
Mon Oct 10 14:15:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:15:00 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:15:00 2011: Target reset
Mon Oct 10 14:15:21 2011: Breakpoint hit: Code @ Drive_Process.c:129.16, type: default (auto) 
Mon Oct 10 14:15:24 2011: Breakpoint hit: Code @ GPSLIB.c:410.16, type: default (auto) 
Mon Oct 10 14:17:06 2011: Breakpoint hit: Code @ GPSLIB.c:410.24, type: default (auto) 
Mon Oct 10 14:17:27 2011: Breakpoint hit: Code @ GPSLIB.c:410.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 10 14:20:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 14:20:06 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 14:20:06 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 14:20:06 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 14:20:06 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 14:20:06 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 14:20:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:20:06 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:20:06 2011: TPIU fitted.
Mon Oct 10 14:20:06 2011: ETM fitted.
Mon Oct 10 14:20:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:20:07 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:20:07 2011: Initial reset was performed
Mon Oct 10 14:20:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 14:20:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 14:20:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 14:20:08 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Mon Oct 10 14:20:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 14:20:08 2011: Target reset
Mon Oct 10 14:20:13 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 14:20:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:20:13 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:20:13 2011: TPIU fitted.
Mon Oct 10 14:20:13 2011: ETM fitted.
Mon Oct 10 14:20:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:20:13 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:20:16 2011: 136036 bytes downloaded into FLASH and verified (15.74 Kbytes/sec)
Mon Oct 10 14:20:16 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 14:20:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:20:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:20:16 2011: TPIU fitted.
Mon Oct 10 14:20:16 2011: ETM fitted.
Mon Oct 10 14:20:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:20:16 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:20:16 2011: Target reset
Mon Oct 10 14:21:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:21:20 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:21:20 2011: TPIU fitted.
Mon Oct 10 14:21:20 2011: ETM fitted.
Mon Oct 10 14:21:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:21:20 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:21:20 2011: Target reset
Mon Oct 10 14:21:23 2011: Breakpoint hit: Code @ Memory.c:113.2, type: default (auto) 
Mon Oct 10 14:26:05 2011: Breakpoint hit: Code @ Drive_Process.c:55.6, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 10 14:30:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 14:30:30 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 14:30:30 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 14:30:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 14:30:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 14:30:30 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 14:30:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:30:30 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:30:30 2011: TPIU fitted.
Mon Oct 10 14:30:30 2011: ETM fitted.
Mon Oct 10 14:30:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:30:31 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:30:31 2011: Initial reset was performed
Mon Oct 10 14:30:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 14:30:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 14:30:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 14:30:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 10 14:30:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 14:30:32 2011: Target reset
Mon Oct 10 14:30:37 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 14:30:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:30:37 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:30:37 2011: TPIU fitted.
Mon Oct 10 14:30:37 2011: ETM fitted.
Mon Oct 10 14:30:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:30:37 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:30:40 2011: 136044 bytes downloaded into FLASH and verified (16.41 Kbytes/sec)
Mon Oct 10 14:30:40 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 14:30:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:30:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:30:40 2011: TPIU fitted.
Mon Oct 10 14:30:40 2011: ETM fitted.
Mon Oct 10 14:30:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:30:40 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:30:40 2011: Target reset
Mon Oct 10 14:30:47 2011: Breakpoint hit: Code @ Memory.c:113.2, type: default (auto) 
Mon Oct 10 14:30:50 2011: Breakpoint hit: Code @ Drive_Process.c:55.6, type: default (auto) 
Mon Oct 10 14:31:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:31:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:31:00 2011: TPIU fitted.
Mon Oct 10 14:31:00 2011: ETM fitted.
Mon Oct 10 14:31:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:31:00 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:31:00 2011: Target reset
Mon Oct 10 14:41:58 2011: Breakpoint hit: Code @ GPSLIB.c:410.12, type: default (auto) 
Mon Oct 10 14:42:13 2011: Breakpoint hit: Code @ GPSLIB.c:410.12, type: default (auto) 
Mon Oct 10 14:42:14 2011: Breakpoint hit: Code @ GPSLIB.c:424.27, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 10 14:43:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 14:43:21 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 14:43:21 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 14:43:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 14:43:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 14:43:21 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 14:43:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:43:21 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:43:21 2011: TPIU fitted.
Mon Oct 10 14:43:21 2011: ETM fitted.
Mon Oct 10 14:43:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:43:22 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:43:22 2011: Initial reset was performed
Mon Oct 10 14:43:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 14:43:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 14:43:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 14:43:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 10 14:43:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 14:43:23 2011: Target reset
Mon Oct 10 14:43:28 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 14:43:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:43:28 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:43:28 2011: TPIU fitted.
Mon Oct 10 14:43:28 2011: ETM fitted.
Mon Oct 10 14:43:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:43:28 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:43:31 2011: 136084 bytes downloaded into FLASH and verified (16.39 Kbytes/sec)
Mon Oct 10 14:43:31 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 14:43:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 14:43:31 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 14:43:31 2011: TPIU fitted.
Mon Oct 10 14:43:31 2011: ETM fitted.
Mon Oct 10 14:43:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 14:43:31 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 14:43:31 2011: Target reset
Mon Oct 10 14:45:04 2011: Breakpoint hit: Code @ GPSLIB.c:424.27, type: default (auto) 
Mon Oct 10 14:45:44 2011: Breakpoint hit: Code @ GPSLIB.c:425.26, type: default (auto) 
Mon Oct 10 14:48:52 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Mon Oct 10 15:37:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 15:37:36 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 15:37:36 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 15:37:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 15:37:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 15:37:36 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 15:37:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 15:37:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 15:37:36 2011: TPIU fitted.
Mon Oct 10 15:37:36 2011: ETM fitted.
Mon Oct 10 15:37:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 15:37:37 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 15:37:37 2011: Initial reset was performed
Mon Oct 10 15:37:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 15:37:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 15:37:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 15:37:38 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 10 15:37:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 15:37:38 2011: Target reset
Mon Oct 10 15:37:43 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 15:37:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 15:37:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 15:37:43 2011: TPIU fitted.
Mon Oct 10 15:37:43 2011: ETM fitted.
Mon Oct 10 15:37:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 15:37:43 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 15:37:46 2011: 136092 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Mon Oct 10 15:37:46 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 15:37:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 15:37:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 15:37:46 2011: TPIU fitted.
Mon Oct 10 15:37:46 2011: ETM fitted.
Mon Oct 10 15:37:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 15:37:46 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 15:37:46 2011: Target reset
Mon Oct 10 15:38:29 2011: Breakpoint hit: Code @ main.c:1154.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 10 15:40:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 15:40:31 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 15:40:31 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 15:40:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 15:40:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 15:40:31 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 15:40:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 15:40:31 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 15:40:31 2011: TPIU fitted.
Mon Oct 10 15:40:31 2011: ETM fitted.
Mon Oct 10 15:40:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 15:40:31 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 15:40:31 2011: Initial reset was performed
Mon Oct 10 15:40:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 15:40:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 15:40:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 15:40:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 10 15:40:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 15:40:32 2011: Target reset
Mon Oct 10 15:40:37 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 15:40:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 15:40:38 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 15:40:38 2011: TPIU fitted.
Mon Oct 10 15:40:38 2011: ETM fitted.
Mon Oct 10 15:40:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 15:40:38 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 15:40:40 2011: 135956 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Mon Oct 10 15:40:40 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 15:40:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 15:40:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 15:40:40 2011: TPIU fitted.
Mon Oct 10 15:40:40 2011: ETM fitted.
Mon Oct 10 15:40:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 15:40:40 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 15:40:40 2011: Target reset


 << Logging to file resumes >> 

Mon Oct 10 15:41:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 15:41:12 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 15:41:12 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 15:41:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 15:41:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 15:41:12 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 15:41:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 15:41:12 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 15:41:12 2011: TPIU fitted.
Mon Oct 10 15:41:12 2011: ETM fitted.
Mon Oct 10 15:41:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 15:41:13 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 15:41:13 2011: Initial reset was performed
Mon Oct 10 15:41:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 15:41:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 15:41:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 15:41:14 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Mon Oct 10 15:41:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 15:41:14 2011: Target reset
Mon Oct 10 15:41:19 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 15:41:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 15:41:19 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 15:41:19 2011: TPIU fitted.
Mon Oct 10 15:41:19 2011: ETM fitted.
Mon Oct 10 15:41:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 15:41:19 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 15:41:22 2011: 135956 bytes downloaded into FLASH and verified (16.31 Kbytes/sec)
Mon Oct 10 15:41:22 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 15:41:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 15:41:22 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 15:41:22 2011: TPIU fitted.
Mon Oct 10 15:41:22 2011: ETM fitted.
Mon Oct 10 15:41:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 15:41:22 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 15:41:22 2011: Target reset
Mon Oct 10 15:41:29 2011: Breakpoint hit: Code @ main.c:1154.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 10 16:47:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 16:47:36 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 16:47:36 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 16:47:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 16:47:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 16:47:36 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 16:47:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:47:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:47:36 2011: TPIU fitted.
Mon Oct 10 16:47:36 2011: ETM fitted.
Mon Oct 10 16:47:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:47:37 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:47:37 2011: Initial reset was performed
Mon Oct 10 16:47:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 16:47:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 16:47:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 16:47:38 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Oct 10 16:47:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 16:47:38 2011: Target reset
Mon Oct 10 16:47:43 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 16:47:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:47:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:47:43 2011: TPIU fitted.
Mon Oct 10 16:47:43 2011: ETM fitted.
Mon Oct 10 16:47:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:47:43 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:47:46 2011: 135956 bytes downloaded into FLASH and verified (16.86 Kbytes/sec)
Mon Oct 10 16:47:46 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 16:47:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:47:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:47:46 2011: TPIU fitted.
Mon Oct 10 16:47:46 2011: ETM fitted.
Mon Oct 10 16:47:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:47:46 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:47:46 2011: Target reset
Mon Oct 10 16:47:50 2011: Breakpoint hit: Code @ Eeprom.c:214.2, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 10 16:48:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 16:48:26 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 16:48:26 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 16:48:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 16:48:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 16:48:26 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 16:48:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:48:26 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:48:26 2011: TPIU fitted.
Mon Oct 10 16:48:27 2011: ETM fitted.
Mon Oct 10 16:48:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:48:27 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:48:27 2011: Initial reset was performed
Mon Oct 10 16:48:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 16:48:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 16:48:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 16:48:28 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 10 16:48:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 16:48:28 2011: Target reset
Mon Oct 10 16:48:33 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 16:48:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:48:33 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:48:33 2011: TPIU fitted.
Mon Oct 10 16:48:33 2011: ETM fitted.
Mon Oct 10 16:48:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:48:33 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:48:36 2011: 135988 bytes downloaded into FLASH and verified (16.31 Kbytes/sec)
Mon Oct 10 16:48:36 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 16:48:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:48:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:48:36 2011: TPIU fitted.
Mon Oct 10 16:48:36 2011: ETM fitted.
Mon Oct 10 16:48:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:48:36 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:48:36 2011: Target reset
Mon Oct 10 16:48:46 2011: Breakpoint hit: Code @ Eeprom.c:214.2, type: default (auto) 
Mon Oct 10 16:48:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:48:54 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:48:54 2011: TPIU fitted.
Mon Oct 10 16:48:54 2011: ETM fitted.
Mon Oct 10 16:48:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:50:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:50:05 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:50:05 2011: TPIU fitted.
Mon Oct 10 16:50:05 2011: ETM fitted.
Mon Oct 10 16:50:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:52:44 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Mon Oct 10 16:52:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 16:52:48 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 16:52:48 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 16:52:48 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 16:52:48 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 16:52:48 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 16:52:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:52:48 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:52:48 2011: TPIU fitted.
Mon Oct 10 16:52:48 2011: ETM fitted.
Mon Oct 10 16:52:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:52:49 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:52:49 2011: Initial reset was performed
Mon Oct 10 16:52:49 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 16:52:49 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 16:52:49 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 16:52:49 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 10 16:52:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 16:52:49 2011: Target reset
Mon Oct 10 16:52:54 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 16:52:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:52:54 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:52:54 2011: TPIU fitted.
Mon Oct 10 16:52:54 2011: ETM fitted.
Mon Oct 10 16:52:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:52:54 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:52:57 2011: 135988 bytes downloaded into FLASH and verified (16.93 Kbytes/sec)
Mon Oct 10 16:52:57 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 16:52:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:52:57 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:52:57 2011: TPIU fitted.
Mon Oct 10 16:52:57 2011: ETM fitted.
Mon Oct 10 16:52:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:52:57 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:52:57 2011: Target reset


 << Logging to file resumes >> 

Mon Oct 10 16:54:37 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 10 16:54:38 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 10 16:54:38 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 10 16:54:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 10 16:54:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 10 16:54:38 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 10 16:54:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:54:38 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:54:38 2011: TPIU fitted.
Mon Oct 10 16:54:38 2011: ETM fitted.
Mon Oct 10 16:54:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:54:38 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:54:38 2011: Initial reset was performed
Mon Oct 10 16:54:38 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 10 16:54:38 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 10 16:54:38 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 10 16:54:39 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 10 16:54:39 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 10 16:54:39 2011: Target reset
Mon Oct 10 16:54:45 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 10 16:54:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:54:45 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:54:45 2011: TPIU fitted.
Mon Oct 10 16:54:45 2011: ETM fitted.
Mon Oct 10 16:54:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:54:45 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:54:47 2011: 135956 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Mon Oct 10 16:54:47 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 10 16:54:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 10 16:54:47 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 10 16:54:47 2011: TPIU fitted.
Mon Oct 10 16:54:47 2011: ETM fitted.
Mon Oct 10 16:54:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 10 16:54:47 2011: Hardware reset with strategy 0 was performed
Mon Oct 10 16:54:47 2011: Target reset


 << Logging to file resumes >> 

Tue Oct 11 09:29:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 09:29:58 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 09:29:58 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 09:29:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 09:29:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 09:29:58 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 09:29:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:29:59 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:29:59 2011: TPIU fitted.
Tue Oct 11 09:29:59 2011: ETM fitted.
Tue Oct 11 09:29:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:29:59 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:29:59 2011: Initial reset was performed
Tue Oct 11 09:29:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 09:29:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 09:29:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 09:30:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 11 09:30:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 09:30:00 2011: Target reset
Tue Oct 11 09:30:05 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 09:30:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:30:05 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:30:05 2011: TPIU fitted.
Tue Oct 11 09:30:05 2011: ETM fitted.
Tue Oct 11 09:30:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:30:05 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:30:08 2011: 135956 bytes downloaded into FLASH and verified (16.76 Kbytes/sec)
Tue Oct 11 09:30:08 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 09:30:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:30:08 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:30:08 2011: TPIU fitted.
Tue Oct 11 09:30:08 2011: ETM fitted.
Tue Oct 11 09:30:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:30:08 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:30:08 2011: Target reset
Tue Oct 11 09:30:41 2011: Breakpoint hit: Code @ usbh_usr.c:846.26, type: default (auto) 
Tue Oct 11 09:30:49 2011: Breakpoint hit: Code @ Wifi.c:570.41, type: default (auto) 
Tue Oct 11 09:31:25 2011: Breakpoint hit: Code @ usbh_usr.c:846.26, type: default (auto) 


 << Logging to file resumes >> 

Tue Oct 11 09:42:18 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 09:42:19 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 09:42:19 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 09:42:19 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 09:42:19 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 09:42:19 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 09:42:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:42:19 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:42:19 2011: TPIU fitted.
Tue Oct 11 09:42:19 2011: ETM fitted.
Tue Oct 11 09:42:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:42:20 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:42:20 2011: Initial reset was performed
Tue Oct 11 09:42:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 09:42:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 09:42:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 09:42:20 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Tue Oct 11 09:42:20 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 09:42:20 2011: Target reset
Tue Oct 11 09:42:26 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 09:42:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:42:26 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:42:26 2011: TPIU fitted.
Tue Oct 11 09:42:26 2011: ETM fitted.
Tue Oct 11 09:42:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:42:26 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:42:28 2011: 135988 bytes downloaded into FLASH and verified (16.13 Kbytes/sec)
Tue Oct 11 09:42:28 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 09:42:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:42:28 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:42:28 2011: TPIU fitted.
Tue Oct 11 09:42:28 2011: ETM fitted.
Tue Oct 11 09:42:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:42:28 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:42:28 2011: Target reset
Tue Oct 11 09:43:22 2011: Breakpoint hit: Code @ usbh_usr.c:846.26, type: default (auto) 
Tue Oct 11 09:44:29 2011: Breakpoint hit: Code @ Ems_System.c:166.6, type: default (auto) 
Tue Oct 11 09:44:49 2011: Breakpoint hit: Code @ Ems_System.c:166.6, type: default (auto) 
Tue Oct 11 09:45:14 2011: Breakpoint hit: Code @ usbh_usr.c:846.26, type: default (auto) 
Tue Oct 11 09:48:49 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 
Tue Oct 11 09:51:41 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 
Tue Oct 11 09:51:44 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 


 << Logging to file resumes >> 

Tue Oct 11 09:52:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 09:52:38 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 09:52:38 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 09:52:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 09:52:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 09:52:38 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 09:52:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:52:39 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:52:39 2011: TPIU fitted.
Tue Oct 11 09:52:39 2011: ETM fitted.
Tue Oct 11 09:52:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:52:39 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:52:39 2011: Initial reset was performed
Tue Oct 11 09:52:39 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 09:52:39 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 09:52:39 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 09:52:40 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Tue Oct 11 09:52:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 09:52:40 2011: Target reset
Tue Oct 11 09:52:45 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 09:52:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:52:45 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:52:45 2011: TPIU fitted.
Tue Oct 11 09:52:45 2011: ETM fitted.
Tue Oct 11 09:52:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:52:45 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:52:48 2011: 135980 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Tue Oct 11 09:52:48 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 09:52:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:52:48 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:52:48 2011: TPIU fitted.
Tue Oct 11 09:52:48 2011: ETM fitted.
Tue Oct 11 09:52:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:52:48 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:52:48 2011: Target reset
Tue Oct 11 09:53:01 2011: Breakpoint hit: Code @ usbh_usr.c:846.26, type: default (auto) 
Tue Oct 11 09:53:21 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 
Tue Oct 11 09:53:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:53:38 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:53:38 2011: TPIU fitted.
Tue Oct 11 09:53:38 2011: ETM fitted.
Tue Oct 11 09:53:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:53:38 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:53:38 2011: Target reset
Tue Oct 11 09:53:49 2011: Breakpoint hit: Code @ usbh_usr.c:846.26, type: default (auto) 
Tue Oct 11 09:53:57 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 


 << Logging to file resumes >> 

Tue Oct 11 09:54:50 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 09:54:51 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 09:54:51 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 09:54:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 09:54:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 09:54:51 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 09:54:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:54:51 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:54:51 2011: TPIU fitted.
Tue Oct 11 09:54:51 2011: ETM fitted.
Tue Oct 11 09:54:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:54:51 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:54:51 2011: Initial reset was performed
Tue Oct 11 09:54:51 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 09:54:51 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 09:54:51 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 09:54:52 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Tue Oct 11 09:54:52 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 09:54:52 2011: Target reset
Tue Oct 11 09:54:57 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 09:54:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:54:57 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:54:58 2011: TPIU fitted.
Tue Oct 11 09:54:58 2011: ETM fitted.
Tue Oct 11 09:54:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:54:58 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:55:00 2011: 135980 bytes downloaded into FLASH and verified (16.13 Kbytes/sec)
Tue Oct 11 09:55:00 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 09:55:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:55:00 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:55:00 2011: TPIU fitted.
Tue Oct 11 09:55:00 2011: ETM fitted.
Tue Oct 11 09:55:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:55:00 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:55:00 2011: Target reset
Tue Oct 11 09:55:11 2011: Breakpoint hit: Code @ usbh_usr.c:846.26, type: default (auto) 
Tue Oct 11 09:56:01 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 
Tue Oct 11 09:56:31 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 
Tue Oct 11 09:56:38 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 
Tue Oct 11 09:57:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 09:57:07 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 09:57:07 2011: TPIU fitted.
Tue Oct 11 09:57:07 2011: ETM fitted.
Tue Oct 11 09:57:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 09:57:07 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 09:57:07 2011: Target reset
Tue Oct 11 09:57:15 2011: Breakpoint hit: Code @ usbh_usr.c:846.26, type: default (auto) 
Tue Oct 11 09:57:32 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 
Tue Oct 11 10:25:30 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 
Tue Oct 11 10:25:38 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 
Tue Oct 11 10:25:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 10:25:57 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 10:25:57 2011: TPIU fitted.
Tue Oct 11 10:25:57 2011: ETM fitted.
Tue Oct 11 10:25:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 10:25:57 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 10:25:57 2011: Target reset
Tue Oct 11 10:26:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 10:26:10 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 10:26:10 2011: TPIU fitted.
Tue Oct 11 10:26:10 2011: ETM fitted.
Tue Oct 11 10:26:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 10:26:10 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 10:26:10 2011: Target reset


 << Logging to file resumes >> 

Tue Oct 11 10:29:41 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 10:29:41 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 10:29:41 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 10:29:41 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 10:29:41 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 10:29:41 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 10:29:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 10:29:41 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 10:29:41 2011: TPIU fitted.
Tue Oct 11 10:29:42 2011: ETM fitted.
Tue Oct 11 10:29:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 10:29:42 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 10:29:42 2011: Initial reset was performed
Tue Oct 11 10:29:42 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 10:29:42 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 10:29:42 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 10:29:43 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 11 10:29:43 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 10:29:43 2011: Target reset
Tue Oct 11 10:29:48 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 10:29:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 10:29:48 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 10:29:48 2011: TPIU fitted.
Tue Oct 11 10:29:48 2011: ETM fitted.
Tue Oct 11 10:29:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 10:29:48 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 10:29:51 2011: 136188 bytes downloaded into FLASH and verified (15.91 Kbytes/sec)
Tue Oct 11 10:29:51 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 10:29:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 10:29:51 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 10:29:51 2011: TPIU fitted.
Tue Oct 11 10:29:51 2011: ETM fitted.
Tue Oct 11 10:29:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 10:29:51 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 10:29:51 2011: Target reset
Tue Oct 11 10:30:02 2011: Breakpoint hit: Code @ usbh_usr.c:846.26, type: default (auto) 
Tue Oct 11 10:30:13 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Tue Oct 11 10:32:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 10:32:13 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 10:32:13 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 10:32:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 10:32:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 10:32:13 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 10:32:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 10:32:13 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 10:32:13 2011: TPIU fitted.
Tue Oct 11 10:32:13 2011: ETM fitted.
Tue Oct 11 10:32:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 10:32:13 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 10:32:13 2011: Initial reset was performed
Tue Oct 11 10:32:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 10:32:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 10:32:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 10:32:14 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Tue Oct 11 10:32:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 10:32:14 2011: Target reset
Tue Oct 11 10:32:20 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 10:32:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 10:32:20 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 10:32:20 2011: TPIU fitted.
Tue Oct 11 10:32:20 2011: ETM fitted.
Tue Oct 11 10:32:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 10:32:20 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 10:32:22 2011: 136180 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Tue Oct 11 10:32:22 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 10:32:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 10:32:22 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 10:32:22 2011: TPIU fitted.
Tue Oct 11 10:32:22 2011: ETM fitted.
Tue Oct 11 10:32:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 10:32:22 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 10:32:22 2011: Target reset


 << Logging to file resumes >> 

Tue Oct 11 17:39:45 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 17:39:46 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 17:39:46 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 17:39:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 17:39:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 17:39:46 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 17:39:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 17:39:46 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 17:39:46 2011: TPIU fitted.
Tue Oct 11 17:39:46 2011: ETM fitted.
Tue Oct 11 17:39:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 17:39:47 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 17:39:47 2011: Initial reset was performed
Tue Oct 11 17:39:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 17:39:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 17:39:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 17:39:47 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 11 17:39:47 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 17:39:47 2011: Target reset
Tue Oct 11 17:39:52 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 17:39:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 17:39:52 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 17:39:52 2011: TPIU fitted.
Tue Oct 11 17:39:52 2011: ETM fitted.
Tue Oct 11 17:39:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 17:39:52 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 17:39:54 2011: 68524 bytes downloaded into FLASH and verified (10.37 Kbytes/sec)
Tue Oct 11 17:39:54 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 17:39:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 17:39:54 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 17:39:54 2011: TPIU fitted.
Tue Oct 11 17:39:54 2011: ETM fitted.
Tue Oct 11 17:39:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 17:39:54 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 17:39:54 2011: Target reset


 << Logging to file resumes >> 

Tue Oct 11 17:40:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 17:40:43 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 17:40:43 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 17:40:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 17:40:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 17:40:43 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 17:40:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 17:40:43 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 17:40:43 2011: TPIU fitted.
Tue Oct 11 17:40:43 2011: ETM fitted.
Tue Oct 11 17:40:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 17:40:44 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 17:40:44 2011: Initial reset was performed
Tue Oct 11 17:40:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 17:40:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 17:40:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 17:40:44 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 11 17:40:44 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 17:40:44 2011: Target reset
Tue Oct 11 17:40:49 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 17:40:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 17:40:49 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 17:40:49 2011: TPIU fitted.
Tue Oct 11 17:40:49 2011: ETM fitted.
Tue Oct 11 17:40:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 17:40:49 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 17:40:51 2011: 68572 bytes downloaded into FLASH and verified (10.11 Kbytes/sec)
Tue Oct 11 17:40:51 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 17:40:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 17:40:51 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 17:40:51 2011: TPIU fitted.
Tue Oct 11 17:40:51 2011: ETM fitted.
Tue Oct 11 17:40:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 17:40:51 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 17:40:51 2011: Target reset
Tue Oct 11 17:42:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 17:42:35 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 17:42:35 2011: TPIU fitted.
Tue Oct 11 17:42:35 2011: ETM fitted.
Tue Oct 11 17:42:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 17:42:35 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 17:42:35 2011: Target reset
Tue Oct 11 17:51:30 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Tue Oct 11 17:51:45 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 17:51:45 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 17:51:45 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 17:51:45 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 17:51:45 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 17:51:45 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 17:51:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 17:51:45 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 17:51:45 2011: TPIU fitted.
Tue Oct 11 17:51:45 2011: ETM fitted.
Tue Oct 11 17:51:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 17:51:46 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 17:51:46 2011: Initial reset was performed
Tue Oct 11 17:51:46 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 17:51:46 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 17:51:46 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 17:51:46 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 11 17:51:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 17:51:46 2011: Target reset
Tue Oct 11 17:51:52 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 17:51:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 17:51:52 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 17:51:52 2011: TPIU fitted.
Tue Oct 11 17:51:52 2011: ETM fitted.
Tue Oct 11 17:51:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 17:51:52 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 17:51:55 2011: 136180 bytes downloaded into FLASH and verified (15.91 Kbytes/sec)
Tue Oct 11 17:51:55 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 17:51:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 17:51:55 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 17:51:55 2011: TPIU fitted.
Tue Oct 11 17:51:55 2011: ETM fitted.
Tue Oct 11 17:51:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 17:51:55 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 17:51:55 2011: Target reset
Tue Oct 11 18:11:18 2011: Breakpoint hit: Code @ PC_COM.c:382.11, type: default (auto) 
Tue Oct 11 18:11:27 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Tue Oct 11 18:12:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 18:12:32 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 18:12:32 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 18:12:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 18:12:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 18:12:32 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 18:12:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 18:12:33 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 18:12:33 2011: TPIU fitted.
Tue Oct 11 18:12:33 2011: ETM fitted.
Tue Oct 11 18:12:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 18:12:33 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 18:12:33 2011: Initial reset was performed
Tue Oct 11 18:12:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 18:12:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 18:12:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 18:12:34 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 11 18:12:34 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 18:12:34 2011: Target reset
Tue Oct 11 18:12:39 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 18:12:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 18:12:39 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 18:12:39 2011: TPIU fitted.
Tue Oct 11 18:12:39 2011: ETM fitted.
Tue Oct 11 18:12:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 18:12:39 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 18:12:43 2011: 135980 bytes downloaded into FLASH and verified (15.51 Kbytes/sec)
Tue Oct 11 18:12:43 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 18:12:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 18:12:43 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 18:12:43 2011: TPIU fitted.
Tue Oct 11 18:12:43 2011: ETM fitted.
Tue Oct 11 18:12:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 18:12:43 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 18:12:43 2011: Target reset
Tue Oct 11 18:13:16 2011: Breakpoint hit: Code @ GPSLIB.c:404.6, type: default (auto) 


 << Logging to file resumes >> 

Tue Oct 11 18:15:23 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 11 18:15:23 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 11 18:15:23 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 11 18:15:23 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 11 18:15:23 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 11 18:15:23 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 11 18:15:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 18:15:24 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 18:15:24 2011: TPIU fitted.
Tue Oct 11 18:15:24 2011: ETM fitted.
Tue Oct 11 18:15:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 18:15:24 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 18:15:24 2011: Initial reset was performed
Tue Oct 11 18:15:24 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 11 18:15:24 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 11 18:15:24 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 11 18:15:25 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 11 18:15:25 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 11 18:15:25 2011: Target reset
Tue Oct 11 18:15:30 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 11 18:15:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 18:15:30 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 18:15:30 2011: TPIU fitted.
Tue Oct 11 18:15:30 2011: ETM fitted.
Tue Oct 11 18:15:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 18:15:30 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 18:15:33 2011: 135980 bytes downloaded into FLASH and verified (15.86 Kbytes/sec)
Tue Oct 11 18:15:33 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 11 18:15:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 11 18:15:33 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 11 18:15:33 2011: TPIU fitted.
Tue Oct 11 18:15:33 2011: ETM fitted.
Tue Oct 11 18:15:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 11 18:15:33 2011: Hardware reset with strategy 0 was performed
Tue Oct 11 18:15:33 2011: Target reset
Tue Oct 11 18:15:40 2011: Breakpoint hit: Code @ GPSLIB.c:404.6, type: default (auto) 
Tue Oct 11 18:15:44 2011: Breakpoint hit: Code @ GPSLIB.c:404.6, type: default (auto) 
Tue Oct 11 18:15:46 2011: Breakpoint hit: Code @ GPSLIB.c:407.16, type: default (auto) 
Tue Oct 11 18:15:51 2011: Breakpoint hit: Code @ GPSLIB.c:406.24, type: default (auto) 
Tue Oct 11 21:22:13 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Wed Oct 12 11:22:41 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 11:22:41 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 11:22:41 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 11:22:41 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 11:22:41 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 11:22:41 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 11:22:41 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:22:41 2011: Initial reset was performed
Wed Oct 12 11:22:52 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Wed Oct 12 11:22:52 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 11:22:52 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Wed Oct 12 11:22:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 11:22:56 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 11:22:56 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 11:22:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 11:22:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 11:22:56 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 11:22:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:22:56 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:22:56 2011: TPIU fitted.
Wed Oct 12 11:22:56 2011: ETM fitted.
Wed Oct 12 11:22:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:22:57 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:22:57 2011: Initial reset was performed
Wed Oct 12 11:22:57 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 11:22:57 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 11:22:57 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 11:22:58 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 12 11:22:58 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 11:22:58 2011: Target reset
Wed Oct 12 11:23:03 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 11:23:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:23:03 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:23:03 2011: TPIU fitted.
Wed Oct 12 11:23:03 2011: ETM fitted.
Wed Oct 12 11:23:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:23:03 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:23:06 2011: 137248 bytes downloaded into FLASH and verified (16.09 Kbytes/sec)
Wed Oct 12 11:23:06 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 11:23:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:23:06 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:23:06 2011: TPIU fitted.
Wed Oct 12 11:23:06 2011: ETM fitted.
Wed Oct 12 11:23:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:23:06 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:23:06 2011: Target reset


 << Logging to file resumes >> 

Wed Oct 12 11:28:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 11:28:34 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 11:28:34 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 11:28:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 11:28:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 11:28:34 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 11:28:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:28:34 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:28:34 2011: TPIU fitted.
Wed Oct 12 11:28:34 2011: ETM fitted.
Wed Oct 12 11:28:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:28:34 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:28:34 2011: Initial reset was performed
Wed Oct 12 11:28:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 11:28:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 11:28:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 11:28:35 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 12 11:28:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 11:28:35 2011: Target reset
Wed Oct 12 11:28:41 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 11:28:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:28:41 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:28:41 2011: TPIU fitted.
Wed Oct 12 11:28:41 2011: ETM fitted.
Wed Oct 12 11:28:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:28:41 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:28:43 2011: 137224 bytes downloaded into FLASH and verified (15.97 Kbytes/sec)
Wed Oct 12 11:28:43 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 11:28:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:28:44 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:28:44 2011: TPIU fitted.
Wed Oct 12 11:28:44 2011: ETM fitted.
Wed Oct 12 11:28:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:28:44 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:28:44 2011: Target reset
Wed Oct 12 11:31:52 2011: Breakpoint hit: Code @ GPSLIB.c:292.11, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12 11:35:15 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 11:35:15 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 11:35:15 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 11:35:15 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 11:35:15 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 11:35:15 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 11:35:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:35:15 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:35:16 2011: TPIU fitted.
Wed Oct 12 11:35:16 2011: ETM fitted.
Wed Oct 12 11:35:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:35:16 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:35:16 2011: Initial reset was performed
Wed Oct 12 11:35:16 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 11:35:16 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 11:35:16 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 11:35:17 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 12 11:35:17 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 11:35:17 2011: Target reset
Wed Oct 12 11:35:22 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 11:35:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:35:22 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:35:22 2011: TPIU fitted.
Wed Oct 12 11:35:22 2011: ETM fitted.
Wed Oct 12 11:35:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:35:22 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:35:25 2011: 137216 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Wed Oct 12 11:35:25 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 11:35:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:35:25 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:35:25 2011: TPIU fitted.
Wed Oct 12 11:35:25 2011: ETM fitted.
Wed Oct 12 11:35:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:35:25 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:35:25 2011: Target reset


 << Logging to file resumes >> 

Wed Oct 12 11:35:53 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 11:35:53 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 11:35:53 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 11:35:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 11:35:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 11:35:53 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 11:35:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:35:53 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:35:53 2011: TPIU fitted.
Wed Oct 12 11:35:53 2011: ETM fitted.
Wed Oct 12 11:35:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:35:54 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:35:54 2011: Initial reset was performed
Wed Oct 12 11:35:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 11:35:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 11:35:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 11:35:55 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 12 11:35:55 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 11:35:55 2011: Target reset
Wed Oct 12 11:36:00 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 11:36:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:36:00 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:36:00 2011: TPIU fitted.
Wed Oct 12 11:36:00 2011: ETM fitted.
Wed Oct 12 11:36:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:36:00 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:36:03 2011: 137192 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Wed Oct 12 11:36:03 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 11:36:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:36:03 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:36:03 2011: TPIU fitted.
Wed Oct 12 11:36:03 2011: ETM fitted.
Wed Oct 12 11:36:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:36:03 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:36:03 2011: Target reset


 << Logging to file resumes >> 

Wed Oct 12 11:43:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 11:43:12 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 11:43:12 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 11:43:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 11:43:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 11:43:12 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 11:43:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:43:12 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:43:12 2011: TPIU fitted.
Wed Oct 12 11:43:12 2011: ETM fitted.
Wed Oct 12 11:43:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:43:13 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:43:13 2011: Initial reset was performed
Wed Oct 12 11:43:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 11:43:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 11:43:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 11:43:14 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 12 11:43:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 11:43:14 2011: Target reset
Wed Oct 12 11:43:19 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 11:43:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:43:19 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:43:19 2011: TPIU fitted.
Wed Oct 12 11:43:19 2011: ETM fitted.
Wed Oct 12 11:43:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:43:19 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:43:22 2011: 137192 bytes downloaded into FLASH and verified (16.43 Kbytes/sec)
Wed Oct 12 11:43:22 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 11:43:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:43:22 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:43:22 2011: TPIU fitted.
Wed Oct 12 11:43:22 2011: ETM fitted.
Wed Oct 12 11:43:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:43:22 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:43:22 2011: Target reset
Wed Oct 12 11:44:21 2011: Breakpoint hit: Code @ Key_Process.c:1574.36, type: default (auto) 
Wed Oct 12 11:44:43 2011: Breakpoint hit: Code @ Key_Process.c:916.36, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12 11:45:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 11:45:31 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 11:45:31 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 11:45:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 11:45:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 11:45:31 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 11:45:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:45:31 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:45:31 2011: TPIU fitted.
Wed Oct 12 11:45:31 2011: ETM fitted.
Wed Oct 12 11:45:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:45:32 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:45:32 2011: Initial reset was performed
Wed Oct 12 11:45:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 11:45:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 11:45:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 11:45:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 12 11:45:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 11:45:32 2011: Target reset
Wed Oct 12 11:45:38 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 11:45:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:45:38 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:45:38 2011: TPIU fitted.
Wed Oct 12 11:45:38 2011: ETM fitted.
Wed Oct 12 11:45:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:45:38 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:45:40 2011: 137192 bytes downloaded into FLASH and verified (16.36 Kbytes/sec)
Wed Oct 12 11:45:40 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 11:45:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:45:40 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:45:40 2011: TPIU fitted.
Wed Oct 12 11:45:40 2011: ETM fitted.
Wed Oct 12 11:45:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:45:40 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:45:40 2011: Target reset
Wed Oct 12 11:45:59 2011: Breakpoint hit: Code @ Display.c:943.4, type: default (auto) 
Wed Oct 12 11:46:14 2011: Breakpoint hit: Code @ Key_Process.c:1574.36, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12 11:51:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 11:51:08 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 11:51:08 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 11:51:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 11:51:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 11:51:08 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 11:51:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:51:08 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:51:08 2011: TPIU fitted.
Wed Oct 12 11:51:08 2011: ETM fitted.
Wed Oct 12 11:51:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:51:09 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:51:09 2011: Initial reset was performed
Wed Oct 12 11:51:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 11:51:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 11:51:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 11:51:10 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Oct 12 11:51:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 11:51:10 2011: Target reset
Wed Oct 12 11:51:15 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 11:51:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:51:15 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:51:15 2011: TPIU fitted.
Wed Oct 12 11:51:15 2011: ETM fitted.
Wed Oct 12 11:51:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:51:15 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:51:18 2011: 137184 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Wed Oct 12 11:51:18 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 11:51:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 11:51:18 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 11:51:18 2011: TPIU fitted.
Wed Oct 12 11:51:18 2011: ETM fitted.
Wed Oct 12 11:51:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 11:51:18 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 11:51:18 2011: Target reset
Wed Oct 12 12:07:16 2011: The stack pointer for stack 'CSTACK' (currently 0x200034B0) is outside the stack range (0x2000BEF8 to 0x2000CEF8)


 << Logging to file resumes >> 

Wed Oct 12 12:16:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 12:16:38 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 12:16:38 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 12:16:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 12:16:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 12:16:38 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 12:16:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:16:39 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:16:39 2011: TPIU fitted.
Wed Oct 12 12:16:39 2011: ETM fitted.
Wed Oct 12 12:16:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:16:39 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:16:39 2011: Initial reset was performed
Wed Oct 12 12:16:39 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 12:16:39 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 12:16:39 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 12:16:40 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Wed Oct 12 12:16:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 12:16:40 2011: Target reset
Wed Oct 12 12:16:45 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 12:16:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:16:45 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:16:45 2011: TPIU fitted.
Wed Oct 12 12:16:45 2011: ETM fitted.
Wed Oct 12 12:16:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:16:45 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:16:48 2011: 137208 bytes downloaded into FLASH and verified (17.01 Kbytes/sec)
Wed Oct 12 12:16:48 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 12:16:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:16:48 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:16:48 2011: TPIU fitted.
Wed Oct 12 12:16:48 2011: ETM fitted.
Wed Oct 12 12:16:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:16:48 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:16:48 2011: Target reset
Wed Oct 12 12:18:59 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!


 << Logging to file resumes >> 

Wed Oct 12 12:42:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 12:42:12 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 12:42:12 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 12:42:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 12:42:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 12:42:12 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 12:42:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:42:13 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:42:13 2011: TPIU fitted.
Wed Oct 12 12:42:13 2011: ETM fitted.
Wed Oct 12 12:42:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:42:13 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:42:13 2011: Initial reset was performed
Wed Oct 12 12:42:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 12:42:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 12:42:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 12:42:14 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 12 12:42:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 12:42:14 2011: Target reset
Wed Oct 12 12:42:19 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 12:42:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:42:19 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:42:19 2011: TPIU fitted.
Wed Oct 12 12:42:19 2011: ETM fitted.
Wed Oct 12 12:42:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:42:19 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:42:22 2011: 137456 bytes downloaded into FLASH and verified (16.98 Kbytes/sec)
Wed Oct 12 12:42:22 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 12:42:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:42:22 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:42:22 2011: TPIU fitted.
Wed Oct 12 12:42:22 2011: ETM fitted.
Wed Oct 12 12:42:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:42:22 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:42:22 2011: Target reset
Wed Oct 12 12:46:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:46:41 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:46:41 2011: TPIU fitted.
Wed Oct 12 12:46:41 2011: ETM fitted.
Wed Oct 12 12:46:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:46:41 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:46:41 2011: Target reset
Wed Oct 12 12:47:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:47:10 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:47:10 2011: TPIU fitted.
Wed Oct 12 12:47:10 2011: ETM fitted.
Wed Oct 12 12:47:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:47:10 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:47:10 2011: Target reset
Wed Oct 12 12:47:33 2011: Breakpoint hit: Code @ usbh_usr.c:709.21, type: default (auto) 
Wed Oct 12 12:47:38 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Wed Oct 12 12:47:53 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 12:47:53 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 12:47:53 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 12:47:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 12:47:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 12:47:53 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 12:47:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:47:53 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:47:53 2011: TPIU fitted.
Wed Oct 12 12:47:53 2011: ETM fitted.
Wed Oct 12 12:47:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:47:54 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:47:54 2011: Initial reset was performed
Wed Oct 12 12:47:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 12:47:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 12:47:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 12:47:55 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 12 12:47:55 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 12:47:55 2011: Target reset
Wed Oct 12 12:48:00 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 12:48:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:48:00 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:48:00 2011: TPIU fitted.
Wed Oct 12 12:48:00 2011: ETM fitted.
Wed Oct 12 12:48:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:48:00 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:48:03 2011: 137256 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Wed Oct 12 12:48:03 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 12:48:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:48:03 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:48:03 2011: TPIU fitted.
Wed Oct 12 12:48:03 2011: ETM fitted.
Wed Oct 12 12:48:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:48:03 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:48:03 2011: Target reset
Wed Oct 12 12:48:20 2011: Breakpoint hit: Code @ usbh_usr.c:709.21, type: default (auto) 
Wed Oct 12 12:48:47 2011: Breakpoint hit: Code @ usbh_usr.c:746.21, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12 12:49:37 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 12 12:49:37 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 12 12:49:37 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 12 12:49:37 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 12 12:49:37 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 12 12:49:37 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 12 12:49:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:49:37 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:49:38 2011: TPIU fitted.
Wed Oct 12 12:49:38 2011: ETM fitted.
Wed Oct 12 12:49:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:49:38 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:49:38 2011: Initial reset was performed
Wed Oct 12 12:49:38 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12 12:49:38 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12 12:49:38 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12 12:49:39 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Wed Oct 12 12:49:39 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 12 12:49:39 2011: Target reset
Wed Oct 12 12:49:44 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 12 12:49:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:49:44 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:49:44 2011: TPIU fitted.
Wed Oct 12 12:49:44 2011: ETM fitted.
Wed Oct 12 12:49:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:49:44 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:49:47 2011: 137464 bytes downloaded into FLASH and verified (16.09 Kbytes/sec)
Wed Oct 12 12:49:47 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 12 12:49:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12 12:49:47 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 12 12:49:47 2011: TPIU fitted.
Wed Oct 12 12:49:47 2011: ETM fitted.
Wed Oct 12 12:49:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12 12:49:47 2011: Hardware reset with strategy 0 was performed
Wed Oct 12 12:49:47 2011: Target reset
Wed Oct 12 12:50:16 2011: Breakpoint hit: Code @ usbh_usr.c:710.21, type: default (auto) 
Wed Oct 12 12:50:20 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Thu Oct 13 09:54:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 13 09:55:12 2011: Fatal error: Can not connect to J-Link via USB.   Session aborted!
Thu Oct 13 09:55:12 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 13 09:55:12 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Thu Oct 13 09:55:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 13 09:55:16 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 13 09:55:16 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 13 09:55:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 13 09:55:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 13 09:55:16 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 13 09:55:16 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 09:55:16 2011: Initial reset was performed
Thu Oct 13 09:55:25 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Thu Oct 13 09:55:25 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 13 09:55:25 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Thu Oct 13 09:55:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 13 09:55:33 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 13 09:55:33 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 13 09:55:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 13 09:55:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 13 09:55:33 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 13 09:55:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 09:55:33 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 09:55:33 2011: TPIU fitted.
Thu Oct 13 09:55:33 2011: ETM fitted.
Thu Oct 13 09:55:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 09:55:34 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 09:55:34 2011: Initial reset was performed
Thu Oct 13 09:55:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 13 09:55:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 13 09:55:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 13 09:55:34 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Thu Oct 13 09:55:34 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 13 09:55:34 2011: Target reset
Thu Oct 13 09:55:40 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 13 09:55:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 09:55:40 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 09:55:40 2011: TPIU fitted.
Thu Oct 13 09:55:40 2011: ETM fitted.
Thu Oct 13 09:55:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 09:55:40 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 09:55:43 2011: 137472 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Thu Oct 13 09:55:43 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 13 09:55:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 09:55:43 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 09:55:43 2011: TPIU fitted.
Thu Oct 13 09:55:43 2011: ETM fitted.
Thu Oct 13 09:55:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 09:55:43 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 09:55:43 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 13 10:19:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 13 10:19:51 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 13 10:19:51 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 13 10:19:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 13 10:19:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 13 10:19:51 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 13 10:19:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 10:19:52 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 10:19:52 2011: TPIU fitted.
Thu Oct 13 10:19:52 2011: ETM fitted.
Thu Oct 13 10:19:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 10:19:52 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 10:19:52 2011: Initial reset was performed
Thu Oct 13 10:19:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 13 10:19:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 13 10:19:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 13 10:19:53 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Oct 13 10:19:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 13 10:19:53 2011: Target reset
Thu Oct 13 10:19:58 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 13 10:19:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 10:19:58 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 10:19:58 2011: TPIU fitted.
Thu Oct 13 10:19:58 2011: ETM fitted.
Thu Oct 13 10:19:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 10:19:58 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 10:20:01 2011: 137528 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Thu Oct 13 10:20:01 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 13 10:20:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 10:20:01 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 10:20:01 2011: TPIU fitted.
Thu Oct 13 10:20:01 2011: ETM fitted.
Thu Oct 13 10:20:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 10:20:01 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 10:20:01 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 13 10:30:18 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 13 10:30:18 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 13 10:30:18 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 13 10:30:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 13 10:30:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 13 10:30:18 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 13 10:30:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 10:30:18 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 10:30:18 2011: TPIU fitted.
Thu Oct 13 10:30:18 2011: ETM fitted.
Thu Oct 13 10:30:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 10:30:19 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 10:30:19 2011: Initial reset was performed
Thu Oct 13 10:30:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 13 10:30:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 13 10:30:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 13 10:30:20 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Thu Oct 13 10:30:20 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 13 10:30:20 2011: Target reset
Thu Oct 13 10:30:25 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 13 10:30:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 10:30:25 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 10:30:25 2011: TPIU fitted.
Thu Oct 13 10:30:25 2011: ETM fitted.
Thu Oct 13 10:30:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 10:30:25 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 10:30:28 2011: 137448 bytes downloaded into FLASH and verified (16.06 Kbytes/sec)
Thu Oct 13 10:30:28 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 13 10:30:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 10:30:28 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 10:30:28 2011: TPIU fitted.
Thu Oct 13 10:30:28 2011: ETM fitted.
Thu Oct 13 10:30:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 10:30:28 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 10:30:28 2011: Target reset
Thu Oct 13 10:31:45 2011: Breakpoint hit: Code @ Wifi.c:241.37, type: default (auto) 
Thu Oct 13 10:31:51 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Thu Oct 13 12:42:15 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 13 12:42:16 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 13 12:42:16 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 13 12:42:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 13 12:42:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 13 12:42:16 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 13 12:42:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 12:42:16 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 12:42:16 2011: TPIU fitted.
Thu Oct 13 12:42:16 2011: ETM fitted.
Thu Oct 13 12:42:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 12:42:16 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 12:42:16 2011: Initial reset was performed
Thu Oct 13 12:42:16 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 13 12:42:16 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 13 12:42:16 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 13 12:42:17 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 13 12:42:17 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 13 12:42:17 2011: Target reset
Thu Oct 13 12:42:23 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 13 12:42:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 12:42:23 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 12:42:23 2011: TPIU fitted.
Thu Oct 13 12:42:23 2011: ETM fitted.
Thu Oct 13 12:42:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 12:42:23 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 12:42:26 2011: 137384 bytes downloaded into FLASH and verified (15.93 Kbytes/sec)
Thu Oct 13 12:42:26 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 13 12:42:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 12:42:26 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 12:42:26 2011: TPIU fitted.
Thu Oct 13 12:42:26 2011: ETM fitted.
Thu Oct 13 12:42:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 12:42:26 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 12:42:26 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 13 15:38:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 13 15:38:24 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 13 15:38:24 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 13 15:38:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 13 15:38:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 13 15:38:24 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 13 15:38:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 15:38:24 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 15:38:25 2011: TPIU fitted.
Thu Oct 13 15:38:25 2011: ETM fitted.
Thu Oct 13 15:38:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 15:38:25 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 15:38:25 2011: Initial reset was performed
Thu Oct 13 15:38:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 13 15:38:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 13 15:38:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 13 15:38:26 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 13 15:38:26 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 13 15:38:26 2011: Target reset
Thu Oct 13 15:38:31 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 13 15:38:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 15:38:31 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 15:38:31 2011: TPIU fitted.
Thu Oct 13 15:38:31 2011: ETM fitted.
Thu Oct 13 15:38:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 15:38:31 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 15:38:34 2011: 137392 bytes downloaded into FLASH and verified (15.96 Kbytes/sec)
Thu Oct 13 15:38:34 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 13 15:38:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 13 15:38:34 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 13 15:38:34 2011: TPIU fitted.
Thu Oct 13 15:38:34 2011: ETM fitted.
Thu Oct 13 15:38:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 13 15:38:34 2011: Hardware reset with strategy 0 was performed
Thu Oct 13 15:38:34 2011: Target reset
Thu Oct 13 15:40:13 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Fri Oct 14 11:14:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 11:14:07 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 11:14:07 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 11:14:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 11:14:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 11:14:07 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 11:14:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 11:14:07 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 11:14:07 2011: TPIU fitted.
Fri Oct 14 11:14:07 2011: ETM fitted.
Fri Oct 14 11:14:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 11:14:07 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 11:14:07 2011: Initial reset was performed
Fri Oct 14 11:14:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 11:14:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 11:14:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 11:14:08 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 11:14:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 11:14:08 2011: Target reset
Fri Oct 14 11:14:14 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 11:14:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 11:14:14 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 11:14:14 2011: TPIU fitted.
Fri Oct 14 11:14:14 2011: ETM fitted.
Fri Oct 14 11:14:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 11:14:14 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 11:14:16 2011: 137392 bytes downloaded into FLASH and verified (16.17 Kbytes/sec)
Fri Oct 14 11:14:16 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 11:14:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 11:14:16 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 11:14:16 2011: TPIU fitted.
Fri Oct 14 11:14:16 2011: ETM fitted.
Fri Oct 14 11:14:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 11:14:16 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 11:14:16 2011: Target reset


 << Logging to file resumes >> 

Fri Oct 14 12:10:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 12:10:36 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 12:10:36 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 12:10:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 12:10:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 12:10:36 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 12:10:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:10:36 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:10:36 2011: TPIU fitted.
Fri Oct 14 12:10:36 2011: ETM fitted.
Fri Oct 14 12:10:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:10:37 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:10:37 2011: Initial reset was performed
Fri Oct 14 12:10:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 12:10:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 12:10:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 12:10:37 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Fri Oct 14 12:10:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 12:10:37 2011: Target reset
Fri Oct 14 12:10:43 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 12:10:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:10:43 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:10:43 2011: TPIU fitted.
Fri Oct 14 12:10:43 2011: ETM fitted.
Fri Oct 14 12:10:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:10:43 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:10:46 2011: 137520 bytes downloaded into FLASH and verified (16.06 Kbytes/sec)
Fri Oct 14 12:10:46 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 12:10:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:10:46 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:10:46 2011: TPIU fitted.
Fri Oct 14 12:10:46 2011: ETM fitted.
Fri Oct 14 12:10:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:10:46 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:10:46 2011: Target reset
Fri Oct 14 12:11:17 2011: Breakpoint hit: Code @ Ems_System.c:741.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 14 12:11:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 12:11:51 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 12:11:51 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 12:11:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 12:11:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 12:11:51 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 12:11:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:11:51 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:11:51 2011: TPIU fitted.
Fri Oct 14 12:11:51 2011: ETM fitted.
Fri Oct 14 12:11:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:11:52 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:11:52 2011: Initial reset was performed
Fri Oct 14 12:11:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 12:11:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 12:11:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 12:11:53 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 12:11:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 12:11:53 2011: Target reset
Fri Oct 14 12:11:58 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 12:11:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:11:58 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:11:58 2011: TPIU fitted.
Fri Oct 14 12:11:58 2011: ETM fitted.
Fri Oct 14 12:11:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:11:58 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:12:01 2011: 137520 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Fri Oct 14 12:12:01 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 12:12:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:12:01 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:12:01 2011: TPIU fitted.
Fri Oct 14 12:12:01 2011: ETM fitted.
Fri Oct 14 12:12:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:12:01 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:12:01 2011: Target reset


 << Logging to file resumes >> 

Fri Oct 14 12:12:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 12:12:17 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 12:12:17 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 12:12:17 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 12:12:17 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 12:12:17 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 12:12:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:12:18 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:12:18 2011: TPIU fitted.
Fri Oct 14 12:12:18 2011: ETM fitted.
Fri Oct 14 12:12:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:12:18 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:12:18 2011: Initial reset was performed
Fri Oct 14 12:12:18 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 12:12:18 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 12:12:18 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 12:12:19 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 12:12:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 12:12:19 2011: Target reset
Fri Oct 14 12:12:24 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 12:12:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:12:24 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:12:24 2011: TPIU fitted.
Fri Oct 14 12:12:24 2011: ETM fitted.
Fri Oct 14 12:12:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:12:24 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:12:27 2011: 137320 bytes downloaded into FLASH and verified (15.98 Kbytes/sec)
Fri Oct 14 12:12:27 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 12:12:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:12:27 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:12:27 2011: TPIU fitted.
Fri Oct 14 12:12:27 2011: ETM fitted.
Fri Oct 14 12:12:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:12:27 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:12:27 2011: Target reset
Fri Oct 14 12:13:04 2011: Breakpoint hit: Code @ Ems_System.c:741.16, type: default (auto) 
Fri Oct 14 12:13:14 2011: Breakpoint hit: Code @ Ems_System.c:752.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 14 12:20:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 12:20:12 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 12:20:12 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 12:20:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 12:20:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 12:20:12 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 12:20:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:20:12 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:20:12 2011: TPIU fitted.
Fri Oct 14 12:20:12 2011: ETM fitted.
Fri Oct 14 12:20:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:20:12 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:20:12 2011: Initial reset was performed
Fri Oct 14 12:20:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 12:20:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 12:20:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 12:20:13 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 12:20:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 12:20:13 2011: Target reset
Fri Oct 14 12:20:18 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 12:20:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:20:18 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:20:19 2011: TPIU fitted.
Fri Oct 14 12:20:19 2011: ETM fitted.
Fri Oct 14 12:20:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:20:19 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:20:21 2011: 137288 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Fri Oct 14 12:20:21 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 12:20:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:20:21 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:20:21 2011: TPIU fitted.
Fri Oct 14 12:20:21 2011: ETM fitted.
Fri Oct 14 12:20:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:20:22 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:20:22 2011: Target reset
Fri Oct 14 12:20:58 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Fri Oct 14 12:21:20 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 12:21:20 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 12:21:20 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 12:21:20 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 12:21:20 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 12:21:20 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 12:21:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:21:21 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:21:21 2011: TPIU fitted.
Fri Oct 14 12:21:21 2011: ETM fitted.
Fri Oct 14 12:21:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:21:21 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:21:21 2011: Initial reset was performed
Fri Oct 14 12:21:21 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 12:21:21 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 12:21:21 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 12:21:22 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 12:21:22 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 12:21:22 2011: Target reset
Fri Oct 14 12:21:27 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 12:21:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:21:28 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:21:28 2011: TPIU fitted.
Fri Oct 14 12:21:28 2011: ETM fitted.
Fri Oct 14 12:21:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:21:28 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:21:30 2011: 137288 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Fri Oct 14 12:21:30 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 12:21:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:21:30 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:21:30 2011: TPIU fitted.
Fri Oct 14 12:21:30 2011: ETM fitted.
Fri Oct 14 12:21:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:21:30 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:21:30 2011: Target reset
Fri Oct 14 12:22:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 12:22:57 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 12:22:57 2011: TPIU fitted.
Fri Oct 14 12:22:57 2011: ETM fitted.
Fri Oct 14 12:22:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 12:22:57 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 12:22:57 2011: Target reset


 << Logging to file resumes >> 

Fri Oct 14 13:24:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 13:24:36 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 13:24:36 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 13:24:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 13:24:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 13:24:36 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 13:24:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 13:24:36 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 13:24:36 2011: TPIU fitted.
Fri Oct 14 13:24:36 2011: ETM fitted.
Fri Oct 14 13:24:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 13:24:37 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 13:24:37 2011: Initial reset was performed
Fri Oct 14 13:24:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 13:24:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 13:24:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 13:24:37 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Fri Oct 14 13:24:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 13:24:37 2011: Target reset
Fri Oct 14 13:24:43 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 13:24:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 13:24:43 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 13:24:43 2011: TPIU fitted.
Fri Oct 14 13:24:43 2011: ETM fitted.
Fri Oct 14 13:24:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 13:24:43 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 13:24:46 2011: 137280 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Fri Oct 14 13:24:46 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 13:24:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 13:24:46 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 13:24:46 2011: TPIU fitted.
Fri Oct 14 13:24:46 2011: ETM fitted.
Fri Oct 14 13:24:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 13:24:46 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 13:24:46 2011: Target reset


 << Logging to file resumes >> 

Fri Oct 14 13:58:59 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 13:58:59 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 13:58:59 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 13:58:59 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 13:58:59 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 13:58:59 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 13:58:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 13:58:59 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 13:58:59 2011: TPIU fitted.
Fri Oct 14 13:58:59 2011: ETM fitted.
Fri Oct 14 13:58:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 13:59:00 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 13:59:00 2011: Initial reset was performed
Fri Oct 14 13:59:00 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 13:59:00 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 13:59:00 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 13:59:01 2011: 712 bytes downloaded and verified (1.39 Kbytes/sec)
Fri Oct 14 13:59:01 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 13:59:01 2011: Target reset
Fri Oct 14 13:59:06 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 13:59:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 13:59:06 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 13:59:06 2011: TPIU fitted.
Fri Oct 14 13:59:06 2011: ETM fitted.
Fri Oct 14 13:59:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 13:59:06 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 13:59:09 2011: 137256 bytes downloaded into FLASH and verified (16.40 Kbytes/sec)
Fri Oct 14 13:59:09 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 13:59:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 13:59:09 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 13:59:09 2011: TPIU fitted.
Fri Oct 14 13:59:09 2011: ETM fitted.
Fri Oct 14 13:59:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 13:59:09 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 13:59:09 2011: Target reset
Fri Oct 14 14:03:41 2011: Failed to set breakpoint at 0x08020DAE (out of breakpoints?)
Fri Oct 14 14:03:41 2011: Failed to set breakpoint: Driver error.
Fri Oct 14 14:03:52 2011: Breakpoint hit: Code @ Wifi.c:468.16, type: default (auto) 
Fri Oct 14 14:04:10 2011: Breakpoint hit: Code @ Wifi.c:468.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 14 14:06:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 14:06:36 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 14:06:36 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 14:06:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 14:06:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 14:06:36 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 14:06:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:06:36 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:06:36 2011: TPIU fitted.
Fri Oct 14 14:06:36 2011: ETM fitted.
Fri Oct 14 14:06:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:06:37 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:06:37 2011: Initial reset was performed
Fri Oct 14 14:06:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 14:06:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 14:06:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 14:06:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 14:06:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 14:06:37 2011: Target reset
Fri Oct 14 14:06:43 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 14:06:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:06:43 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:06:43 2011: TPIU fitted.
Fri Oct 14 14:06:43 2011: ETM fitted.
Fri Oct 14 14:06:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:06:43 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:06:46 2011: 137456 bytes downloaded into FLASH and verified (16.40 Kbytes/sec)
Fri Oct 14 14:06:46 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 14:06:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:06:46 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:06:46 2011: TPIU fitted.
Fri Oct 14 14:06:46 2011: ETM fitted.
Fri Oct 14 14:06:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:06:46 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:06:46 2011: Target reset
Fri Oct 14 14:07:08 2011: Breakpoint hit: Code @ Memory.c:488.3, type: default (auto) 
Fri Oct 14 14:07:50 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Fri Oct 14 14:08:53 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 14:08:53 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 14:08:53 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 14:08:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 14:08:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 14:08:53 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 14:08:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:08:53 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:08:53 2011: TPIU fitted.
Fri Oct 14 14:08:53 2011: ETM fitted.
Fri Oct 14 14:08:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:08:54 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:08:54 2011: Initial reset was performed
Fri Oct 14 14:08:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 14:08:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 14:08:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 14:08:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 14:08:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 14:08:54 2011: Target reset
Fri Oct 14 14:09:00 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 14:09:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:09:00 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:09:00 2011: TPIU fitted.
Fri Oct 14 14:09:00 2011: ETM fitted.
Fri Oct 14 14:09:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:09:00 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:09:03 2011: 137456 bytes downloaded into FLASH and verified (16.43 Kbytes/sec)
Fri Oct 14 14:09:03 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 14:09:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:09:03 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:09:03 2011: TPIU fitted.
Fri Oct 14 14:09:03 2011: ETM fitted.
Fri Oct 14 14:09:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:09:03 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:09:03 2011: Target reset
Fri Oct 14 14:09:56 2011: Breakpoint hit: Code @ Wifi.c:490.20, type: default (auto) 
Fri Oct 14 14:10:15 2011: Breakpoint hit: Code @ Wifi.c:212.16, type: default (auto) 
Fri Oct 14 14:10:20 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Fri Oct 14 14:13:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 14:13:38 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 14:13:38 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 14:13:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 14:13:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 14:13:38 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 14:13:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:13:39 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:13:39 2011: TPIU fitted.
Fri Oct 14 14:13:39 2011: ETM fitted.
Fri Oct 14 14:13:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:13:39 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:13:39 2011: Initial reset was performed
Fri Oct 14 14:13:39 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 14:13:39 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 14:13:39 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 14:13:40 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 14:13:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 14:13:40 2011: Target reset
Fri Oct 14 14:13:45 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 14:13:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:13:45 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:13:45 2011: TPIU fitted.
Fri Oct 14 14:13:45 2011: ETM fitted.
Fri Oct 14 14:13:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:13:45 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:13:48 2011: 137456 bytes downloaded into FLASH and verified (16.36 Kbytes/sec)
Fri Oct 14 14:13:48 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 14:13:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:13:48 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:13:48 2011: TPIU fitted.
Fri Oct 14 14:13:48 2011: ETM fitted.
Fri Oct 14 14:13:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:13:48 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:13:48 2011: Target reset
Fri Oct 14 14:18:49 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Fri Oct 14 14:23:25 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 14:23:25 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 14:23:25 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 14:23:25 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 14:23:25 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 14:23:25 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 14:23:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:23:25 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:23:25 2011: TPIU fitted.
Fri Oct 14 14:23:25 2011: ETM fitted.
Fri Oct 14 14:23:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:23:26 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:23:26 2011: Initial reset was performed
Fri Oct 14 14:23:26 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 14:23:26 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 14:23:26 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 14:23:27 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 14:23:27 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 14:23:27 2011: Target reset
Fri Oct 14 14:23:32 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 14:23:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:23:32 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:23:32 2011: TPIU fitted.
Fri Oct 14 14:23:32 2011: ETM fitted.
Fri Oct 14 14:23:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:23:32 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:23:35 2011: 137456 bytes downloaded into FLASH and verified (16.36 Kbytes/sec)
Fri Oct 14 14:23:35 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 14:23:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:23:35 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:23:35 2011: TPIU fitted.
Fri Oct 14 14:23:35 2011: ETM fitted.
Fri Oct 14 14:23:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:23:35 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:23:35 2011: Target reset


 << Logging to file resumes >> 

Fri Oct 14 14:24:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 14:24:54 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 14:24:54 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 14:24:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 14:24:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 14:24:54 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 14:24:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:24:54 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:24:54 2011: TPIU fitted.
Fri Oct 14 14:24:54 2011: ETM fitted.
Fri Oct 14 14:24:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:24:55 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:24:55 2011: Initial reset was performed
Fri Oct 14 14:24:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 14:24:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 14:24:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 14:24:56 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 14:24:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 14:24:56 2011: Target reset
Fri Oct 14 14:25:01 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 14:25:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:25:01 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:25:01 2011: TPIU fitted.
Fri Oct 14 14:25:01 2011: ETM fitted.
Fri Oct 14 14:25:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:25:01 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:25:04 2011: 137456 bytes downloaded into FLASH and verified (16.46 Kbytes/sec)
Fri Oct 14 14:25:04 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 14:25:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:25:04 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:25:04 2011: TPIU fitted.
Fri Oct 14 14:25:04 2011: ETM fitted.
Fri Oct 14 14:25:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:25:04 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:25:04 2011: Target reset
Fri Oct 14 14:25:41 2011: Breakpoint hit: Code @ Wifi.c:564.11, type: default (auto) 
Fri Oct 14 14:25:58 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Fri Oct 14 14:31:53 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 14:31:53 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 14:31:53 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 14:31:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 14:31:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 14:31:53 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 14:31:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:31:53 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:31:53 2011: TPIU fitted.
Fri Oct 14 14:31:53 2011: ETM fitted.
Fri Oct 14 14:31:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:31:54 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:31:54 2011: Initial reset was performed
Fri Oct 14 14:31:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 14:31:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 14:31:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 14:31:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 14:31:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 14:31:54 2011: Target reset
Fri Oct 14 14:32:00 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 14:32:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:32:00 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:32:00 2011: TPIU fitted.
Fri Oct 14 14:32:00 2011: ETM fitted.
Fri Oct 14 14:32:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:32:00 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:32:03 2011: 137240 bytes downloaded into FLASH and verified (16.37 Kbytes/sec)
Fri Oct 14 14:32:03 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 14:32:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:32:03 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:32:03 2011: TPIU fitted.
Fri Oct 14 14:32:03 2011: ETM fitted.
Fri Oct 14 14:32:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:32:03 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:32:03 2011: Target reset
Fri Oct 14 14:32:12 2011: Breakpoint hit: Code @ Wifi.c:123.2, type: default (auto) 
Fri Oct 14 14:32:40 2011: Breakpoint hit: Code @ Wifi.c:568.11, type: default (auto) 
Fri Oct 14 14:32:43 2011: Breakpoint hit: Code @ Wifi.c:585.26, type: default (auto) 
Fri Oct 14 14:32:45 2011: Breakpoint hit: Code @ Wifi.c:585.26, type: default (auto) 
Fri Oct 14 14:32:47 2011: Breakpoint hit: Code @ Wifi.c:589.52, type: default (auto) 
Fri Oct 14 14:32:52 2011: Breakpoint hit: Code @ Wifi.c:589.45, type: default (auto) 
Fri Oct 14 14:33:02 2011: Breakpoint hit: Code @ Wifi.c:589.36, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 14 14:45:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 14:45:43 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 14:45:43 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 14:45:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 14:45:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 14:45:43 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 14:45:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:45:43 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:45:43 2011: TPIU fitted.
Fri Oct 14 14:45:43 2011: ETM fitted.
Fri Oct 14 14:45:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:45:44 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:45:44 2011: Initial reset was performed
Fri Oct 14 14:45:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 14:45:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 14:45:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 14:45:45 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 14:45:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 14:45:45 2011: Target reset
Fri Oct 14 14:45:50 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 14:45:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:45:50 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:45:50 2011: TPIU fitted.
Fri Oct 14 14:45:50 2011: ETM fitted.
Fri Oct 14 14:45:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:45:50 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:45:53 2011: 137248 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Fri Oct 14 14:45:53 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 14:45:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:45:53 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:45:53 2011: TPIU fitted.
Fri Oct 14 14:45:53 2011: ETM fitted.
Fri Oct 14 14:45:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:45:53 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:45:53 2011: Target reset
Fri Oct 14 14:46:03 2011: Breakpoint hit: Code @ Wifi.c:123.2, type: default (auto) 
Fri Oct 14 14:46:48 2011: Breakpoint hit: Code @ Wifi.c:589.36, type: default (auto) 
Fri Oct 14 14:47:37 2011: Breakpoint hit: Code @ Wifi.c:589.36, type: default (auto) 
Fri Oct 14 14:49:26 2011: Breakpoint hit: Code @ Wifi.c:589.45, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 14 14:50:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 14:50:55 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 14:50:55 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 14:50:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 14:50:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 14:50:55 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 14:50:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:50:56 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:50:56 2011: TPIU fitted.
Fri Oct 14 14:50:56 2011: ETM fitted.
Fri Oct 14 14:50:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:50:56 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:50:56 2011: Initial reset was performed
Fri Oct 14 14:50:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 14:50:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 14:50:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 14:50:57 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 14:50:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 14:50:57 2011: Target reset
Fri Oct 14 14:51:02 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 14:51:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:51:02 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:51:02 2011: TPIU fitted.
Fri Oct 14 14:51:02 2011: ETM fitted.
Fri Oct 14 14:51:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:51:03 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:51:05 2011: 137192 bytes downloaded into FLASH and verified (16.33 Kbytes/sec)
Fri Oct 14 14:51:05 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 14:51:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 14:51:05 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 14:51:05 2011: TPIU fitted.
Fri Oct 14 14:51:05 2011: ETM fitted.
Fri Oct 14 14:51:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 14:51:05 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 14:51:05 2011: Target reset
Fri Oct 14 14:52:15 2011: Breakpoint hit: Code @ Wifi.c:589.45, type: default (auto) 
Fri Oct 14 14:53:34 2011: Breakpoint hit: Code @ Wifi.c:357.11, type: default (auto) 
Fri Oct 14 14:54:45 2011: Breakpoint hit: Code @ Wifi.c:368.11, type: default (auto) 
Fri Oct 14 14:54:51 2011: Breakpoint hit: Code @ Wifi.c:368.11, type: default (auto) 
Fri Oct 14 14:55:26 2011: Breakpoint hit: Code @ Wifi.c:589.36, type: default (auto) 
Fri Oct 14 14:55:36 2011: Breakpoint hit: Code @ Wifi.c:589.36, type: default (auto) 
Fri Oct 14 14:56:25 2011: Breakpoint hit: Code @ Wifi.c:589.45, type: default (auto) 
Fri Oct 14 15:01:32 2011: Breakpoint hit: Code @ Wifi.c:589.36, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 14 15:10:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 15:10:13 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 15:10:13 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 15:10:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 15:10:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 15:10:13 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 15:10:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 15:10:13 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 15:10:13 2011: TPIU fitted.
Fri Oct 14 15:10:13 2011: ETM fitted.
Fri Oct 14 15:10:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 15:10:14 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 15:10:14 2011: Initial reset was performed
Fri Oct 14 15:10:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 15:10:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 15:10:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 15:10:15 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 15:10:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 15:10:15 2011: Target reset
Fri Oct 14 15:10:20 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 15:10:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 15:10:20 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 15:10:20 2011: TPIU fitted.
Fri Oct 14 15:10:20 2011: ETM fitted.
Fri Oct 14 15:10:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 15:10:20 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 15:10:23 2011: 137192 bytes downloaded into FLASH and verified (16.36 Kbytes/sec)
Fri Oct 14 15:10:23 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 15:10:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 15:10:23 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 15:10:23 2011: TPIU fitted.
Fri Oct 14 15:10:23 2011: ETM fitted.
Fri Oct 14 15:10:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 15:10:23 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 15:10:23 2011: Target reset
Fri Oct 14 15:10:59 2011: Breakpoint hit: Code @ Wifi.c:589.36, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 14 15:12:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 15:12:32 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 15:12:32 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 15:12:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 15:12:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 15:12:32 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 15:12:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 15:12:32 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 15:12:32 2011: TPIU fitted.
Fri Oct 14 15:12:32 2011: ETM fitted.
Fri Oct 14 15:12:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 15:12:33 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 15:12:33 2011: Initial reset was performed
Fri Oct 14 15:12:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 15:12:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 15:12:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 15:12:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Oct 14 15:12:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 15:12:33 2011: Target reset
Fri Oct 14 15:12:39 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 15:12:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 15:12:39 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 15:12:39 2011: TPIU fitted.
Fri Oct 14 15:12:39 2011: ETM fitted.
Fri Oct 14 15:12:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 15:12:39 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 15:12:41 2011: 137232 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Fri Oct 14 15:12:41 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 15:12:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 15:12:41 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 15:12:41 2011: TPIU fitted.
Fri Oct 14 15:12:42 2011: ETM fitted.
Fri Oct 14 15:12:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 15:12:42 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 15:12:42 2011: Target reset
Fri Oct 14 15:13:18 2011: Breakpoint hit: Code @ Wifi.c:586.36, type: default (auto) 


 << Logging to file resumes >> 

Fri Oct 14 15:25:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 15:25:47 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Oct 14 15:25:47 2011: JLINK command: device = STM32F207xx, return = 0

Fri Oct 14 15:25:47 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Oct 14 15:25:47 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 15:25:47 2011: JTAG speed is initially set to: 32 kHz
Fri Oct 14 15:25:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 15:25:48 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 15:25:48 2011: TPIU fitted.
Fri Oct 14 15:25:48 2011: ETM fitted.
Fri Oct 14 15:25:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 15:25:48 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 15:25:48 2011: Initial reset was performed
Fri Oct 14 15:25:48 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 15:25:48 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 15:25:48 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 15:25:49 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Fri Oct 14 15:25:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 15:25:49 2011: Target reset
Fri Oct 14 15:25:54 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Oct 14 15:25:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 15:25:54 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 15:25:54 2011: TPIU fitted.
Fri Oct 14 15:25:54 2011: ETM fitted.
Fri Oct 14 15:25:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 15:25:55 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 15:25:58 2011: 137272 bytes downloaded into FLASH and verified (15.51 Kbytes/sec)
Fri Oct 14 15:25:58 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 15:25:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 15:25:58 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 15:25:58 2011: TPIU fitted.
Fri Oct 14 15:25:58 2011: ETM fitted.
Fri Oct 14 15:25:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 15:25:58 2011: Hardware reset with strategy 0 was performed
Fri Oct 14 15:25:58 2011: Target reset
Fri Oct 14 15:27:40 2011: Breakpoint hit: Code @ Wifi.c:585.36, type: default (auto) 
Fri Oct 14 15:29:30 2011: Breakpoint hit: Code @ Wifi.c:585.36, type: default (auto) 


 << «Õ«¡«¤«ëªØªÎ«í«®«ó«°ªòî¢ËÒª·ªÞª¹ >> 

Fri Oct 14 17:31:24 2011: «í?«Éªµªìª¿«Þ«¯«í«Õ«¡«¤«ë: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 17:31:24 2011: JLINK«³«Þ«ó«É:ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink¡¢«ê«¿?«óö· = 0

Fri Oct 14 17:31:24 2011: JLINK«³«Þ«ó«É:device = STM32F207xx¡¢«ê«¿?«óö· = 0

Fri Oct 14 17:31:24 2011: DLL«Ð?«¸«ç«ó:V4.20m¡¢Oct 28 2010 09:07:34ª¬«³«ó«Ñ«¤«ëªµªìªÞª·ª¿

Fri Oct 14 17:31:24 2011: «Õ«¡?«à«¦«§«¢:J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 17:31:24 2011: JTAGáÜÓøªÎôøÑ¢ö·:ªÏ32 kHzªÇª¹
Fri Oct 14 17:31:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 17:31:24 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 17:31:24 2011: TPIU fitted.
Fri Oct 14 17:31:24 2011: ETM fitted.
Fri Oct 14 17:31:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 17:31:25 2011: Û°Ûö0ªËªèªë«Ï?«É«¦«§«¢«ê«»«Ã«Èª¬?ú¼ªµªìªÞª·ª¿
Fri Oct 14 17:31:25 2011: ôøÑ¢«ê«»«Ã«Èª¬?ú¼ªµªìªÞª·ª¿
Fri Oct 14 17:31:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 14 17:31:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 14 17:31:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 14 17:31:26 2011: 712 «Ð«¤«Èª¬«À«¦«ó«í?«ÉªªªèªÓü¬ìã?ªß(1.65 KB/õ©)
Fri Oct 14 17:31:26 2011: «í?«Éªµªìª¿«Ç«Ð«Ã«®?: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 17:31:26 2011: «¿?«²«Ã«È«ê«»«Ã«È
Fri Oct 14 17:31:31 2011: «Õ«é«Ã«·«å«á«â«êªØªÎE:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.outªÎ«À«¦«ó«í?«É
Fri Oct 14 17:31:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 17:31:31 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 17:31:31 2011: TPIU fitted.
Fri Oct 14 17:31:31 2011: ETM fitted.
Fri Oct 14 17:31:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 17:31:31 2011: Û°Ûö0ªËªèªë«Ï?«É«¦«§«¢«ê«»«Ã«Èª¬?ú¼ªµªìªÞª·ª¿
Fri Oct 14 17:31:34 2011: 137312 «Ð«¤«Èª¬FLASHªË«À«¦«ó«í?«ÉªªªèªÓü¬ìã?ªß(16.07 KB/õ©)
Fri Oct 14 17:31:34 2011: «í?«Éªµªìª¿«Ç«Ð«Ã«®?: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Oct 14 17:31:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 14 17:31:34 2011: Found Cortex-M3 r2p0, Little endian.
Fri Oct 14 17:31:34 2011: TPIU fitted.
Fri Oct 14 17:31:34 2011: ETM fitted.
Fri Oct 14 17:31:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 14 17:31:34 2011: Û°Ûö0ªËªèªë«Ï?«É«¦«§«¢«ê«»«Ã«Èª¬?ú¼ªµªìªÞª·ª¿
Fri Oct 14 17:31:34 2011: «¿?«²«Ã«È«ê«»«Ã«È
Fri Oct 14 17:40:36 2011: öÈÙ¤îÜªÊ«¨«é?£ºTarget system has no power.   «»«Ã«·«ç«óª¬ñéò­ªµªìªÞª·ª¿¡£


 << «Õ«¡«¤«ëªØªÎ«í«®«ó«°ªòî¢ËÒª·ªÞª¹ >> 

Fri Oct 14 17:40:40 2011: «í?«Éªµªìª¿«Þ«¯«í«Õ«¡«¤«ë: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Oct 14 17:40:40 2011: JLINK«³«Þ«ó«É:ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink¡¢«ê«¿?«óö· = 0

Fri Oct 14 17:40:40 2011: JLINK«³«Þ«ó«É:device = STM32F207xx¡¢«ê«¿?«óö· = 0

Fri Oct 14 17:40:40 2011: DLL«Ð?«¸«ç«ó:V4.20m¡¢Oct 28 2010 09:07:34ª¬«³«ó«Ñ«¤«ëªµªìªÞª·ª¿

Fri Oct 14 17:40:40 2011: «Õ«¡?«à«¦«§«¢:J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Oct 14 17:40:40 2011: JTAGáÜÓøªÎôøÑ¢ö·:ªÏ32 kHzªÇª¹
Fri Oct 14 17:40:40 2011: Û°Ûö0ªËªèªë«Ï?«É«¦«§«¢«ê«»«Ã«Èª¬?ú¼ªµªìªÞª·ª¿
Fri Oct 14 17:40:40 2011: ôøÑ¢«ê«»«Ã«Èª¬?ú¼ªµªìªÞª·ª¿
Fri Oct 14 17:50:09 2011: öÈÙ¤îÜªÊ«¨«é?£º4üÞ«ê«È«é«¤ª·ªÞª·ª¿ª¬CPU«¹«Æ?«¿«¹ªòö¢ÔðªÇª­ªÞª»ªóªÇª·ª¿   «»«Ã«·«ç«óª¬ñéò­ªµªìªÞª·ª¿¡£
Fri Oct 14 17:50:09 2011: «Õ«é«Ã«·«å«í?«À?ªÎ«í?«ÉªËã÷ø¨ª·ªÞª·ª¿: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Oct 14 17:50:09 2011: «Õ«é«Ã«·«å«í?«À?ªÎ«í?«ÉªËã÷ø¨ª·ªÞª·ª¿: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Sat Oct 15 22:48:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Oct 15 22:48:47 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Oct 15 22:48:47 2011: JLINK command: device = STM32F207xx, return = 0

Sat Oct 15 22:48:47 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Oct 15 22:48:47 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Oct 15 22:48:47 2011: JTAG speed is initially set to: 32 kHz
Sat Oct 15 22:48:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 15 22:48:48 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 15 22:48:48 2011: TPIU fitted.
Sat Oct 15 22:48:48 2011: ETM fitted.
Sat Oct 15 22:48:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 15 22:48:48 2011: Hardware reset with strategy 0 was performed
Sat Oct 15 22:48:48 2011: Initial reset was performed
Sat Oct 15 22:48:48 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 15 22:48:48 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 15 22:48:48 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 15 22:48:49 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Oct 15 22:48:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Oct 15 22:48:49 2011: Target reset
Sat Oct 15 22:48:55 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Oct 15 22:48:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 15 22:48:55 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 15 22:48:55 2011: TPIU fitted.
Sat Oct 15 22:48:55 2011: ETM fitted.
Sat Oct 15 22:48:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 15 22:48:55 2011: Hardware reset with strategy 0 was performed
Sat Oct 15 22:48:58 2011: 137264 bytes downloaded into FLASH and verified (15.74 Kbytes/sec)
Sat Oct 15 22:48:58 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Oct 15 22:48:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 15 22:48:58 2011: Found Cortex-M3 r2p0, Little endian.
Sat Oct 15 22:48:58 2011: TPIU fitted.
Sat Oct 15 22:48:58 2011: ETM fitted.
Sat Oct 15 22:48:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 15 22:48:58 2011: Hardware reset with strategy 0 was performed
Sat Oct 15 22:48:58 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 12:00:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 12:00:46 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 12:00:46 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 12:00:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 12:00:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 12:00:46 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 12:00:46 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:00:46 2011: Initial reset was performed
Sun Oct 16 12:00:55 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Sun Oct 16 12:00:55 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 12:00:55 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Sun Oct 16 12:01:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 12:01:07 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 12:01:07 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 12:01:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 12:01:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 12:01:07 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 12:01:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:01:07 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:01:07 2011: TPIU fitted.
Sun Oct 16 12:01:07 2011: ETM fitted.
Sun Oct 16 12:01:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:01:07 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:01:07 2011: Initial reset was performed
Sun Oct 16 12:01:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 12:01:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 12:01:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 12:01:08 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 12:01:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 12:01:08 2011: Target reset
Sun Oct 16 12:01:14 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 12:01:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:01:14 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:01:14 2011: TPIU fitted.
Sun Oct 16 12:01:14 2011: ETM fitted.
Sun Oct 16 12:01:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:01:14 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:01:16 2011: 137408 bytes downloaded into FLASH and verified (16.17 Kbytes/sec)
Sun Oct 16 12:01:16 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 12:01:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:01:16 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:01:16 2011: TPIU fitted.
Sun Oct 16 12:01:16 2011: ETM fitted.
Sun Oct 16 12:01:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:01:17 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:01:17 2011: Target reset
Sun Oct 16 12:12:17 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:12:17 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B6D0) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:12:28 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:12:28 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B6D0) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:12:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:12:29 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:12:29 2011: TPIU fitted.
Sun Oct 16 12:12:29 2011: ETM fitted.
Sun Oct 16 12:12:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:12:29 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:12:29 2011: Target reset
Sun Oct 16 12:13:01 2011: Breakpoint hit: Code @ Wifi.c:360.7, type: default (auto) 
Sun Oct 16 12:13:01 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:13:01 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:13:05 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:13:05 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:13:22 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:13:22 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:13:24 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:13:24 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:13:32 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:13:32 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:13:32 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:13:32 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:13:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:13:50 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:13:50 2011: TPIU fitted.
Sun Oct 16 12:13:50 2011: ETM fitted.
Sun Oct 16 12:13:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:13:50 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:13:50 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 12:13:57 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 12:13:58 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 12:13:58 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 12:13:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 12:13:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 12:13:58 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 12:13:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:13:58 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:13:58 2011: TPIU fitted.
Sun Oct 16 12:13:58 2011: ETM fitted.
Sun Oct 16 12:13:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:13:58 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:13:58 2011: Initial reset was performed
Sun Oct 16 12:13:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 12:13:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 12:13:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 12:13:59 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Oct 16 12:13:59 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 12:13:59 2011: Target reset
Sun Oct 16 12:14:04 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 12:14:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:14:04 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:14:04 2011: TPIU fitted.
Sun Oct 16 12:14:04 2011: ETM fitted.
Sun Oct 16 12:14:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:14:05 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:14:08 2011: 137400 bytes downloaded into FLASH and verified (15.44 Kbytes/sec)
Sun Oct 16 12:14:08 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 12:14:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:14:08 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:14:08 2011: TPIU fitted.
Sun Oct 16 12:14:08 2011: ETM fitted.
Sun Oct 16 12:14:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:14:08 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:14:08 2011: Target reset
Sun Oct 16 12:14:43 2011: Breakpoint hit: Code @ Wifi.c:360.7, type: default (auto) 
Sun Oct 16 12:14:43 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:14:43 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:14:46 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:14:46 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:14:46 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:14:46 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:14:46 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:14:46 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:14:47 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:14:47 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:14:47 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:14:47 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:14:51 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:14:51 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:15:40 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:15:40 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:15:41 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:15:41 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:15:43 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:15:43 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:15:44 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:15:44 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:16:44 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:16:47 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:16:47 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:16:47 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:16:48 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:16:49 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:16:54 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:16:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:16:55 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:16:55 2011: TPIU fitted.
Sun Oct 16 12:16:55 2011: ETM fitted.
Sun Oct 16 12:16:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:16:55 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:16:55 2011: Target reset
Sun Oct 16 12:17:26 2011: Breakpoint hit: Code @ Wifi.c:360.7, type: default (auto) 
Sun Oct 16 12:17:26 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:17:26 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:18:05 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:18:05 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:18:09 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:18:09 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:18:51 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:18:51 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:19:16 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:19:16 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:19:16 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:19:16 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:19:16 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:19:16 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:19:17 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:19:17 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:19:18 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:19:18 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:19:18 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:19:18 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:19:19 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sun Oct 16 12:19:19 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)


 << Logging to file resumes >> 

Sun Oct 16 12:19:45 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 12:19:45 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 12:19:45 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 12:19:45 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 12:19:45 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 12:19:45 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 12:19:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:19:45 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:19:45 2011: TPIU fitted.
Sun Oct 16 12:19:45 2011: ETM fitted.
Sun Oct 16 12:19:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:19:46 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:19:46 2011: Initial reset was performed
Sun Oct 16 12:19:46 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 12:19:46 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 12:19:46 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 12:19:46 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 12:19:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 12:19:46 2011: Target reset
Sun Oct 16 12:19:52 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 12:19:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:19:52 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:19:52 2011: TPIU fitted.
Sun Oct 16 12:19:52 2011: ETM fitted.
Sun Oct 16 12:19:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:19:52 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:19:55 2011: 137400 bytes downloaded into FLASH and verified (16.08 Kbytes/sec)
Sun Oct 16 12:19:55 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 12:19:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:19:55 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:19:55 2011: TPIU fitted.
Sun Oct 16 12:19:55 2011: ETM fitted.
Sun Oct 16 12:19:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:19:55 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:19:55 2011: Target reset
Sun Oct 16 12:20:27 2011: Breakpoint hit: Code @ Wifi.c:360.7, type: default (auto) 
Sun Oct 16 12:20:27 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:20:33 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:20:40 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:20:41 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:20:43 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:20:43 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:20:43 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:20:43 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:20:44 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:20:44 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)
Sun Oct 16 12:20:46 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B750) is outside the stack range (0x2000C1E0 to 0x2000D1E0)


 << Logging to file resumes >> 

Sun Oct 16 12:29:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 12:29:47 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 12:29:47 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 12:29:47 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 12:29:47 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 12:29:47 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 12:29:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:29:47 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:29:47 2011: TPIU fitted.
Sun Oct 16 12:29:47 2011: ETM fitted.
Sun Oct 16 12:29:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:29:48 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:29:48 2011: Initial reset was performed
Sun Oct 16 12:29:48 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 12:29:48 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 12:29:48 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 12:29:49 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 12:29:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 12:29:49 2011: Target reset
Sun Oct 16 12:29:54 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 12:29:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:29:54 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:29:54 2011: TPIU fitted.
Sun Oct 16 12:29:54 2011: ETM fitted.
Sun Oct 16 12:29:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:29:54 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:29:57 2011: 137400 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Sun Oct 16 12:29:57 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 12:29:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:29:57 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:29:57 2011: TPIU fitted.
Sun Oct 16 12:29:57 2011: ETM fitted.
Sun Oct 16 12:29:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:29:57 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:29:57 2011: Target reset
Sun Oct 16 12:30:31 2011: Breakpoint hit: Code @ Wifi.c:360.7, type: default (auto) 
Sun Oct 16 12:30:31 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:30:35 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:30:36 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:30:36 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:30:36 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:30:41 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:30:42 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:30:42 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:30:43 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:30:46 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:30:47 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)


 << Logging to file resumes >> 

Sun Oct 16 12:36:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 12:36:05 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 12:36:05 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 12:36:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 12:36:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 12:36:05 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 12:36:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:36:05 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:36:05 2011: TPIU fitted.
Sun Oct 16 12:36:05 2011: ETM fitted.
Sun Oct 16 12:36:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:36:05 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:36:05 2011: Initial reset was performed
Sun Oct 16 12:36:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 12:36:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 12:36:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 12:36:06 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Sun Oct 16 12:36:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 12:36:06 2011: Target reset
Sun Oct 16 12:36:12 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 12:36:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:36:12 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:36:12 2011: TPIU fitted.
Sun Oct 16 12:36:12 2011: ETM fitted.
Sun Oct 16 12:36:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:36:12 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:36:15 2011: 137400 bytes downloaded into FLASH and verified (15.28 Kbytes/sec)
Sun Oct 16 12:36:15 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 12:36:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:36:15 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:36:15 2011: TPIU fitted.
Sun Oct 16 12:36:15 2011: ETM fitted.
Sun Oct 16 12:36:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:36:15 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:36:15 2011: Target reset
Sun Oct 16 12:36:55 2011: Breakpoint hit: Code @ Wifi.c:360.7, type: default (auto) 
Sun Oct 16 12:36:55 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:37:00 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:37:00 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:37:01 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:37:07 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:37:08 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:37:08 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:37:09 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:37:09 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:37:09 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:37:10 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)


 << Logging to file resumes >> 

Sun Oct 16 12:41:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 12:41:55 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 12:41:55 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 12:41:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 12:41:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 12:41:55 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 12:41:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:41:55 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:41:55 2011: TPIU fitted.
Sun Oct 16 12:41:55 2011: ETM fitted.
Sun Oct 16 12:41:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:41:56 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:41:56 2011: Initial reset was performed
Sun Oct 16 12:41:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 12:41:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 12:41:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 12:41:56 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 12:41:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 12:41:56 2011: Target reset
Sun Oct 16 12:42:02 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 12:42:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:42:02 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:42:02 2011: TPIU fitted.
Sun Oct 16 12:42:02 2011: ETM fitted.
Sun Oct 16 12:42:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:42:02 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:42:05 2011: 137384 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Sun Oct 16 12:42:05 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 12:42:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:42:05 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:42:05 2011: TPIU fitted.
Sun Oct 16 12:42:05 2011: ETM fitted.
Sun Oct 16 12:42:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:42:05 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:42:05 2011: Target reset
Sun Oct 16 12:42:39 2011: Breakpoint hit: Code @ Wifi.c:361.7, type: default (auto) 
Sun Oct 16 12:42:39 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:49 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:49 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:50 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:50 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:50 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:50 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:50 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:51 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:51 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:52 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:42:57 2011: Breakpoint hit: Code @ Wifi.c:707.45, type: default (auto) 
Sun Oct 16 12:43:02 2011: Breakpoint hit: Code @ Wifi.c:361.7, type: default (auto) 
Sun Oct 16 12:43:02 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:43:07 2011: Breakpoint hit: Code @ Wifi.c:707.45, type: default (auto) 
Sun Oct 16 12:43:57 2011: Breakpoint hit: Code @ Wifi.c:361.7, type: default (auto) 
Sun Oct 16 12:43:57 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:44:20 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:44:21 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:44:22 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:44:24 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:44:24 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:44:25 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:44:25 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:44:27 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:44:27 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:45:49 2011: Breakpoint hit: Code @ Wifi.c:361.7, type: default (auto) 
Sun Oct 16 12:45:49 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:46:19 2011: Breakpoint hit: Code @ Wifi.c:361.7, type: default (auto) 
Sun Oct 16 12:46:19 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:46:52 2011: Breakpoint hit: Code @ Wifi.c:707.45, type: default (auto) 
Sun Oct 16 12:53:40 2011: Breakpoint hit: Code @ Wifi.c:376.11, type: default (auto) 
Sun Oct 16 12:53:40 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)


 << Logging to file resumes >> 

Sun Oct 16 12:56:41 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 12:56:41 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 12:56:41 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 12:56:41 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 12:56:41 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 12:56:41 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 12:56:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:56:42 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:56:42 2011: TPIU fitted.
Sun Oct 16 12:56:42 2011: ETM fitted.
Sun Oct 16 12:56:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:56:42 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:56:42 2011: Initial reset was performed
Sun Oct 16 12:56:42 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 12:56:42 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 12:56:42 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 12:56:43 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 12:56:43 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 12:56:43 2011: Target reset
Sun Oct 16 12:56:48 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 12:56:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:56:48 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:56:48 2011: TPIU fitted.
Sun Oct 16 12:56:48 2011: ETM fitted.
Sun Oct 16 12:56:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:56:48 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:56:51 2011: 137384 bytes downloaded into FLASH and verified (16.42 Kbytes/sec)
Sun Oct 16 12:56:51 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 12:56:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 12:56:51 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 12:56:51 2011: TPIU fitted.
Sun Oct 16 12:56:51 2011: ETM fitted.
Sun Oct 16 12:56:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 12:56:51 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 12:56:51 2011: Target reset
Sun Oct 16 12:57:26 2011: Breakpoint hit: Code @ Wifi.c:376.11, type: default (auto) 
Sun Oct 16 12:57:26 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 12:57:35 2011: Breakpoint hit: Code @ Wifi.c:376.11, type: default (auto) 
Sun Oct 16 12:57:35 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 13:45:14 2011: Breakpoint hit: Code @ Wifi.c:376.11, type: default (auto) 
Sun Oct 16 13:45:14 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 13:47:44 2011: Breakpoint hit: Code @ Wifi.c:707.36, type: default (auto) 
Sun Oct 16 13:49:11 2011: Breakpoint hit: Code @ Wifi.c:707.45, type: default (auto) 
Sun Oct 16 13:56:01 2011: Breakpoint hit: Code @ Wifi.c:376.11, type: default (auto) 
Sun Oct 16 13:56:01 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 14:00:36 2011: Breakpoint hit: Code @ Wifi.c:707.45, type: default (auto) 
Sun Oct 16 14:03:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:03:58 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:03:58 2011: TPIU fitted.
Sun Oct 16 14:03:58 2011: ETM fitted.
Sun Oct 16 14:03:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:03:58 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:03:58 2011: Target reset
Sun Oct 16 14:05:32 2011: Breakpoint hit: Code @ Wifi.c:361.7, type: default (auto) 
Sun Oct 16 14:05:32 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 14:05:34 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 14:05:36 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 14:05:41 2011: Breakpoint hit: Code @ Wifi.c:376.11, type: default (auto) 
Sun Oct 16 14:05:41 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 14:05:59 2011: Breakpoint hit: Code @ Wifi.c:376.11, type: default (auto) 
Sun Oct 16 14:05:59 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B730) is outside the stack range (0x2000C1C0 to 0x2000D1C0)
Sun Oct 16 14:35:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:35:53 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:35:53 2011: TPIU fitted.
Sun Oct 16 14:35:53 2011: ETM fitted.
Sun Oct 16 14:35:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:35:53 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:35:53 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 14:36:03 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 14:36:03 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 14:36:03 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 14:36:03 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 14:36:03 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 14:36:03 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 14:36:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:36:04 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:36:04 2011: TPIU fitted.
Sun Oct 16 14:36:04 2011: ETM fitted.
Sun Oct 16 14:36:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:36:04 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:36:04 2011: Initial reset was performed
Sun Oct 16 14:36:04 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 14:36:04 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 14:36:04 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 14:36:05 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 14:36:05 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 14:36:05 2011: Target reset
Sun Oct 16 14:36:10 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 14:36:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:36:10 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:36:10 2011: TPIU fitted.
Sun Oct 16 14:36:10 2011: ETM fitted.
Sun Oct 16 14:36:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:36:10 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:36:13 2011: 137384 bytes downloaded into FLASH and verified (16.48 Kbytes/sec)
Sun Oct 16 14:36:13 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 14:36:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:36:13 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:36:13 2011: TPIU fitted.
Sun Oct 16 14:36:13 2011: ETM fitted.
Sun Oct 16 14:36:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:36:13 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:36:13 2011: Target reset
Sun Oct 16 14:37:34 2011: Breakpoint hit: Code @ Wifi.c:706.45, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 16 14:38:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 14:38:48 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 14:38:48 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 14:38:48 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 14:38:48 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 14:38:48 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 14:38:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:38:48 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:38:48 2011: TPIU fitted.
Sun Oct 16 14:38:48 2011: ETM fitted.
Sun Oct 16 14:38:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:38:49 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:38:49 2011: Initial reset was performed
Sun Oct 16 14:38:49 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 14:38:49 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 14:38:49 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 14:38:49 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Oct 16 14:38:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 14:38:49 2011: Target reset
Sun Oct 16 14:38:55 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 14:38:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:38:55 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:38:55 2011: TPIU fitted.
Sun Oct 16 14:38:55 2011: ETM fitted.
Sun Oct 16 14:38:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:38:55 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:38:58 2011: 137384 bytes downloaded into FLASH and verified (15.96 Kbytes/sec)
Sun Oct 16 14:38:58 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 14:38:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:38:58 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:38:58 2011: TPIU fitted.
Sun Oct 16 14:38:58 2011: ETM fitted.
Sun Oct 16 14:38:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:38:58 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:38:58 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 14:39:50 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 14:39:50 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 14:39:50 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 14:39:50 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 14:39:50 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 14:39:50 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 14:39:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:39:50 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:39:50 2011: TPIU fitted.
Sun Oct 16 14:39:50 2011: ETM fitted.
Sun Oct 16 14:39:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:39:51 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:39:51 2011: Initial reset was performed
Sun Oct 16 14:39:51 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 14:39:51 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 14:39:51 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 14:39:52 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Oct 16 14:39:52 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 14:39:52 2011: Target reset
Sun Oct 16 14:39:57 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 14:39:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:39:57 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:39:57 2011: TPIU fitted.
Sun Oct 16 14:39:57 2011: ETM fitted.
Sun Oct 16 14:39:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:39:57 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:40:00 2011: 137384 bytes downloaded into FLASH and verified (15.93 Kbytes/sec)
Sun Oct 16 14:40:00 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 14:40:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:40:00 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:40:00 2011: TPIU fitted.
Sun Oct 16 14:40:00 2011: ETM fitted.
Sun Oct 16 14:40:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:40:00 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:40:00 2011: Target reset
Sun Oct 16 14:41:27 2011: Breakpoint hit: Code @ Wifi.c:624.31, type: default (auto) 
Sun Oct 16 14:45:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:45:48 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:45:48 2011: TPIU fitted.
Sun Oct 16 14:45:48 2011: ETM fitted.
Sun Oct 16 14:45:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:45:48 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 14:45:48 2011: Target reset
Sun Oct 16 14:47:14 2011: Breakpoint hit: Code @ Wifi.c:376.11, type: default (auto) 
Sun Oct 16 14:47:14 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A7B0) is outside the stack range (0x2000B240 to 0x2000C240)
Sun Oct 16 14:47:23 2011: Breakpoint hit: Code @ Wifi.c:376.11, type: default (auto) 
Sun Oct 16 14:47:23 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A7B0) is outside the stack range (0x2000B240 to 0x2000C240)
Sun Oct 16 14:55:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 14:55:37 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 14:55:37 2011: TPIU fitted.
Sun Oct 16 14:55:37 2011: ETM fitted.
Sun Oct 16 14:55:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 14:55:41 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Sun Oct 16 15:02:15 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 15:02:16 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 15:02:16 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 15:02:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 15:02:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 15:02:16 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 15:02:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:02:16 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:02:16 2011: TPIU fitted.
Sun Oct 16 15:02:16 2011: ETM fitted.
Sun Oct 16 15:02:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:02:17 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:02:17 2011: Initial reset was performed
Sun Oct 16 15:02:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 15:02:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 15:02:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 15:02:17 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 15:02:17 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 15:02:17 2011: Target reset
Sun Oct 16 15:02:23 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 15:02:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:02:23 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:02:23 2011: TPIU fitted.
Sun Oct 16 15:02:23 2011: ETM fitted.
Sun Oct 16 15:02:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:02:23 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:02:25 2011: 137392 bytes downloaded into FLASH and verified (16.39 Kbytes/sec)
Sun Oct 16 15:02:25 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 15:02:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:02:26 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:02:26 2011: TPIU fitted.
Sun Oct 16 15:02:26 2011: ETM fitted.
Sun Oct 16 15:02:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:02:26 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:02:26 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 15:02:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 15:02:34 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 15:02:34 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 15:02:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 15:02:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 15:02:34 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 15:02:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:02:34 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:02:34 2011: TPIU fitted.
Sun Oct 16 15:02:34 2011: ETM fitted.
Sun Oct 16 15:02:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:02:34 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:02:34 2011: Initial reset was performed
Sun Oct 16 15:02:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 15:02:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 15:02:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 15:02:35 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 15:02:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 15:02:35 2011: Target reset
Sun Oct 16 15:02:41 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 15:02:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:02:41 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:02:41 2011: TPIU fitted.
Sun Oct 16 15:02:41 2011: ETM fitted.
Sun Oct 16 15:02:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:02:41 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:02:43 2011: 137400 bytes downloaded into FLASH and verified (16.39 Kbytes/sec)
Sun Oct 16 15:02:43 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 15:02:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:02:43 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:02:43 2011: TPIU fitted.
Sun Oct 16 15:02:43 2011: ETM fitted.
Sun Oct 16 15:02:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:02:43 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:02:43 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 15:02:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 15:02:51 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 15:02:51 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 15:02:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 15:02:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 15:02:51 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 15:02:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:02:52 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:02:52 2011: TPIU fitted.
Sun Oct 16 15:02:52 2011: ETM fitted.
Sun Oct 16 15:02:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:02:52 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:02:52 2011: Initial reset was performed
Sun Oct 16 15:02:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 15:02:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 15:02:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 15:02:53 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 15:02:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 15:02:53 2011: Target reset
Sun Oct 16 15:02:58 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 15:02:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:02:58 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:02:58 2011: TPIU fitted.
Sun Oct 16 15:02:58 2011: ETM fitted.
Sun Oct 16 15:02:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:02:59 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:03:01 2011: 137400 bytes downloaded into FLASH and verified (16.33 Kbytes/sec)
Sun Oct 16 15:03:01 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 15:03:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:03:01 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:03:01 2011: TPIU fitted.
Sun Oct 16 15:03:01 2011: ETM fitted.
Sun Oct 16 15:03:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:03:01 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:03:01 2011: Target reset
Sun Oct 16 15:03:38 2011: Breakpoint hit: Code @ Wifi.c:711.41, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 16 15:04:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 15:04:26 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 15:04:26 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 15:04:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 15:04:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 15:04:26 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 15:04:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:04:26 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:04:26 2011: TPIU fitted.
Sun Oct 16 15:04:26 2011: ETM fitted.
Sun Oct 16 15:04:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:04:27 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:04:27 2011: Initial reset was performed
Sun Oct 16 15:04:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 15:04:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 15:04:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 15:04:27 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 15:04:27 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 15:04:27 2011: Target reset
Sun Oct 16 15:04:33 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 15:04:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:04:33 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:04:33 2011: TPIU fitted.
Sun Oct 16 15:04:33 2011: ETM fitted.
Sun Oct 16 15:04:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:04:33 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:04:36 2011: 137400 bytes downloaded into FLASH and verified (16.42 Kbytes/sec)
Sun Oct 16 15:04:36 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 15:04:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:04:36 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:04:36 2011: TPIU fitted.
Sun Oct 16 15:04:36 2011: ETM fitted.
Sun Oct 16 15:04:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:04:36 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:04:36 2011: Target reset
Sun Oct 16 15:05:14 2011: Breakpoint hit: Code @ Wifi.c:711.41, type: default (auto) 
Sun Oct 16 15:06:33 2011: Breakpoint hit: Code @ Wifi.c:333.16, type: default (auto) 
Sun Oct 16 15:06:34 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:26 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:31 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:32 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:32 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:33 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:38 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:40 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:50 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:51 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:52 2011: Breakpoint hit: Code @ Wifi.c:333.16, type: default (auto) 
Sun Oct 16 15:07:52 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:53 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:54 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:55 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:55 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:55 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:56 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:56 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:56 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:57 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:57 2011: Breakpoint hit: Code @ Wifi.c:333.16, type: default (auto) 
Sun Oct 16 15:07:57 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:58 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)
Sun Oct 16 15:07:58 2011: The stack pointer for stack 'CSTACK' (currently 0x2000A790) is outside the stack range (0x2000B220 to 0x2000C220)


 << Logging to file resumes >> 

Sun Oct 16 15:10:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 15:10:02 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 15:10:02 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 15:10:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 15:10:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 15:10:02 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 15:10:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:10:02 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:10:02 2011: TPIU fitted.
Sun Oct 16 15:10:02 2011: ETM fitted.
Sun Oct 16 15:10:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:10:03 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:10:03 2011: Initial reset was performed
Sun Oct 16 15:10:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 15:10:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 15:10:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 15:10:03 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sun Oct 16 15:10:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 15:10:03 2011: Target reset
Sun Oct 16 15:10:09 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 15:10:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:10:09 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:10:09 2011: TPIU fitted.
Sun Oct 16 15:10:09 2011: ETM fitted.
Sun Oct 16 15:10:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:10:09 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:10:11 2011: 137392 bytes downloaded into FLASH and verified (16.48 Kbytes/sec)
Sun Oct 16 15:10:11 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 15:10:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:10:11 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:10:11 2011: TPIU fitted.
Sun Oct 16 15:10:11 2011: ETM fitted.
Sun Oct 16 15:10:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:10:11 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:10:11 2011: Target reset
Sun Oct 16 15:10:43 2011: Breakpoint hit: Code @ Wifi.c:334.16, type: default (auto) 
Sun Oct 16 15:11:22 2011: Breakpoint hit: Code @ Wifi.c:334.16, type: default (auto) 
Sun Oct 16 15:11:24 2011: Breakpoint hit: Code @ Wifi.c:334.16, type: default (auto) 
Sun Oct 16 15:11:24 2011: Breakpoint hit: Code @ Wifi.c:334.16, type: default (auto) 
Sun Oct 16 15:11:24 2011: Breakpoint hit: Code @ Wifi.c:334.16, type: default (auto) 
Sun Oct 16 15:11:24 2011: Breakpoint hit: Code @ Wifi.c:361.11, type: default (auto) 
Sun Oct 16 15:11:31 2011: Breakpoint hit: Code @ Wifi.c:334.16, type: default (auto) 
Sun Oct 16 15:11:33 2011: Breakpoint hit: Code @ Wifi.c:334.16, type: default (auto) 
Sun Oct 16 15:11:33 2011: Breakpoint hit: Code @ Wifi.c:334.16, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 16 15:12:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 15:12:46 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 15:12:46 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 15:12:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 15:12:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 15:12:46 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 15:12:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:12:47 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:12:47 2011: TPIU fitted.
Sun Oct 16 15:12:47 2011: ETM fitted.
Sun Oct 16 15:12:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:12:47 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:12:47 2011: Initial reset was performed
Sun Oct 16 15:12:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 15:12:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 15:12:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 15:12:48 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Sun Oct 16 15:12:48 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 15:12:48 2011: Target reset
Sun Oct 16 15:12:53 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 15:12:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:12:53 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:12:53 2011: TPIU fitted.
Sun Oct 16 15:12:53 2011: ETM fitted.
Sun Oct 16 15:12:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:12:53 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:12:56 2011: 137392 bytes downloaded into FLASH and verified (15.99 Kbytes/sec)
Sun Oct 16 15:12:56 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 15:12:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:12:56 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:12:56 2011: TPIU fitted.
Sun Oct 16 15:12:56 2011: ETM fitted.
Sun Oct 16 15:12:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:12:56 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:12:56 2011: Target reset
Sun Oct 16 15:13:36 2011: Breakpoint hit: Code @ Wifi.c:709.36, type: default (auto) 
Sun Oct 16 15:13:42 2011: Breakpoint hit: Code @ Wifi.c:712.41, type: default (auto) 
Sun Oct 16 15:13:47 2011: Breakpoint hit: Code @ Wifi.c:712.41, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 16 15:25:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 15:25:29 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 15:25:29 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 15:25:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 15:25:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 15:25:29 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 15:25:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:25:29 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:25:29 2011: TPIU fitted.
Sun Oct 16 15:25:29 2011: ETM fitted.
Sun Oct 16 15:25:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:25:30 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:25:30 2011: Initial reset was performed
Sun Oct 16 15:25:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 15:25:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 15:25:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 15:25:31 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Oct 16 15:25:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 15:25:31 2011: Target reset
Sun Oct 16 15:25:36 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 15:25:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:25:36 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:25:36 2011: TPIU fitted.
Sun Oct 16 15:25:36 2011: ETM fitted.
Sun Oct 16 15:25:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:25:36 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:25:39 2011: 137552 bytes downloaded into FLASH and verified (15.66 Kbytes/sec)
Sun Oct 16 15:25:39 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 15:25:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:25:39 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:25:39 2011: TPIU fitted.
Sun Oct 16 15:25:39 2011: ETM fitted.
Sun Oct 16 15:25:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:25:39 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:25:39 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 15:31:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 15:31:01 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 15:31:01 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 15:31:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 15:31:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 15:31:01 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 15:31:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:31:01 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:31:02 2011: TPIU fitted.
Sun Oct 16 15:31:02 2011: ETM fitted.
Sun Oct 16 15:31:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:31:02 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:31:02 2011: Initial reset was performed
Sun Oct 16 15:31:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 15:31:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 15:31:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 15:31:03 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 15:31:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 15:31:03 2011: Target reset
Sun Oct 16 15:31:08 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 15:31:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:31:08 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:31:08 2011: TPIU fitted.
Sun Oct 16 15:31:08 2011: ETM fitted.
Sun Oct 16 15:31:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:31:08 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:31:11 2011: 137600 bytes downloaded into FLASH and verified (16.48 Kbytes/sec)
Sun Oct 16 15:31:11 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 15:31:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:31:11 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:31:11 2011: TPIU fitted.
Sun Oct 16 15:31:11 2011: ETM fitted.
Sun Oct 16 15:31:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:31:11 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:31:11 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 15:39:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 15:39:40 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 15:39:40 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 15:39:40 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 15:39:40 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 15:39:40 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 15:39:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:39:40 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:39:41 2011: TPIU fitted.
Sun Oct 16 15:39:41 2011: ETM fitted.
Sun Oct 16 15:39:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:39:41 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:39:41 2011: Initial reset was performed
Sun Oct 16 15:39:41 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 15:39:41 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 15:39:41 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 15:39:42 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sun Oct 16 15:39:42 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 15:39:42 2011: Target reset
Sun Oct 16 15:39:47 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 15:39:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:39:47 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:39:47 2011: TPIU fitted.
Sun Oct 16 15:39:47 2011: ETM fitted.
Sun Oct 16 15:39:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:39:47 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:39:50 2011: 137440 bytes downloaded into FLASH and verified (16.36 Kbytes/sec)
Sun Oct 16 15:39:50 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 15:39:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:39:50 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:39:50 2011: TPIU fitted.
Sun Oct 16 15:39:50 2011: ETM fitted.
Sun Oct 16 15:39:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:39:50 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:39:50 2011: Target reset
Sun Oct 16 15:41:16 2011: Breakpoint hit: Code @ PC_COM.c:704.26, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 16 15:42:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 15:42:13 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 15:42:13 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 15:42:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 15:42:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 15:42:13 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 15:42:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:42:13 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:42:14 2011: TPIU fitted.
Sun Oct 16 15:42:14 2011: ETM fitted.
Sun Oct 16 15:42:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:42:14 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:42:14 2011: Initial reset was performed
Sun Oct 16 15:42:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 15:42:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 15:42:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 15:42:15 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 15:42:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 15:42:15 2011: Target reset
Sun Oct 16 15:42:20 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 15:42:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:42:20 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:42:20 2011: TPIU fitted.
Sun Oct 16 15:42:20 2011: ETM fitted.
Sun Oct 16 15:42:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:42:20 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:42:23 2011: 137440 bytes downloaded into FLASH and verified (16.27 Kbytes/sec)
Sun Oct 16 15:42:23 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 15:42:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 15:42:23 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 15:42:23 2011: TPIU fitted.
Sun Oct 16 15:42:23 2011: ETM fitted.
Sun Oct 16 15:42:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 15:42:23 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 15:42:23 2011: Target reset
Sun Oct 16 15:42:55 2011: Breakpoint hit: Code @ PC_COM.c:704.26, type: default (auto) 


 << Logging to file resumes >> 

Sun Oct 16 16:12:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 16:12:27 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 16:12:27 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 16:12:27 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 16:12:27 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 16:12:27 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 16:12:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:12:27 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:12:27 2011: TPIU fitted.
Sun Oct 16 16:12:27 2011: ETM fitted.
Sun Oct 16 16:12:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:12:28 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:12:28 2011: Initial reset was performed
Sun Oct 16 16:12:28 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 16:12:28 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 16:12:28 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 16:12:28 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 16:12:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 16:12:28 2011: Target reset
Sun Oct 16 16:12:34 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 16:12:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:12:34 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:12:34 2011: TPIU fitted.
Sun Oct 16 16:12:34 2011: ETM fitted.
Sun Oct 16 16:12:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:12:34 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:12:36 2011: 137440 bytes downloaded into FLASH and verified (16.46 Kbytes/sec)
Sun Oct 16 16:12:36 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 16:12:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:12:36 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:12:36 2011: TPIU fitted.
Sun Oct 16 16:12:36 2011: ETM fitted.
Sun Oct 16 16:12:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:12:36 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:12:36 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 16:15:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 16:15:05 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 16:15:05 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 16:15:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 16:15:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 16:15:05 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 16:15:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:15:05 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:15:05 2011: TPIU fitted.
Sun Oct 16 16:15:05 2011: ETM fitted.
Sun Oct 16 16:15:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:15:06 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:15:06 2011: Initial reset was performed
Sun Oct 16 16:15:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 16:15:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 16:15:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 16:15:06 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Sun Oct 16 16:15:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 16:15:06 2011: Target reset
Sun Oct 16 16:15:12 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 16:15:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:15:12 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:15:12 2011: TPIU fitted.
Sun Oct 16 16:15:12 2011: ETM fitted.
Sun Oct 16 16:15:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:15:12 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:15:15 2011: 137440 bytes downloaded into FLASH and verified (15.85 Kbytes/sec)
Sun Oct 16 16:15:15 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 16:15:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:15:15 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:15:15 2011: TPIU fitted.
Sun Oct 16 16:15:15 2011: ETM fitted.
Sun Oct 16 16:15:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:15:15 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:15:15 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 16:16:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 16:16:26 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 16:16:26 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 16:16:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 16:16:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 16:16:26 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 16:16:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:16:26 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:16:26 2011: TPIU fitted.
Sun Oct 16 16:16:26 2011: ETM fitted.
Sun Oct 16 16:16:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:16:27 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:16:27 2011: Initial reset was performed
Sun Oct 16 16:16:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 16:16:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 16:16:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 16:16:28 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sun Oct 16 16:16:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 16:16:28 2011: Target reset
Sun Oct 16 16:16:33 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 16:16:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:16:33 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:16:33 2011: TPIU fitted.
Sun Oct 16 16:16:33 2011: ETM fitted.
Sun Oct 16 16:16:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:16:33 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:16:36 2011: 137392 bytes downloaded into FLASH and verified (16.14 Kbytes/sec)
Sun Oct 16 16:16:36 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 16:16:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:16:36 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:16:36 2011: TPIU fitted.
Sun Oct 16 16:16:36 2011: ETM fitted.
Sun Oct 16 16:16:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:16:36 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:16:36 2011: Target reset


 << Logging to file resumes >> 

Sun Oct 16 16:59:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Oct 16 16:59:15 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Oct 16 16:59:15 2011: JLINK command: device = STM32F207xx, return = 0

Sun Oct 16 16:59:15 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Oct 16 16:59:15 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Oct 16 16:59:15 2011: JTAG speed is initially set to: 32 kHz
Sun Oct 16 16:59:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:59:15 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:59:15 2011: TPIU fitted.
Sun Oct 16 16:59:15 2011: ETM fitted.
Sun Oct 16 16:59:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:59:16 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:59:16 2011: Initial reset was performed
Sun Oct 16 16:59:16 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Oct 16 16:59:16 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Oct 16 16:59:16 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Oct 16 16:59:16 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Oct 16 16:59:16 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Oct 16 16:59:16 2011: Target reset
Sun Oct 16 16:59:22 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Oct 16 16:59:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:59:22 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:59:22 2011: TPIU fitted.
Sun Oct 16 16:59:22 2011: ETM fitted.
Sun Oct 16 16:59:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:59:22 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:59:25 2011: 137384 bytes downloaded into FLASH and verified (16.11 Kbytes/sec)
Sun Oct 16 16:59:25 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Oct 16 16:59:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Oct 16 16:59:25 2011: Found Cortex-M3 r2p0, Little endian.
Sun Oct 16 16:59:25 2011: TPIU fitted.
Sun Oct 16 16:59:25 2011: ETM fitted.
Sun Oct 16 16:59:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Oct 16 16:59:25 2011: Hardware reset with strategy 0 was performed
Sun Oct 16 16:59:25 2011: Target reset


 << Logging to file resumes >> 

Mon Oct 17 00:04:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 17 00:04:29 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 17 00:04:29 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 17 00:04:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 17 00:04:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 17 00:04:29 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 17 00:04:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:04:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:04:30 2011: TPIU fitted.
Mon Oct 17 00:04:30 2011: ETM fitted.
Mon Oct 17 00:04:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:04:30 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:04:30 2011: Initial reset was performed
Mon Oct 17 00:04:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 17 00:04:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 17 00:04:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 17 00:04:31 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Mon Oct 17 00:04:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 17 00:04:31 2011: Target reset
Mon Oct 17 00:04:36 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 17 00:04:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:04:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:04:36 2011: TPIU fitted.
Mon Oct 17 00:04:36 2011: ETM fitted.
Mon Oct 17 00:04:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:04:36 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:04:39 2011: 137472 bytes downloaded into FLASH and verified (16.27 Kbytes/sec)
Mon Oct 17 00:04:39 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 17 00:04:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:04:39 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:04:39 2011: TPIU fitted.
Mon Oct 17 00:04:39 2011: ETM fitted.
Mon Oct 17 00:04:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:04:39 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:04:39 2011: Target reset
Mon Oct 17 00:04:51 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 
Mon Oct 17 00:05:13 2011: Breakpoint hit: Code @ Drive_Process.c:166.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 17 00:13:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 17 00:13:40 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 17 00:13:40 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 17 00:13:40 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 17 00:13:40 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 17 00:13:40 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 17 00:13:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:13:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:13:40 2011: TPIU fitted.
Mon Oct 17 00:13:40 2011: ETM fitted.
Mon Oct 17 00:13:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:13:41 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:13:41 2011: Initial reset was performed
Mon Oct 17 00:13:41 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 17 00:13:41 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 17 00:13:41 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 17 00:13:42 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 17 00:13:42 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 17 00:13:42 2011: Target reset
Mon Oct 17 00:13:47 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 17 00:13:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:13:47 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:13:47 2011: TPIU fitted.
Mon Oct 17 00:13:47 2011: ETM fitted.
Mon Oct 17 00:13:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:13:47 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:13:50 2011: 137488 bytes downloaded into FLASH and verified (16.31 Kbytes/sec)
Mon Oct 17 00:13:50 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 17 00:13:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:13:50 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:13:50 2011: TPIU fitted.
Mon Oct 17 00:13:50 2011: ETM fitted.
Mon Oct 17 00:13:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:13:50 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:13:50 2011: Target reset
Mon Oct 17 00:14:01 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 
Mon Oct 17 00:14:47 2011: Breakpoint hit: Code @ Drive_Process.c:166.11, type: default (auto) 
Mon Oct 17 00:14:52 2011: Breakpoint hit: Code @ Drive_Process.c:166.11, type: default (auto) 
Mon Oct 17 00:16:21 2011: Breakpoint hit: Code @ PC_COM.c:560.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 17 00:17:59 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 17 00:18:00 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 17 00:18:00 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 17 00:18:00 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 17 00:18:00 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 17 00:18:00 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 17 00:18:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:18:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:18:00 2011: TPIU fitted.
Mon Oct 17 00:18:00 2011: ETM fitted.
Mon Oct 17 00:18:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:18:01 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:18:01 2011: Initial reset was performed
Mon Oct 17 00:18:01 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 17 00:18:01 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 17 00:18:01 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 17 00:18:01 2011: 712 bytes downloaded and verified (1.17 Kbytes/sec)
Mon Oct 17 00:18:01 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 17 00:18:01 2011: Target reset
Mon Oct 17 00:18:07 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 17 00:18:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:18:07 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:18:07 2011: TPIU fitted.
Mon Oct 17 00:18:07 2011: ETM fitted.
Mon Oct 17 00:18:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:18:07 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:18:10 2011: 137584 bytes downloaded into FLASH and verified (16.32 Kbytes/sec)
Mon Oct 17 00:18:10 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 17 00:18:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:18:10 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:18:10 2011: TPIU fitted.
Mon Oct 17 00:18:10 2011: ETM fitted.
Mon Oct 17 00:18:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:18:10 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:18:10 2011: Target reset
Mon Oct 17 00:18:20 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 
Mon Oct 17 00:18:44 2011: Breakpoint hit: Code @ Drive_Process.c:171.16, type: default (auto) 
Mon Oct 17 00:19:35 2011: Breakpoint hit: Code @ PC_COM.c:559.16, type: default (auto) 
Mon Oct 17 00:20:44 2011: Breakpoint hit: Code @ Drive_Process.c:171.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 17 00:21:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 17 00:21:29 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 17 00:21:29 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 17 00:21:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 17 00:21:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 17 00:21:29 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 17 00:21:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:21:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:21:29 2011: TPIU fitted.
Mon Oct 17 00:21:29 2011: ETM fitted.
Mon Oct 17 00:21:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:21:29 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:21:29 2011: Initial reset was performed
Mon Oct 17 00:21:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 17 00:21:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 17 00:21:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 17 00:21:30 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 17 00:21:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 17 00:21:30 2011: Target reset
Mon Oct 17 00:21:35 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 17 00:21:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:21:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:21:36 2011: TPIU fitted.
Mon Oct 17 00:21:36 2011: ETM fitted.
Mon Oct 17 00:21:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:21:36 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:21:38 2011: 137576 bytes downloaded into FLASH and verified (16.35 Kbytes/sec)
Mon Oct 17 00:21:38 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 17 00:21:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 00:21:38 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 00:21:38 2011: TPIU fitted.
Mon Oct 17 00:21:38 2011: ETM fitted.
Mon Oct 17 00:21:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 00:21:38 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 00:21:38 2011: Target reset
Mon Oct 17 00:21:48 2011: Breakpoint hit: Code @ Drive_Process.c:171.16, type: default (auto) 
Mon Oct 17 00:22:12 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 17 13:20:42 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 17 13:20:43 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 17 13:20:43 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 17 13:20:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 17 13:20:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 17 13:20:43 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 17 13:20:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 13:20:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 13:20:43 2011: TPIU fitted.
Mon Oct 17 13:20:43 2011: ETM fitted.
Mon Oct 17 13:20:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 13:20:44 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 13:20:44 2011: Initial reset was performed
Mon Oct 17 13:20:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 17 13:20:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 17 13:20:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 17 13:20:44 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Oct 17 13:20:44 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 17 13:20:44 2011: Target reset
Mon Oct 17 13:20:50 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 17 13:20:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 13:20:50 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 13:20:50 2011: TPIU fitted.
Mon Oct 17 13:20:50 2011: ETM fitted.
Mon Oct 17 13:20:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 13:20:50 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 13:20:53 2011: 137560 bytes downloaded into FLASH and verified (15.86 Kbytes/sec)
Mon Oct 17 13:20:53 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 17 13:20:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 13:20:53 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 13:20:53 2011: TPIU fitted.
Mon Oct 17 13:20:53 2011: ETM fitted.
Mon Oct 17 13:20:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 13:20:53 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 13:20:53 2011: Target reset
Mon Oct 17 13:26:13 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Mon Oct 17 13:41:15 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 17 13:41:16 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 17 13:41:16 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 17 13:41:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 17 13:41:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 17 13:41:16 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 17 13:41:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 13:41:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 13:41:16 2011: TPIU fitted.
Mon Oct 17 13:41:16 2011: ETM fitted.
Mon Oct 17 13:41:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 13:41:17 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 13:41:17 2011: Initial reset was performed
Mon Oct 17 13:41:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 17 13:41:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 17 13:41:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 17 13:41:17 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Mon Oct 17 13:41:17 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 17 13:41:17 2011: Target reset
Mon Oct 17 13:41:23 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 17 13:41:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 13:41:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 13:41:23 2011: TPIU fitted.
Mon Oct 17 13:41:23 2011: ETM fitted.
Mon Oct 17 13:41:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 13:41:23 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 13:41:25 2011: 137560 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Mon Oct 17 13:41:25 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 17 13:41:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 13:41:25 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 13:41:25 2011: TPIU fitted.
Mon Oct 17 13:41:25 2011: ETM fitted.
Mon Oct 17 13:41:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 13:41:25 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 13:41:25 2011: Target reset


 << Logging to file resumes >> 

Mon Oct 17 14:02:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 17 14:02:29 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 17 14:02:29 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 17 14:02:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 17 14:02:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 17 14:02:29 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 17 14:02:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 14:02:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 14:02:29 2011: TPIU fitted.
Mon Oct 17 14:02:29 2011: ETM fitted.
Mon Oct 17 14:02:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 14:02:30 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 14:02:30 2011: Initial reset was performed
Mon Oct 17 14:02:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 17 14:02:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 17 14:02:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 17 14:02:30 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 17 14:02:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 17 14:02:30 2011: Target reset
Mon Oct 17 14:02:36 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 17 14:02:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 14:02:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 14:02:36 2011: TPIU fitted.
Mon Oct 17 14:02:36 2011: ETM fitted.
Mon Oct 17 14:02:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 14:02:36 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 14:02:39 2011: 137640 bytes downloaded into FLASH and verified (16.29 Kbytes/sec)
Mon Oct 17 14:02:39 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 17 14:02:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 14:02:39 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 14:02:39 2011: TPIU fitted.
Mon Oct 17 14:02:39 2011: ETM fitted.
Mon Oct 17 14:02:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 14:02:39 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 14:02:39 2011: Target reset


 << Logging to file resumes >> 

Mon Oct 17 14:03:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 17 14:03:08 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 17 14:03:08 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 17 14:03:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 17 14:03:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 17 14:03:08 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 17 14:03:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 14:03:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 14:03:08 2011: TPIU fitted.
Mon Oct 17 14:03:09 2011: ETM fitted.
Mon Oct 17 14:03:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 14:03:09 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 14:03:09 2011: Initial reset was performed
Mon Oct 17 14:03:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 17 14:03:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 17 14:03:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 17 14:03:10 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 17 14:03:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 17 14:03:10 2011: Target reset
Mon Oct 17 14:03:15 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 17 14:03:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 14:03:15 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 14:03:15 2011: TPIU fitted.
Mon Oct 17 14:03:15 2011: ETM fitted.
Mon Oct 17 14:03:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 14:03:15 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 14:03:18 2011: 137648 bytes downloaded into FLASH and verified (16.36 Kbytes/sec)
Mon Oct 17 14:03:18 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 17 14:03:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 14:03:18 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 14:03:18 2011: TPIU fitted.
Mon Oct 17 14:03:18 2011: ETM fitted.
Mon Oct 17 14:03:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 14:03:18 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 14:03:18 2011: Target reset
Mon Oct 17 14:03:57 2011: Breakpoint hit: Code @ Wifi.c:703.21, type: default (auto) 
Mon Oct 17 14:04:10 2011: Breakpoint hit: Code @ Wifi.c:712.36, type: default (auto) 
Mon Oct 17 14:04:30 2011: Breakpoint hit: Code @ Wifi.c:716.41, type: default (auto) 
Mon Oct 17 14:07:17 2011: Breakpoint hit: Code @ Wifi.c:364.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 17 14:20:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 17 14:20:51 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 17 14:20:51 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 17 14:20:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 17 14:20:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 17 14:20:51 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 17 14:20:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 14:20:51 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 14:20:51 2011: TPIU fitted.
Mon Oct 17 14:20:51 2011: ETM fitted.
Mon Oct 17 14:20:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 14:20:52 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 14:20:52 2011: Initial reset was performed
Mon Oct 17 14:20:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 17 14:20:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 17 14:20:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 17 14:20:53 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 17 14:20:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 17 14:20:53 2011: Target reset
Mon Oct 17 14:20:58 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 17 14:20:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 14:20:58 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 14:20:58 2011: TPIU fitted.
Mon Oct 17 14:20:58 2011: ETM fitted.
Mon Oct 17 14:20:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 14:20:58 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 14:21:01 2011: 137648 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Mon Oct 17 14:21:01 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 17 14:21:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 14:21:01 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 14:21:01 2011: TPIU fitted.
Mon Oct 17 14:21:01 2011: ETM fitted.
Mon Oct 17 14:21:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 14:21:01 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 14:21:01 2011: Target reset
Mon Oct 17 14:58:47 2011: Breakpoint hit: Code @ GPSLIB.c:420.20, type: default (auto) 
Mon Oct 17 14:58:49 2011: Failed to set breakpoint at 0x08021DE8 (out of breakpoints?)
Mon Oct 17 14:58:49 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Oct 17 14:58:49 2011: Failed to set breakpoint at 0x08021DF2 (out of breakpoints?)
Mon Oct 17 14:58:49 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Oct 17 14:58:51 2011: Breakpoint hit: Code @ GPSLIB.c:420.6, type: default (auto) 
Mon Oct 17 14:59:03 2011: Breakpoint hit: Code @ GPSLIB.c:425.16, type: default (auto) 
Mon Oct 17 14:59:10 2011: Breakpoint hit: Code @ GPSLIB.c:425.16, type: default (auto) 
Mon Oct 17 14:59:19 2011: Breakpoint hit: Code @ GPSLIB.c:423.11, type: default (auto) 
Mon Oct 17 14:59:21 2011: Failed to set breakpoint at 0x08021664 (out of breakpoints?)
Mon Oct 17 14:59:21 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Oct 17 14:59:36 2011: Failed to set breakpoint at 0x08021682 (out of breakpoints?)
Mon Oct 17 14:59:36 2011: Performance warning: Lack of breakpoints forces single-stepping.


 << Logging to file resumes >> 

Mon Oct 17 14:59:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 17 14:59:54 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 17 14:59:54 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 17 14:59:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 17 14:59:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 17 14:59:54 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 17 14:59:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 14:59:54 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 14:59:54 2011: TPIU fitted.
Mon Oct 17 14:59:54 2011: ETM fitted.
Mon Oct 17 14:59:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 14:59:55 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 14:59:55 2011: Initial reset was performed
Mon Oct 17 14:59:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 17 14:59:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 17 14:59:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 17 14:59:56 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 17 14:59:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 17 14:59:56 2011: Target reset
Mon Oct 17 15:00:01 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 17 15:00:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 15:00:01 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 15:00:01 2011: TPIU fitted.
Mon Oct 17 15:00:01 2011: ETM fitted.
Mon Oct 17 15:00:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 15:00:01 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 15:00:04 2011: 137648 bytes downloaded into FLASH and verified (16.39 Kbytes/sec)
Mon Oct 17 15:00:04 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 17 15:00:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 17 15:00:04 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 17 15:00:04 2011: TPIU fitted.
Mon Oct 17 15:00:04 2011: ETM fitted.
Mon Oct 17 15:00:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 17 15:00:04 2011: Hardware reset with strategy 0 was performed
Mon Oct 17 15:00:04 2011: Target reset
Mon Oct 17 15:00:10 2011: Breakpoint hit: Code @ GPSLIB.c:423.11, type: default (auto) 


 << Logging to file resumes >> 

Tue Oct 18 11:48:18 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 18 11:48:18 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 18 11:48:18 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 18 11:48:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 18 11:48:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 18 11:48:18 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 18 11:48:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 11:48:18 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 11:48:18 2011: TPIU fitted.
Tue Oct 18 11:48:18 2011: ETM fitted.
Tue Oct 18 11:48:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 11:48:19 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 11:48:19 2011: Initial reset was performed
Tue Oct 18 11:48:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 18 11:48:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 18 11:48:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 18 11:48:20 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 18 11:48:20 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 18 11:48:20 2011: Target reset
Tue Oct 18 11:48:25 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 18 11:48:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 11:48:25 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 11:48:25 2011: TPIU fitted.
Tue Oct 18 11:48:25 2011: ETM fitted.
Tue Oct 18 11:48:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 11:48:25 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 11:48:28 2011: 137664 bytes downloaded into FLASH and verified (16.05 Kbytes/sec)
Tue Oct 18 11:48:28 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 18 11:48:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 11:48:28 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 11:48:28 2011: TPIU fitted.
Tue Oct 18 11:48:28 2011: ETM fitted.
Tue Oct 18 11:48:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 11:48:28 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 11:48:28 2011: Target reset


 << Logging to file resumes >> 

Tue Oct 18 19:53:19 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 18 19:53:20 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 18 19:53:20 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 18 19:53:20 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 18 19:53:20 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 18 19:53:20 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 18 19:53:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 19:53:20 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 19:53:20 2011: TPIU fitted.
Tue Oct 18 19:53:20 2011: ETM fitted.
Tue Oct 18 19:53:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 19:53:21 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 19:53:21 2011: Initial reset was performed
Tue Oct 18 19:53:21 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 18 19:53:21 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 18 19:53:21 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 18 19:53:21 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 18 19:53:21 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 18 19:53:21 2011: Target reset
Tue Oct 18 19:53:27 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 18 19:53:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 19:53:27 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 19:53:27 2011: TPIU fitted.
Tue Oct 18 19:53:27 2011: ETM fitted.
Tue Oct 18 19:53:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 19:53:27 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 19:53:30 2011: 137664 bytes downloaded into FLASH and verified (15.36 Kbytes/sec)
Tue Oct 18 19:53:30 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 18 19:53:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 19:53:30 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 19:53:30 2011: TPIU fitted.
Tue Oct 18 19:53:30 2011: ETM fitted.
Tue Oct 18 19:53:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 19:53:30 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 19:53:30 2011: Target reset
Tue Oct 18 19:54:16 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 
Tue Oct 18 19:55:52 2011: Breakpoint hit: Code @ Memory.c:315.6, type: default (auto) 
Tue Oct 18 19:55:54 2011: Failed to set breakpoint at 0x0801FCC8 (out of breakpoints?)
Tue Oct 18 19:55:54 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Oct 18 19:56:04 2011: Failed to set breakpoint at 0x0801FCD0 (out of breakpoints?)
Tue Oct 18 19:56:04 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Oct 18 19:56:04 2011: Failed to set breakpoint at 0x0801FCD8 (out of breakpoints?)
Tue Oct 18 19:56:04 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Oct 18 19:56:45 2011: Failed to set breakpoint at 0x0801FCD8 (out of breakpoints?)
Tue Oct 18 19:56:45 2011: Failed to set breakpoint: Driver error.
Tue Oct 18 19:56:46 2011: Failed to set breakpoint at 0x0801FCD8 (out of breakpoints?)
Tue Oct 18 19:56:46 2011: Failed to set breakpoint: Driver error.


 << Logging to file resumes >> 

Tue Oct 18 19:57:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 18 19:57:51 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 18 19:57:51 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 18 19:57:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 18 19:57:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 18 19:57:51 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 18 19:57:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 19:57:51 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 19:57:51 2011: TPIU fitted.
Tue Oct 18 19:57:51 2011: ETM fitted.
Tue Oct 18 19:57:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 19:57:52 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 19:57:52 2011: Initial reset was performed
Tue Oct 18 19:57:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 18 19:57:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 18 19:57:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 18 19:57:53 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 18 19:57:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 18 19:57:53 2011: Target reset
Tue Oct 18 19:57:58 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 18 19:57:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 19:57:58 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 19:57:58 2011: TPIU fitted.
Tue Oct 18 19:57:58 2011: ETM fitted.
Tue Oct 18 19:57:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 19:57:58 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 19:58:01 2011: 137664 bytes downloaded into FLASH and verified (15.85 Kbytes/sec)
Tue Oct 18 19:58:01 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 18 19:58:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 19:58:01 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 19:58:01 2011: TPIU fitted.
Tue Oct 18 19:58:01 2011: ETM fitted.
Tue Oct 18 19:58:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 19:58:01 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 19:58:01 2011: Target reset
Tue Oct 18 19:58:14 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 
Tue Oct 18 19:58:42 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 
Tue Oct 18 20:00:00 2011: Breakpoint hit: Code @ Memory.c:315.6, type: default (auto) 
Tue Oct 18 20:00:04 2011: Breakpoint hit: Code @ Memory.c:325.6, type: default (auto) 


 << Logging to file resumes >> 

Tue Oct 18 20:01:25 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 18 20:01:25 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 18 20:01:25 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 18 20:01:25 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 18 20:01:25 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 18 20:01:25 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 18 20:01:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 20:01:26 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 20:01:26 2011: TPIU fitted.
Tue Oct 18 20:01:26 2011: ETM fitted.
Tue Oct 18 20:01:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 20:01:26 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 20:01:26 2011: Initial reset was performed
Tue Oct 18 20:01:26 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 18 20:01:26 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 18 20:01:26 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 18 20:01:27 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Tue Oct 18 20:01:27 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 18 20:01:27 2011: Target reset
Tue Oct 18 20:01:33 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 18 20:01:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 20:01:33 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 20:01:33 2011: TPIU fitted.
Tue Oct 18 20:01:33 2011: ETM fitted.
Tue Oct 18 20:01:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 20:01:33 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 20:01:35 2011: 137664 bytes downloaded into FLASH and verified (15.85 Kbytes/sec)
Tue Oct 18 20:01:35 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 18 20:01:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 20:01:35 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 20:01:35 2011: TPIU fitted.
Tue Oct 18 20:01:35 2011: ETM fitted.
Tue Oct 18 20:01:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 20:01:35 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 20:01:36 2011: Target reset


 << Logging to file resumes >> 

Tue Oct 18 20:15:03 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 18 20:15:03 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 18 20:15:03 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 18 20:15:03 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 18 20:15:03 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 18 20:15:03 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 18 20:15:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 20:15:03 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 20:15:04 2011: TPIU fitted.
Tue Oct 18 20:15:04 2011: ETM fitted.
Tue Oct 18 20:15:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 20:15:04 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 20:15:04 2011: Initial reset was performed
Tue Oct 18 20:15:04 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 18 20:15:04 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 18 20:15:04 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 18 20:15:05 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 18 20:15:05 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 18 20:15:05 2011: Target reset
Tue Oct 18 20:15:10 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 18 20:15:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 20:15:11 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 20:15:11 2011: TPIU fitted.
Tue Oct 18 20:15:11 2011: ETM fitted.
Tue Oct 18 20:15:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 20:15:11 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 20:15:13 2011: 137664 bytes downloaded into FLASH and verified (15.70 Kbytes/sec)
Tue Oct 18 20:15:13 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 18 20:15:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 20:15:13 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 20:15:13 2011: TPIU fitted.
Tue Oct 18 20:15:13 2011: ETM fitted.
Tue Oct 18 20:15:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 20:15:13 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 20:15:13 2011: Target reset


 << Logging to file resumes >> 

Tue Oct 18 20:19:23 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 18 20:19:23 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 18 20:19:23 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 18 20:19:23 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 18 20:19:23 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 18 20:19:23 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 18 20:19:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 20:19:23 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 20:19:23 2011: TPIU fitted.
Tue Oct 18 20:19:23 2011: ETM fitted.
Tue Oct 18 20:19:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 20:19:24 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 20:19:24 2011: Initial reset was performed
Tue Oct 18 20:19:24 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 18 20:19:24 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 18 20:19:24 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 18 20:19:24 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Tue Oct 18 20:19:24 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 18 20:19:24 2011: Target reset
Tue Oct 18 20:19:30 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 18 20:19:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 20:19:30 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 20:19:30 2011: TPIU fitted.
Tue Oct 18 20:19:30 2011: ETM fitted.
Tue Oct 18 20:19:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 20:19:30 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 20:19:33 2011: 137656 bytes downloaded into FLASH and verified (15.62 Kbytes/sec)
Tue Oct 18 20:19:33 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 18 20:19:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 20:19:33 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 20:19:33 2011: TPIU fitted.
Tue Oct 18 20:19:33 2011: ETM fitted.
Tue Oct 18 20:19:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 20:19:33 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 20:19:33 2011: Target reset
Tue Oct 18 22:59:01 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Tue Oct 18 23:03:09 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 18 23:03:10 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM2\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 18 23:03:10 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 18 23:03:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 18 23:03:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 18 23:03:10 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 18 23:03:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:03:10 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:03:10 2011: TPIU fitted.
Tue Oct 18 23:03:10 2011: ETM fitted.
Tue Oct 18 23:03:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:03:11 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:03:11 2011: Initial reset was performed
Tue Oct 18 23:03:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 18 23:03:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 18 23:03:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 18 23:03:11 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Tue Oct 18 23:03:11 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 18 23:03:11 2011: Target reset
Tue Oct 18 23:03:17 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM2\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 18 23:03:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:03:17 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:03:17 2011: TPIU fitted.
Tue Oct 18 23:03:17 2011: ETM fitted.
Tue Oct 18 23:03:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:03:17 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:03:20 2011: 137656 bytes downloaded into FLASH and verified (15.15 Kbytes/sec)
Tue Oct 18 23:03:20 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM2\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 18 23:03:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:03:20 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:03:20 2011: TPIU fitted.
Tue Oct 18 23:03:20 2011: ETM fitted.
Tue Oct 18 23:03:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:03:20 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:03:20 2011: Target reset


 << Logging to file resumes >> 

Tue Oct 18 23:11:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 18 23:11:46 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 18 23:11:46 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 18 23:11:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 18 23:11:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 18 23:11:46 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 18 23:11:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:11:46 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:11:46 2011: TPIU fitted.
Tue Oct 18 23:11:46 2011: ETM fitted.
Tue Oct 18 23:11:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:11:47 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:11:47 2011: Initial reset was performed
Tue Oct 18 23:11:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 18 23:11:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 18 23:11:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 18 23:11:48 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 18 23:11:48 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 18 23:11:48 2011: Target reset
Tue Oct 18 23:11:53 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 18 23:11:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:11:53 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:11:53 2011: TPIU fitted.
Tue Oct 18 23:11:53 2011: ETM fitted.
Tue Oct 18 23:11:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:11:53 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:11:56 2011: 137656 bytes downloaded into FLASH and verified (15.87 Kbytes/sec)
Tue Oct 18 23:11:56 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 18 23:11:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:11:56 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:11:56 2011: TPIU fitted.
Tue Oct 18 23:11:56 2011: ETM fitted.
Tue Oct 18 23:11:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:11:56 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:11:56 2011: Target reset
Tue Oct 18 23:14:30 2011: Breakpoint hit: Code @ Memory.c:315.6, type: default (auto) 
Tue Oct 18 23:14:38 2011: Breakpoint hit: Code @ Memory.c:315.6, type: default (auto) 
Tue Oct 18 23:14:49 2011: Breakpoint hit: Code @ Memory.c:315.18, type: default (auto) 
Tue Oct 18 23:15:01 2011: Breakpoint hit: Code @ Memory.c:315.18, type: default (auto) 
Tue Oct 18 23:15:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:15:14 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:15:14 2011: TPIU fitted.
Tue Oct 18 23:15:14 2011: ETM fitted.
Tue Oct 18 23:15:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:15:14 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:15:14 2011: Target reset
Tue Oct 18 23:15:24 2011: Breakpoint hit: Code @ Memory.c:315.18, type: default (auto) 
Tue Oct 18 23:15:27 2011: Breakpoint hit: Code @ Memory.c:322.3, type: default (auto) 
Tue Oct 18 23:15:57 2011: Breakpoint hit: Code @ Memory.c:315.18, type: default (auto) 
Tue Oct 18 23:16:03 2011: Breakpoint hit: Code @ Memory.c:315.18, type: default (auto) 
Tue Oct 18 23:16:15 2011: Breakpoint hit: Code @ Memory.c:341.6, type: default (auto) 
Tue Oct 18 23:16:24 2011: Breakpoint hit: Code @ fsmc_nand.c:386.14, type: default (auto) 
Tue Oct 18 23:16:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:16:27 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:16:27 2011: TPIU fitted.
Tue Oct 18 23:16:27 2011: ETM fitted.
Tue Oct 18 23:16:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:16:27 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:16:27 2011: Target reset
Tue Oct 18 23:16:39 2011: Breakpoint hit: Code @ Memory.c:322.3, type: default (auto) 
Tue Oct 18 23:17:01 2011: Breakpoint hit: Code @ fsmc_nand.c:674.5, type: default (auto) 
Tue Oct 18 23:17:17 2011: Breakpoint hit: Code @ Memory.c:341.6, type: default (auto) 
Tue Oct 18 23:17:21 2011: Breakpoint hit: Code @ fsmc_nand.c:386.14, type: default (auto) 
Tue Oct 18 23:18:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:18:31 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:18:31 2011: TPIU fitted.
Tue Oct 18 23:18:31 2011: ETM fitted.
Tue Oct 18 23:18:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:18:31 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:18:31 2011: Target reset
Tue Oct 18 23:18:42 2011: Breakpoint hit: Code @ main.c:1059.6, type: default (auto) 
Tue Oct 18 23:19:04 2011: Breakpoint hit: Code @ nand_if.c:326.35, type: default (auto) 
Tue Oct 18 23:20:04 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:24 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:27 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:28 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:29 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:30 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:32 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:33 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:35 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:37 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:38 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:40 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:20:42 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:21:05 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:22:11 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:22:14 2011: Breakpoint hit: Code @ nand_if.c:326.2, type: default (auto) 
Tue Oct 18 23:22:21 2011: Breakpoint hit: Code @ nand_if.c:351.2, type: default (auto) 


 << Logging to file resumes >> 

Tue Oct 18 23:55:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Oct 18 23:55:28 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Oct 18 23:55:28 2011: JLINK command: device = STM32F207xx, return = 0

Tue Oct 18 23:55:28 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Oct 18 23:55:28 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Oct 18 23:55:28 2011: JTAG speed is initially set to: 32 kHz
Tue Oct 18 23:55:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:55:28 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:55:28 2011: TPIU fitted.
Tue Oct 18 23:55:28 2011: ETM fitted.
Tue Oct 18 23:55:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:55:29 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:55:29 2011: Initial reset was performed
Tue Oct 18 23:55:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Oct 18 23:55:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Oct 18 23:55:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Oct 18 23:55:30 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Oct 18 23:55:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Oct 18 23:55:30 2011: Target reset
Tue Oct 18 23:55:35 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Oct 18 23:55:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:55:35 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:55:35 2011: TPIU fitted.
Tue Oct 18 23:55:35 2011: ETM fitted.
Tue Oct 18 23:55:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:55:35 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:55:38 2011: 137656 bytes downloaded into FLASH and verified (15.82 Kbytes/sec)
Tue Oct 18 23:55:38 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Oct 18 23:55:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Oct 18 23:55:38 2011: Found Cortex-M3 r2p0, Little endian.
Tue Oct 18 23:55:38 2011: TPIU fitted.
Tue Oct 18 23:55:38 2011: ETM fitted.
Tue Oct 18 23:55:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Oct 18 23:55:38 2011: Hardware reset with strategy 0 was performed
Tue Oct 18 23:55:38 2011: Target reset


 << Logging to file resumes >> 

Wed Oct 19 00:00:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 19 00:00:28 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 19 00:00:28 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 19 00:00:28 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 19 00:00:28 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 19 00:00:28 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 19 00:00:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 00:00:28 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 00:00:29 2011: TPIU fitted.
Wed Oct 19 00:00:29 2011: ETM fitted.
Wed Oct 19 00:00:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 00:00:29 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 00:00:29 2011: Initial reset was performed
Wed Oct 19 00:00:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 19 00:00:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 19 00:00:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 19 00:00:30 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 19 00:00:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 19 00:00:30 2011: Target reset
Wed Oct 19 00:00:35 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 19 00:00:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 00:00:36 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 00:00:36 2011: TPIU fitted.
Wed Oct 19 00:00:36 2011: ETM fitted.
Wed Oct 19 00:00:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 00:00:36 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 00:00:38 2011: 137656 bytes downloaded into FLASH and verified (15.73 Kbytes/sec)
Wed Oct 19 00:00:38 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 19 00:00:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 00:00:38 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 00:00:38 2011: TPIU fitted.
Wed Oct 19 00:00:38 2011: ETM fitted.
Wed Oct 19 00:00:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 00:00:38 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 00:00:38 2011: Target reset


 << Logging to file resumes >> 

Wed Oct 19 00:01:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 19 00:01:06 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 19 00:01:06 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 19 00:01:06 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 19 00:01:06 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 19 00:01:06 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 19 00:01:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 00:01:06 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 00:01:06 2011: TPIU fitted.
Wed Oct 19 00:01:06 2011: ETM fitted.
Wed Oct 19 00:01:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 00:01:07 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 00:01:07 2011: Initial reset was performed
Wed Oct 19 00:01:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 19 00:01:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 19 00:01:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 19 00:01:08 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 19 00:01:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 19 00:01:08 2011: Target reset
Wed Oct 19 00:01:13 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 19 00:01:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 00:01:13 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 00:01:13 2011: TPIU fitted.
Wed Oct 19 00:01:13 2011: ETM fitted.
Wed Oct 19 00:01:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 00:01:13 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 00:01:16 2011: 137856 bytes downloaded into FLASH and verified (15.81 Kbytes/sec)
Wed Oct 19 00:01:16 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 19 00:01:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 00:01:16 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 00:01:16 2011: TPIU fitted.
Wed Oct 19 00:01:16 2011: ETM fitted.
Wed Oct 19 00:01:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 00:01:16 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 00:01:16 2011: Target reset
Wed Oct 19 00:01:34 2011: Breakpoint hit: Code @ main.c:1059.6, type: default (auto) 
Wed Oct 19 00:01:37 2011: Breakpoint hit: Code @ nand_if.c:351.2, type: default (auto) 
Wed Oct 19 00:01:59 2011: Breakpoint hit: Code @ Memory.c:322.3, type: default (auto) 
Wed Oct 19 00:02:05 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Wed Oct 19 14:11:37 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 19 14:11:37 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 19 14:11:37 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 19 14:11:37 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 19 14:11:37 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 19 14:11:37 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 19 14:11:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 14:11:37 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 14:11:37 2011: TPIU fitted.
Wed Oct 19 14:11:37 2011: ETM fitted.
Wed Oct 19 14:11:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 14:11:38 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 14:11:38 2011: Initial reset was performed
Wed Oct 19 14:11:38 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 19 14:11:38 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 19 14:11:38 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 19 14:11:39 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 19 14:11:39 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 19 14:11:39 2011: Target reset
Wed Oct 19 14:11:44 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 19 14:11:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 14:11:44 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 14:11:44 2011: TPIU fitted.
Wed Oct 19 14:11:44 2011: ETM fitted.
Wed Oct 19 14:11:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 14:11:44 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 14:11:47 2011: 137864 bytes downloaded into FLASH and verified (15.93 Kbytes/sec)
Wed Oct 19 14:11:47 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 19 14:11:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 14:11:47 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 14:11:47 2011: TPIU fitted.
Wed Oct 19 14:11:47 2011: ETM fitted.
Wed Oct 19 14:11:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 14:11:47 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 14:11:47 2011: Target reset


 << Logging to file resumes >> 

Wed Oct 19 15:24:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 19 15:24:29 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 19 15:24:29 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 19 15:24:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 19 15:24:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 19 15:24:29 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 19 15:24:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 15:24:29 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 15:24:30 2011: TPIU fitted.
Wed Oct 19 15:24:30 2011: ETM fitted.
Wed Oct 19 15:24:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 15:24:30 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 15:24:30 2011: Initial reset was performed
Wed Oct 19 15:24:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 19 15:24:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 19 15:24:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 19 15:24:31 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Oct 19 15:24:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 19 15:24:31 2011: Target reset
Wed Oct 19 15:24:36 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 19 15:24:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 15:24:36 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 15:24:36 2011: TPIU fitted.
Wed Oct 19 15:24:36 2011: ETM fitted.
Wed Oct 19 15:24:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 15:24:36 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 15:24:39 2011: 137784 bytes downloaded into FLASH and verified (15.95 Kbytes/sec)
Wed Oct 19 15:24:39 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 19 15:24:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 15:24:39 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 15:24:39 2011: TPIU fitted.
Wed Oct 19 15:24:39 2011: ETM fitted.
Wed Oct 19 15:24:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 15:24:39 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 15:24:39 2011: Target reset


 << Logging to file resumes >> 

Wed Oct 19 15:27:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 19 15:27:01 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 19 15:27:01 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 19 15:27:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 19 15:27:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 19 15:27:01 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 19 15:27:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 15:27:01 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 15:27:01 2011: TPIU fitted.
Wed Oct 19 15:27:01 2011: ETM fitted.
Wed Oct 19 15:27:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 15:27:02 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 15:27:02 2011: Initial reset was performed
Wed Oct 19 15:27:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 19 15:27:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 19 15:27:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 19 15:27:02 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Wed Oct 19 15:27:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 19 15:27:02 2011: Target reset
Wed Oct 19 15:27:08 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 19 15:27:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 15:27:08 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 15:27:08 2011: TPIU fitted.
Wed Oct 19 15:27:08 2011: ETM fitted.
Wed Oct 19 15:27:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 15:27:08 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 15:27:11 2011: 137864 bytes downloaded into FLASH and verified (15.96 Kbytes/sec)
Wed Oct 19 15:27:11 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 19 15:27:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 15:27:11 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 15:27:11 2011: TPIU fitted.
Wed Oct 19 15:27:11 2011: ETM fitted.
Wed Oct 19 15:27:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 15:27:11 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 15:27:11 2011: Target reset
Wed Oct 19 22:04:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 19 22:04:20 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 19 22:04:20 2011: TPIU fitted.
Wed Oct 19 22:04:20 2011: ETM fitted.
Wed Oct 19 22:04:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 19 22:04:20 2011: Hardware reset with strategy 0 was performed
Wed Oct 19 22:04:20 2011: Target reset
Thu Oct 20 01:28:17 2011: TotalIRLen = 9, IRPrint = 0x0011


 << Logging to file resumes >> 

Thu Oct 20 10:50:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 20 10:50:17 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 20 10:50:17 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 20 10:50:17 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 20 10:50:17 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 20 10:50:17 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 20 10:50:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 10:50:17 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 10:50:17 2011: TPIU fitted.
Thu Oct 20 10:50:17 2011: ETM fitted.
Thu Oct 20 10:50:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 10:50:18 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 10:50:18 2011: Initial reset was performed
Thu Oct 20 10:50:18 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 20 10:50:18 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 20 10:50:18 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 20 10:50:18 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 20 10:50:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 20 10:50:18 2011: Target reset
Thu Oct 20 10:50:23 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 20 10:50:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 10:50:23 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 10:50:23 2011: TPIU fitted.
Thu Oct 20 10:50:23 2011: ETM fitted.
Thu Oct 20 10:50:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 10:50:23 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 10:50:26 2011: 137808 bytes downloaded into FLASH and verified (17.51 Kbytes/sec)
Thu Oct 20 10:50:26 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 20 10:50:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 10:50:26 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 10:50:26 2011: TPIU fitted.
Thu Oct 20 10:50:26 2011: ETM fitted.
Thu Oct 20 10:50:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 10:50:26 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 10:50:26 2011: Target reset
Thu Oct 20 10:56:35 2011: Breakpoint hit: Code @ usbh_usr.c:529.20, type: default (auto) 
Thu Oct 20 10:56:57 2011: Breakpoint hit: Code @ usbh_usr.c:597.16, type: default (auto) 
Thu Oct 20 10:56:59 2011: Breakpoint hit: Code @ usbh_usr.c:597.16, type: default (auto) 
Thu Oct 20 10:57:29 2011: Breakpoint hit: Code @ usbh_usr.c:763.16, type: default (auto) 
Thu Oct 20 10:57:34 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Thu Oct 20 18:07:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 20 18:07:46 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 20 18:07:46 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 20 18:07:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 20 18:07:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 20 18:07:46 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 20 18:07:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 18:07:47 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 18:07:47 2011: TPIU fitted.
Thu Oct 20 18:07:47 2011: ETM fitted.
Thu Oct 20 18:07:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 18:07:47 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:07:47 2011: Initial reset was performed
Thu Oct 20 18:07:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 20 18:07:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 20 18:07:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 20 18:07:48 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 20 18:07:48 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 20 18:07:48 2011: Target reset
Thu Oct 20 18:07:53 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 20 18:07:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 18:07:53 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 18:07:53 2011: TPIU fitted.
Thu Oct 20 18:07:53 2011: ETM fitted.
Thu Oct 20 18:07:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 18:07:53 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:07:56 2011: 137744 bytes downloaded into FLASH and verified (16.91 Kbytes/sec)
Thu Oct 20 18:07:56 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 20 18:07:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 18:07:56 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 18:07:56 2011: TPIU fitted.
Thu Oct 20 18:07:56 2011: ETM fitted.
Thu Oct 20 18:07:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 18:07:56 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:07:56 2011: Target reset
Thu Oct 20 18:11:15 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Thu Oct 20 18:11:25 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 20 18:11:25 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 20 18:11:25 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 20 18:11:25 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 20 18:11:25 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 20 18:11:25 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:26 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:27 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:32 2011: Fatal error: Wrong AHB ID (15:3). Expected 0x04770001 (Mask 0x0FFFFF0F), Found 0x00000000   Session aborted!
Thu Oct 20 18:11:32 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 20 18:11:32 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Thu Oct 20 18:11:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 20 18:11:38 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 20 18:11:38 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 20 18:11:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 20 18:11:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 20 18:11:38 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 20 18:11:38 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:38 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:38 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:38 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:38 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:38 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:39 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:39 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:39 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:39 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:39 2011: Could not measure total IR len. TDO is constant high.
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:39 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:40 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:40 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:40 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:40 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:40 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:40 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:40 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:40 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:40 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:11:40 2011: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Thu Oct 20 18:12:03 2011: Fatal error: Wrong AHB ID (15:3). Expected 0x04770001 (Mask 0x0FFFFF0F), Found 0x00000000   Session aborted!
Thu Oct 20 18:12:03 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 20 18:12:03 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Thu Oct 20 18:12:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 20 18:12:08 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 20 18:12:08 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 20 18:12:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 20 18:12:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 20 18:12:08 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 20 18:12:08 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:12:08 2011: Initial reset was performed
Thu Oct 20 18:12:29 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Thu Oct 20 18:12:29 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 20 18:12:29 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Thu Oct 20 18:12:34 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 20 18:12:34 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 20 18:12:34 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 20 18:12:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 20 18:12:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 20 18:12:34 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 20 18:12:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 18:12:34 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 18:12:34 2011: TPIU fitted.
Thu Oct 20 18:12:34 2011: ETM fitted.
Thu Oct 20 18:12:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 18:12:35 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:12:35 2011: Initial reset was performed
Thu Oct 20 18:12:35 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 20 18:12:35 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 20 18:12:35 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 20 18:12:36 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 20 18:12:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 20 18:12:36 2011: Target reset
Thu Oct 20 18:12:41 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 20 18:12:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 18:12:41 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 18:12:41 2011: TPIU fitted.
Thu Oct 20 18:12:41 2011: ETM fitted.
Thu Oct 20 18:12:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 18:12:41 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:12:44 2011: 137744 bytes downloaded into FLASH and verified (16.37 Kbytes/sec)
Thu Oct 20 18:12:44 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 20 18:12:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 18:12:44 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 18:12:44 2011: TPIU fitted.
Thu Oct 20 18:12:44 2011: ETM fitted.
Thu Oct 20 18:12:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 18:12:44 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:12:44 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 20 18:18:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 20 18:18:02 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 20 18:18:02 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 20 18:18:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 20 18:18:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 20 18:18:02 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 20 18:18:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 18:18:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 18:18:02 2011: TPIU fitted.
Thu Oct 20 18:18:02 2011: ETM fitted.
Thu Oct 20 18:18:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 18:18:03 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:18:03 2011: Initial reset was performed
Thu Oct 20 18:18:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 20 18:18:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 20 18:18:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 20 18:18:04 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 20 18:18:04 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 20 18:18:04 2011: Target reset
Thu Oct 20 18:18:09 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 20 18:18:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 18:18:09 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 18:18:09 2011: TPIU fitted.
Thu Oct 20 18:18:09 2011: ETM fitted.
Thu Oct 20 18:18:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 18:18:09 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:18:12 2011: 137744 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Thu Oct 20 18:18:12 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 20 18:18:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 18:18:12 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 18:18:12 2011: TPIU fitted.
Thu Oct 20 18:18:12 2011: ETM fitted.
Thu Oct 20 18:18:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 18:18:12 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:18:12 2011: Target reset
Thu Oct 20 18:19:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 20 18:19:16 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 20 18:19:16 2011: TPIU fitted.
Thu Oct 20 18:19:16 2011: ETM fitted.
Thu Oct 20 18:19:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 20 18:19:16 2011: Hardware reset with strategy 0 was performed
Thu Oct 20 18:19:16 2011: Target reset


 << Logging to file resumes >> 

Mon Oct 24 11:53:09 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 24 11:53:09 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 24 11:53:09 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 24 11:53:09 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 24 11:53:09 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 24 11:53:09 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 24 11:53:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 11:53:09 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 11:53:09 2011: TPIU fitted.
Mon Oct 24 11:53:09 2011: ETM fitted.
Mon Oct 24 11:53:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 11:53:10 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 11:53:10 2011: Initial reset was performed
Mon Oct 24 11:53:10 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 24 11:53:10 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 24 11:53:10 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 24 11:53:10 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Mon Oct 24 11:53:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 24 11:53:10 2011: Target reset
Mon Oct 24 11:53:16 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 24 11:53:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 11:53:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 11:53:16 2011: TPIU fitted.
Mon Oct 24 11:53:16 2011: ETM fitted.
Mon Oct 24 11:53:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 11:53:16 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 11:53:19 2011: 137880 bytes downloaded into FLASH and verified (15.87 Kbytes/sec)
Mon Oct 24 11:53:19 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 24 11:53:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 11:53:19 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 11:53:19 2011: TPIU fitted.
Mon Oct 24 11:53:19 2011: ETM fitted.
Mon Oct 24 11:53:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 11:53:19 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 11:53:19 2011: Target reset


 << Logging to file resumes >> 

Mon Oct 24 15:50:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 24 15:50:11 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 24 15:50:11 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 24 15:50:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 24 15:50:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 24 15:50:11 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 24 15:50:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:50:11 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:50:11 2011: TPIU fitted.
Mon Oct 24 15:50:11 2011: ETM fitted.
Mon Oct 24 15:50:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:50:12 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:50:12 2011: Initial reset was performed
Mon Oct 24 15:50:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 24 15:50:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 24 15:50:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 24 15:50:13 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Mon Oct 24 15:50:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 24 15:50:13 2011: Target reset
Mon Oct 24 15:50:18 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 24 15:50:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:50:18 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:50:18 2011: TPIU fitted.
Mon Oct 24 15:50:18 2011: ETM fitted.
Mon Oct 24 15:50:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:50:18 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:50:21 2011: 137440 bytes downloaded into FLASH and verified (15.97 Kbytes/sec)
Mon Oct 24 15:50:21 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 24 15:50:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:50:21 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:50:21 2011: TPIU fitted.
Mon Oct 24 15:50:21 2011: ETM fitted.
Mon Oct 24 15:50:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:50:21 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:50:21 2011: Target reset


 << Logging to file resumes >> 

Mon Oct 24 15:52:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 24 15:52:30 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 24 15:52:30 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 24 15:52:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 24 15:52:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 24 15:52:30 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 24 15:52:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:52:30 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:52:30 2011: TPIU fitted.
Mon Oct 24 15:52:30 2011: ETM fitted.
Mon Oct 24 15:52:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:52:31 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:52:31 2011: Initial reset was performed
Mon Oct 24 15:52:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 24 15:52:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 24 15:52:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 24 15:52:31 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 24 15:52:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 24 15:52:31 2011: Target reset
Mon Oct 24 15:52:37 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 24 15:52:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:52:37 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:52:37 2011: TPIU fitted.
Mon Oct 24 15:52:37 2011: ETM fitted.
Mon Oct 24 15:52:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:52:37 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:52:40 2011: 137360 bytes downloaded into FLASH and verified (15.87 Kbytes/sec)
Mon Oct 24 15:52:40 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 24 15:52:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:52:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:52:40 2011: TPIU fitted.
Mon Oct 24 15:52:40 2011: ETM fitted.
Mon Oct 24 15:52:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:52:40 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:52:40 2011: Target reset
Mon Oct 24 15:52:52 2011: Breakpoint hit: Code @ Drive_Process.c:164.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 24 15:53:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 24 15:53:21 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 24 15:53:21 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 24 15:53:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 24 15:53:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 24 15:53:21 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 24 15:53:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:53:21 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:53:21 2011: TPIU fitted.
Mon Oct 24 15:53:21 2011: ETM fitted.
Mon Oct 24 15:53:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:53:22 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:53:22 2011: Initial reset was performed
Mon Oct 24 15:53:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 24 15:53:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 24 15:53:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 24 15:53:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 24 15:53:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 24 15:53:23 2011: Target reset
Mon Oct 24 15:53:28 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 24 15:53:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:53:28 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:53:28 2011: TPIU fitted.
Mon Oct 24 15:53:28 2011: ETM fitted.
Mon Oct 24 15:53:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:53:28 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:53:31 2011: 137160 bytes downloaded into FLASH and verified (15.88 Kbytes/sec)
Mon Oct 24 15:53:31 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 24 15:53:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:53:31 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:53:31 2011: TPIU fitted.
Mon Oct 24 15:53:31 2011: ETM fitted.
Mon Oct 24 15:53:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:53:31 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:53:31 2011: Target reset
Mon Oct 24 15:53:39 2011: Breakpoint hit: Code @ Drive_Process.c:164.11, type: default (auto) 
Mon Oct 24 15:53:57 2011: Failed to set breakpoint at 0x08020616 (out of breakpoints?)
Mon Oct 24 15:53:57 2011: Performance warning: Lack of breakpoints forces single-stepping.


 << Logging to file resumes >> 

Mon Oct 24 15:56:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 24 15:56:46 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 24 15:56:46 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 24 15:56:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 24 15:56:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 24 15:56:46 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 24 15:56:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:56:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:56:46 2011: TPIU fitted.
Mon Oct 24 15:56:46 2011: ETM fitted.
Mon Oct 24 15:56:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:56:47 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:56:47 2011: Initial reset was performed
Mon Oct 24 15:56:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 24 15:56:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 24 15:56:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 24 15:56:47 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 24 15:56:47 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 24 15:56:47 2011: Target reset
Mon Oct 24 15:56:53 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 24 15:56:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:56:53 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:56:53 2011: TPIU fitted.
Mon Oct 24 15:56:53 2011: ETM fitted.
Mon Oct 24 15:56:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:56:53 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:56:56 2011: 137160 bytes downloaded into FLASH and verified (15.99 Kbytes/sec)
Mon Oct 24 15:56:56 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 24 15:56:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 15:56:56 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 15:56:56 2011: TPIU fitted.
Mon Oct 24 15:56:56 2011: ETM fitted.
Mon Oct 24 15:56:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 15:56:56 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 15:56:56 2011: Target reset
Mon Oct 24 15:57:12 2011: Breakpoint hit: Code @ Drive_Process.c:164.11, type: default (auto) 
Mon Oct 24 15:57:15 2011: Failed to set breakpoint at 0x08020616 (out of breakpoints?)
Mon Oct 24 15:57:15 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Oct 24 15:57:16 2011: Breakpoint hit: Code @ Drive_Process.c:51.6, type: default (auto) 
Mon Oct 24 15:57:18 2011: Breakpoint hit: Code @ Drive_Process.c:164.11, type: default (auto) 
Mon Oct 24 15:57:20 2011: Failed to set breakpoint at 0x08020616 (out of breakpoints?)
Mon Oct 24 15:57:20 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Oct 24 15:57:21 2011: Breakpoint hit: Code @ Drive_Process.c:164.11, type: default (auto) 
Mon Oct 24 15:57:29 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 
Mon Oct 24 15:58:50 2011: Breakpoint hit: Code @ Memory.c:322.3, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 24 16:14:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 24 16:14:58 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 24 16:14:58 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 24 16:14:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 24 16:14:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 24 16:14:58 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 24 16:14:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 16:14:58 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 16:14:58 2011: TPIU fitted.
Mon Oct 24 16:14:58 2011: ETM fitted.
Mon Oct 24 16:14:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 16:14:59 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 16:14:59 2011: Initial reset was performed
Mon Oct 24 16:14:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 24 16:14:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 24 16:14:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 24 16:15:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 24 16:15:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 24 16:15:00 2011: Target reset
Mon Oct 24 16:15:05 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 24 16:15:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 16:15:05 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 16:15:05 2011: TPIU fitted.
Mon Oct 24 16:15:05 2011: ETM fitted.
Mon Oct 24 16:15:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 16:15:05 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 16:15:08 2011: 137176 bytes downloaded into FLASH and verified (16.30 Kbytes/sec)
Mon Oct 24 16:15:08 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 24 16:15:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 16:15:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 16:15:08 2011: TPIU fitted.
Mon Oct 24 16:15:08 2011: ETM fitted.
Mon Oct 24 16:15:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 16:15:08 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 16:15:08 2011: Target reset
Mon Oct 24 16:15:26 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 24 17:07:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 24 17:07:25 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 24 17:07:25 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 24 17:07:25 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 24 17:07:25 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 24 17:07:25 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 24 17:07:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 17:07:25 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 17:07:25 2011: TPIU fitted.
Mon Oct 24 17:07:25 2011: ETM fitted.
Mon Oct 24 17:07:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 17:07:26 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 17:07:26 2011: Initial reset was performed
Mon Oct 24 17:07:26 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 24 17:07:26 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 24 17:07:26 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 24 17:07:26 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 24 17:07:26 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 24 17:07:26 2011: Target reset
Mon Oct 24 17:07:32 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 24 17:07:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 17:07:32 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 17:07:32 2011: TPIU fitted.
Mon Oct 24 17:07:32 2011: ETM fitted.
Mon Oct 24 17:07:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 17:07:32 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 17:07:34 2011: 137176 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Mon Oct 24 17:07:34 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 24 17:07:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 17:07:34 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 17:07:34 2011: TPIU fitted.
Mon Oct 24 17:07:34 2011: ETM fitted.
Mon Oct 24 17:07:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 17:07:34 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 17:07:34 2011: Target reset
Mon Oct 24 17:07:49 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Oct 24 17:43:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 24 17:43:36 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 24 17:43:36 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 24 17:43:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 24 17:43:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 24 17:43:36 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 24 17:43:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 17:43:37 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 17:43:37 2011: TPIU fitted.
Mon Oct 24 17:43:37 2011: ETM fitted.
Mon Oct 24 17:43:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 17:43:37 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 17:43:37 2011: Initial reset was performed
Mon Oct 24 17:43:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 24 17:43:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 24 17:43:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 24 17:43:38 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 24 17:43:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 24 17:43:38 2011: Target reset
Mon Oct 24 17:43:43 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 24 17:43:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 17:43:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 17:43:43 2011: TPIU fitted.
Mon Oct 24 17:43:43 2011: ETM fitted.
Mon Oct 24 17:43:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 17:43:43 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 17:43:46 2011: 137208 bytes downloaded into FLASH and verified (16.30 Kbytes/sec)
Mon Oct 24 17:43:46 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 24 17:43:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 17:43:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 17:43:46 2011: TPIU fitted.
Mon Oct 24 17:43:46 2011: ETM fitted.
Mon Oct 24 17:43:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 17:43:46 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 17:43:46 2011: Target reset
Mon Oct 24 17:44:03 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 
Mon Oct 24 17:45:42 2011: Breakpoint hit: Code @ GPSLIB.c:419.11, type: default (auto) 
Mon Oct 24 17:45:59 2011: Failed to set breakpoint at 0x0802161C (out of breakpoints?)
Mon Oct 24 17:45:59 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Oct 24 17:46:00 2011: Failed to set breakpoint at 0x0802164A (out of breakpoints?)
Mon Oct 24 17:46:00 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Oct 24 17:46:13 2011: Failed to set breakpoint at 0x0802164A (out of breakpoints?)
Mon Oct 24 17:46:13 2011: Performance warning: Lack of breakpoints forces single-stepping.


 << Logging to file resumes >> 

Mon Oct 24 17:47:45 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Oct 24 17:47:46 2011: JLINK command: ProjectFile = E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Oct 24 17:47:46 2011: JLINK command: device = STM32F207xx, return = 0

Mon Oct 24 17:47:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Oct 24 17:47:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Oct 24 17:47:46 2011: JTAG speed is initially set to: 32 kHz
Mon Oct 24 17:47:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 17:47:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 17:47:46 2011: TPIU fitted.
Mon Oct 24 17:47:46 2011: ETM fitted.
Mon Oct 24 17:47:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 17:47:46 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 17:47:46 2011: Initial reset was performed
Mon Oct 24 17:47:46 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Oct 24 17:47:46 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Oct 24 17:47:46 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Oct 24 17:47:47 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Oct 24 17:47:47 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Oct 24 17:47:47 2011: Target reset
Mon Oct 24 17:47:53 2011: Downloaded E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Oct 24 17:47:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 17:47:53 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 17:47:53 2011: TPIU fitted.
Mon Oct 24 17:47:53 2011: ETM fitted.
Mon Oct 24 17:47:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 17:47:53 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 17:47:55 2011: 137240 bytes downloaded into FLASH and verified (16.31 Kbytes/sec)
Mon Oct 24 17:47:55 2011: Loaded debugee: E:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Oct 24 17:47:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Oct 24 17:47:55 2011: Found Cortex-M3 r2p0, Little endian.
Mon Oct 24 17:47:55 2011: TPIU fitted.
Mon Oct 24 17:47:55 2011: ETM fitted.
Mon Oct 24 17:47:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Oct 24 17:47:55 2011: Hardware reset with strategy 0 was performed
Mon Oct 24 17:47:55 2011: Target reset
Mon Oct 24 17:48:13 2011: Breakpoint hit: Code @ GPSLIB.c:423.11, type: default (auto) 
Mon Oct 24 17:48:16 2011: Breakpoint hit: Code @ Drive_Process.c:158.16, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 26 12:14:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 26 12:14:57 2011: Fatal error: Can not connect to J-Link via USB.   Session aborted!
Wed Oct 26 12:14:57 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 26 12:14:57 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Wed Oct 26 12:16:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 26 12:16:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 26 12:16:07 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 26 12:16:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 26 12:16:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 26 12:16:07 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 26 12:16:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 12:16:07 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 12:16:07 2011: TPIU fitted.
Wed Oct 26 12:16:07 2011: ETM fitted.
Wed Oct 26 12:16:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 12:16:08 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 12:16:08 2011: Initial reset was performed
Wed Oct 26 12:16:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 26 12:16:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 26 12:16:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 26 12:16:08 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Oct 26 12:16:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 26 12:16:08 2011: Target reset
Wed Oct 26 12:16:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 26 12:16:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 12:16:14 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 12:16:14 2011: TPIU fitted.
Wed Oct 26 12:16:14 2011: ETM fitted.
Wed Oct 26 12:16:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 12:16:14 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 12:16:17 2011: 137288 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Wed Oct 26 12:16:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 26 12:16:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 12:16:17 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 12:16:17 2011: TPIU fitted.
Wed Oct 26 12:16:17 2011: ETM fitted.
Wed Oct 26 12:16:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 12:16:17 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 12:16:17 2011: Target reset


 << Logging to file resumes >> 

Wed Oct 26 12:18:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 26 12:18:09 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 26 12:18:09 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 26 12:18:09 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 26 12:18:09 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 26 12:18:09 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 26 12:18:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 12:18:09 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 12:18:09 2011: TPIU fitted.
Wed Oct 26 12:18:09 2011: ETM fitted.
Wed Oct 26 12:18:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 12:18:09 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 12:18:09 2011: Initial reset was performed
Wed Oct 26 12:18:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 26 12:18:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 26 12:18:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 26 12:18:10 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Wed Oct 26 12:18:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 26 12:18:10 2011: Target reset
Wed Oct 26 12:18:15 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 26 12:18:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 12:18:16 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 12:18:16 2011: TPIU fitted.
Wed Oct 26 12:18:16 2011: ETM fitted.
Wed Oct 26 12:18:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 12:18:16 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 12:18:18 2011: 137296 bytes downloaded into FLASH and verified (15.98 Kbytes/sec)
Wed Oct 26 12:18:18 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 26 12:18:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 12:18:18 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 12:18:18 2011: TPIU fitted.
Wed Oct 26 12:18:18 2011: ETM fitted.
Wed Oct 26 12:18:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 12:18:19 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 12:18:19 2011: Target reset


 << Logging to file resumes >> 

Wed Oct 26 12:21:59 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 26 12:21:59 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 26 12:21:59 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 26 12:21:59 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 26 12:21:59 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 26 12:21:59 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 26 12:21:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 12:21:59 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 12:21:59 2011: TPIU fitted.
Wed Oct 26 12:21:59 2011: ETM fitted.
Wed Oct 26 12:21:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 12:22:00 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 12:22:00 2011: Initial reset was performed
Wed Oct 26 12:22:00 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 26 12:22:00 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 26 12:22:00 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 26 12:22:01 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Wed Oct 26 12:22:01 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 26 12:22:01 2011: Target reset
Wed Oct 26 12:22:06 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 26 12:22:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 12:22:06 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 12:22:06 2011: TPIU fitted.
Wed Oct 26 12:22:06 2011: ETM fitted.
Wed Oct 26 12:22:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 12:22:06 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 12:22:09 2011: 137296 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Wed Oct 26 12:22:09 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 26 12:22:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 12:22:09 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 12:22:09 2011: TPIU fitted.
Wed Oct 26 12:22:09 2011: ETM fitted.
Wed Oct 26 12:22:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 12:22:09 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 12:22:09 2011: Target reset
Wed Oct 26 12:23:02 2011: Breakpoint hit: Code @ main.c:714.6, type: default (auto) 
Wed Oct 26 12:24:05 2011: Breakpoint hit: Code @ main.c:714.6, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 26 14:09:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Oct 26 14:09:26 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Oct 26 14:09:26 2011: JLINK command: device = STM32F207xx, return = 0

Wed Oct 26 14:09:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Oct 26 14:09:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Oct 26 14:09:26 2011: JTAG speed is initially set to: 32 kHz
Wed Oct 26 14:09:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 14:09:26 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 14:09:26 2011: TPIU fitted.
Wed Oct 26 14:09:26 2011: ETM fitted.
Wed Oct 26 14:09:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 14:09:27 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 14:09:27 2011: Initial reset was performed
Wed Oct 26 14:09:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 26 14:09:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 26 14:09:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 26 14:09:28 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Wed Oct 26 14:09:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Oct 26 14:09:28 2011: Target reset
Wed Oct 26 14:09:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Oct 26 14:09:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 14:09:33 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 14:09:33 2011: TPIU fitted.
Wed Oct 26 14:09:33 2011: ETM fitted.
Wed Oct 26 14:09:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 14:09:33 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 14:09:36 2011: 137352 bytes downloaded into FLASH and verified (15.90 Kbytes/sec)
Wed Oct 26 14:09:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Oct 26 14:09:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 26 14:09:36 2011: Found Cortex-M3 r2p0, Little endian.
Wed Oct 26 14:09:36 2011: TPIU fitted.
Wed Oct 26 14:09:36 2011: ETM fitted.
Wed Oct 26 14:09:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 26 14:09:36 2011: Hardware reset with strategy 0 was performed
Wed Oct 26 14:09:36 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 10:19:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 10:19:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 10:19:36 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 10:19:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 10:19:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 10:19:36 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 10:19:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 10:19:36 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 10:19:37 2011: TPIU fitted.
Thu Oct 27 10:19:37 2011: ETM fitted.
Thu Oct 27 10:19:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 10:19:37 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 10:19:37 2011: Initial reset was performed
Thu Oct 27 10:19:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 10:19:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 10:19:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 10:19:38 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Oct 27 10:19:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 10:19:38 2011: Target reset
Thu Oct 27 10:19:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 10:19:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 10:19:43 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 10:19:43 2011: TPIU fitted.
Thu Oct 27 10:19:43 2011: ETM fitted.
Thu Oct 27 10:19:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 10:19:43 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 10:19:46 2011: 137352 bytes downloaded into FLASH and verified (16.11 Kbytes/sec)
Thu Oct 27 10:19:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 10:19:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 10:19:46 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 10:19:46 2011: TPIU fitted.
Thu Oct 27 10:19:46 2011: ETM fitted.
Thu Oct 27 10:19:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 10:19:46 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 10:19:46 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 10:24:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 10:24:54 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 10:24:54 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 10:24:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 10:24:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 10:24:54 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 10:24:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 10:24:54 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 10:24:54 2011: TPIU fitted.
Thu Oct 27 10:24:54 2011: ETM fitted.
Thu Oct 27 10:24:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 10:24:55 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 10:24:55 2011: Initial reset was performed
Thu Oct 27 10:24:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 10:24:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 10:24:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 10:24:56 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Thu Oct 27 10:24:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 10:24:56 2011: Target reset
Thu Oct 27 10:25:01 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 10:25:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 10:25:01 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 10:25:01 2011: TPIU fitted.
Thu Oct 27 10:25:01 2011: ETM fitted.
Thu Oct 27 10:25:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 10:25:01 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 10:25:04 2011: 137328 bytes downloaded into FLASH and verified (15.98 Kbytes/sec)
Thu Oct 27 10:25:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 10:25:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 10:25:04 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 10:25:04 2011: TPIU fitted.
Thu Oct 27 10:25:04 2011: ETM fitted.
Thu Oct 27 10:25:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 10:25:04 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 10:25:04 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 10:27:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 10:27:45 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 10:27:45 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 10:27:45 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 10:27:45 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 10:27:45 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 10:27:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 10:27:45 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 10:27:45 2011: TPIU fitted.
Thu Oct 27 10:27:45 2011: ETM fitted.
Thu Oct 27 10:27:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 10:27:45 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 10:27:45 2011: Initial reset was performed
Thu Oct 27 10:27:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 10:27:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 10:27:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 10:27:46 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 10:27:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 10:27:46 2011: Target reset
Thu Oct 27 10:27:52 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 10:27:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 10:27:52 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 10:27:52 2011: TPIU fitted.
Thu Oct 27 10:27:52 2011: ETM fitted.
Thu Oct 27 10:27:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 10:27:52 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 10:27:54 2011: 137328 bytes downloaded into FLASH and verified (16.07 Kbytes/sec)
Thu Oct 27 10:27:54 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 10:27:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 10:27:54 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 10:27:54 2011: TPIU fitted.
Thu Oct 27 10:27:54 2011: ETM fitted.
Thu Oct 27 10:27:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 10:27:55 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 10:27:55 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 11:00:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 11:00:08 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 11:00:08 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 11:00:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 11:00:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 11:00:08 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 11:00:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:00:08 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:00:08 2011: TPIU fitted.
Thu Oct 27 11:00:08 2011: ETM fitted.
Thu Oct 27 11:00:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:00:09 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:00:09 2011: Initial reset was performed
Thu Oct 27 11:00:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 11:00:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 11:00:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 11:00:10 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 11:00:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 11:00:10 2011: Target reset
Thu Oct 27 11:00:15 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 11:00:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:00:15 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:00:15 2011: TPIU fitted.
Thu Oct 27 11:00:15 2011: ETM fitted.
Thu Oct 27 11:00:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:00:15 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:00:18 2011: 137336 bytes downloaded into FLASH and verified (15.84 Kbytes/sec)
Thu Oct 27 11:00:18 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 11:00:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:00:18 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:00:18 2011: TPIU fitted.
Thu Oct 27 11:00:18 2011: ETM fitted.
Thu Oct 27 11:00:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:00:18 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:00:18 2011: Target reset
Thu Oct 27 11:00:44 2011: Breakpoint hit: Code @ stm32f2xx_it.c:180.13, type: default (auto) 
Thu Oct 27 11:00:56 2011: Breakpoint hit: Code @ stm32f2xx_it.c:180.11, type: default (auto) 
Thu Oct 27 11:00:58 2011: Breakpoint hit: Code @ stm32f2xx_it.c:180.11, type: default (auto) 
Thu Oct 27 11:01:40 2011: Breakpoint hit: Code @ stm32f2xx_it.c:180.11, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 11:01:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 11:01:56 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 11:01:56 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 11:01:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 11:01:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 11:01:56 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 11:01:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:01:56 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:01:56 2011: TPIU fitted.
Thu Oct 27 11:01:56 2011: ETM fitted.
Thu Oct 27 11:01:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:01:56 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:01:56 2011: Initial reset was performed
Thu Oct 27 11:01:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 11:01:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 11:01:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 11:01:57 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 11:01:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 11:01:57 2011: Target reset
Thu Oct 27 11:02:03 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 11:02:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:02:03 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:02:03 2011: TPIU fitted.
Thu Oct 27 11:02:03 2011: ETM fitted.
Thu Oct 27 11:02:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:02:03 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:02:06 2011: 137336 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Thu Oct 27 11:02:06 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 11:02:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:02:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:02:06 2011: TPIU fitted.
Thu Oct 27 11:02:06 2011: ETM fitted.
Thu Oct 27 11:02:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:02:06 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:02:06 2011: Target reset
Thu Oct 27 11:02:12 2011: Breakpoint hit: Code @ stm32f2xx_it.c:182.11, type: default (auto) 
Thu Oct 27 11:02:15 2011: Breakpoint hit: Code @ stm32f2xx_it.c:182.11, type: default (auto) 
Thu Oct 27 11:05:05 2011: Breakpoint hit: Code @ stm32f2xx_it.c:177.6, type: default (auto) 
Thu Oct 27 11:05:17 2011: Breakpoint hit: Code @ main.c:682.11, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 11:05:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 11:05:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 11:05:24 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 11:05:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 11:05:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 11:05:24 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 11:05:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:05:24 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:05:24 2011: TPIU fitted.
Thu Oct 27 11:05:24 2011: ETM fitted.
Thu Oct 27 11:05:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:05:25 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:05:25 2011: Initial reset was performed
Thu Oct 27 11:05:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 11:05:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 11:05:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 11:05:25 2011: 712 bytes downloaded and verified (1.53 Kbytes/sec)
Thu Oct 27 11:05:25 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 11:05:25 2011: Target reset
Thu Oct 27 11:05:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 11:05:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:05:31 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:05:31 2011: TPIU fitted.
Thu Oct 27 11:05:31 2011: ETM fitted.
Thu Oct 27 11:05:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:05:31 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:05:34 2011: 137368 bytes downloaded into FLASH and verified (15.93 Kbytes/sec)
Thu Oct 27 11:05:34 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 11:05:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:05:34 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:05:34 2011: TPIU fitted.
Thu Oct 27 11:05:34 2011: ETM fitted.
Thu Oct 27 11:05:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:05:34 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:05:34 2011: Target reset
Thu Oct 27 11:05:41 2011: Breakpoint hit: Code @ main.c:682.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 11:11:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 11:11:51 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 11:11:51 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 11:11:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 11:11:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 11:11:51 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 11:11:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:11:51 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:11:51 2011: TPIU fitted.
Thu Oct 27 11:11:51 2011: ETM fitted.
Thu Oct 27 11:11:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:11:52 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:11:52 2011: Initial reset was performed
Thu Oct 27 11:11:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 11:11:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 11:11:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 11:11:53 2011: 712 bytes downloaded and verified (1.53 Kbytes/sec)
Thu Oct 27 11:11:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 11:11:53 2011: Target reset
Thu Oct 27 11:11:58 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 11:11:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:11:58 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:11:58 2011: TPIU fitted.
Thu Oct 27 11:11:58 2011: ETM fitted.
Thu Oct 27 11:11:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:11:58 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:12:01 2011: 137392 bytes downloaded into FLASH and verified (15.36 Kbytes/sec)
Thu Oct 27 11:12:01 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 11:12:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:12:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:12:02 2011: TPIU fitted.
Thu Oct 27 11:12:02 2011: ETM fitted.
Thu Oct 27 11:12:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:12:02 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:12:02 2011: Target reset
Thu Oct 27 11:12:45 2011: Breakpoint hit: Code @ main.c:678.9, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 11:13:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 11:13:06 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 11:13:06 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 11:13:06 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 11:13:06 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 11:13:06 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 11:13:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:13:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:13:06 2011: TPIU fitted.
Thu Oct 27 11:13:06 2011: ETM fitted.
Thu Oct 27 11:13:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:13:07 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:13:07 2011: Initial reset was performed
Thu Oct 27 11:13:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 11:13:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 11:13:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 11:13:08 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Oct 27 11:13:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 11:13:08 2011: Target reset
Thu Oct 27 11:13:13 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 11:13:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:13:13 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:13:13 2011: TPIU fitted.
Thu Oct 27 11:13:13 2011: ETM fitted.
Thu Oct 27 11:13:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:13:13 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:13:16 2011: 137400 bytes downloaded into FLASH and verified (15.96 Kbytes/sec)
Thu Oct 27 11:13:16 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 11:13:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:13:16 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:13:16 2011: TPIU fitted.
Thu Oct 27 11:13:16 2011: ETM fitted.
Thu Oct 27 11:13:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:13:16 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:13:16 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 11:13:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 11:13:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 11:13:39 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 11:13:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 11:13:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 11:13:39 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 11:13:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:13:40 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:13:40 2011: TPIU fitted.
Thu Oct 27 11:13:40 2011: ETM fitted.
Thu Oct 27 11:13:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:13:40 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:13:40 2011: Initial reset was performed
Thu Oct 27 11:13:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 11:13:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 11:13:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 11:13:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 11:13:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 11:13:41 2011: Target reset
Thu Oct 27 11:13:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 11:13:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:13:46 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:13:46 2011: TPIU fitted.
Thu Oct 27 11:13:46 2011: ETM fitted.
Thu Oct 27 11:13:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:13:47 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:13:49 2011: 137400 bytes downloaded into FLASH and verified (15.90 Kbytes/sec)
Thu Oct 27 11:13:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 11:13:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:13:49 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:13:49 2011: TPIU fitted.
Thu Oct 27 11:13:49 2011: ETM fitted.
Thu Oct 27 11:13:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:13:49 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:13:49 2011: Target reset
Thu Oct 27 11:13:57 2011: Breakpoint hit: Code @ main.c:678.6, type: default (auto) 
Thu Oct 27 11:14:12 2011: Breakpoint hit: Code @ main.c:678.6, type: default (auto) 
Thu Oct 27 11:14:40 2011: Breakpoint hit: Code @ stm32f2xx_it.c:183.11, type: default (auto) 
Thu Oct 27 11:14:53 2011: Breakpoint hit: Code @ main.c:678.6, type: default (auto) 
Thu Oct 27 11:14:55 2011: Breakpoint hit: Code @ stm32f2xx_it.c:183.11, type: default (auto) 
Thu Oct 27 11:14:57 2011: Breakpoint hit: Code @ main.c:678.6, type: default (auto) 
Thu Oct 27 11:14:58 2011: Breakpoint hit: Code @ main.c:678.6, type: default (auto) 
Thu Oct 27 11:14:59 2011: Breakpoint hit: Code @ main.c:678.6, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 11:15:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 11:15:17 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 11:15:17 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 11:15:17 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 11:15:17 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 11:15:17 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 11:15:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:15:17 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:15:17 2011: TPIU fitted.
Thu Oct 27 11:15:17 2011: ETM fitted.
Thu Oct 27 11:15:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:15:18 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:15:18 2011: Initial reset was performed
Thu Oct 27 11:15:18 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 11:15:18 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 11:15:18 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 11:15:18 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Oct 27 11:15:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 11:15:18 2011: Target reset
Thu Oct 27 11:15:24 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 11:15:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:15:24 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:15:24 2011: TPIU fitted.
Thu Oct 27 11:15:24 2011: ETM fitted.
Thu Oct 27 11:15:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:15:24 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:15:27 2011: 137376 bytes downloaded into FLASH and verified (16.42 Kbytes/sec)
Thu Oct 27 11:15:27 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 11:15:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:15:27 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:15:27 2011: TPIU fitted.
Thu Oct 27 11:15:27 2011: ETM fitted.
Thu Oct 27 11:15:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:15:27 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:15:27 2011: Target reset
Thu Oct 27 11:15:33 2011: Breakpoint hit: Code @ main.c:678.6, type: default (auto) 
Thu Oct 27 11:15:35 2011: Breakpoint hit: Code @ main.c:678.6, type: default (auto) 
Thu Oct 27 11:16:12 2011: Breakpoint hit: Code @ main.c:678.6, type: default (auto) 
Thu Oct 27 11:16:34 2011: Breakpoint hit: Code @ main.c:678.6, type: default (auto) 
Thu Oct 27 11:16:35 2011: Breakpoint hit: Code @ main.c:685.11, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 11:19:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 11:19:12 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 11:19:12 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 11:19:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 11:19:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 11:19:12 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 11:19:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:19:12 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:19:12 2011: TPIU fitted.
Thu Oct 27 11:19:12 2011: ETM fitted.
Thu Oct 27 11:19:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:19:13 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:19:13 2011: Initial reset was performed
Thu Oct 27 11:19:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 11:19:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 11:19:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 11:19:13 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Oct 27 11:19:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 11:19:13 2011: Target reset
Thu Oct 27 11:19:19 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 11:19:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:19:19 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:19:19 2011: TPIU fitted.
Thu Oct 27 11:19:19 2011: ETM fitted.
Thu Oct 27 11:19:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:19:19 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:19:21 2011: 137392 bytes downloaded into FLASH and verified (16.36 Kbytes/sec)
Thu Oct 27 11:19:21 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 11:19:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:19:22 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:19:22 2011: TPIU fitted.
Thu Oct 27 11:19:22 2011: ETM fitted.
Thu Oct 27 11:19:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:19:22 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:19:22 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 11:22:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 11:22:26 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 11:22:26 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 11:22:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 11:22:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 11:22:26 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 11:22:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:22:26 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:22:26 2011: TPIU fitted.
Thu Oct 27 11:22:26 2011: ETM fitted.
Thu Oct 27 11:22:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:22:27 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:22:27 2011: Initial reset was performed
Thu Oct 27 11:22:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 11:22:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 11:22:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 11:22:28 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Oct 27 11:22:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 11:22:28 2011: Target reset
Thu Oct 27 11:22:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 11:22:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:22:33 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:22:33 2011: TPIU fitted.
Thu Oct 27 11:22:33 2011: ETM fitted.
Thu Oct 27 11:22:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:22:33 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:22:36 2011: 137408 bytes downloaded into FLASH and verified (15.87 Kbytes/sec)
Thu Oct 27 11:22:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 11:22:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:22:36 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:22:36 2011: TPIU fitted.
Thu Oct 27 11:22:36 2011: ETM fitted.
Thu Oct 27 11:22:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:22:36 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:22:36 2011: Target reset
Thu Oct 27 11:29:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:29:42 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:29:42 2011: TPIU fitted.
Thu Oct 27 11:29:42 2011: ETM fitted.
Thu Oct 27 11:29:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Thu Oct 27 11:53:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 11:53:05 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 11:53:05 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 11:53:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 11:53:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 11:53:05 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 11:53:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:53:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:53:06 2011: TPIU fitted.
Thu Oct 27 11:53:06 2011: ETM fitted.
Thu Oct 27 11:53:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:53:06 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:53:06 2011: Initial reset was performed
Thu Oct 27 11:53:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 11:53:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 11:53:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 11:53:07 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 11:53:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 11:53:07 2011: Target reset
Thu Oct 27 11:53:12 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 11:53:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:53:12 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:53:12 2011: TPIU fitted.
Thu Oct 27 11:53:12 2011: ETM fitted.
Thu Oct 27 11:53:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:53:12 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:53:15 2011: 137560 bytes downloaded into FLASH and verified (16.41 Kbytes/sec)
Thu Oct 27 11:53:15 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 11:53:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 11:53:15 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 11:53:15 2011: TPIU fitted.
Thu Oct 27 11:53:15 2011: ETM fitted.
Thu Oct 27 11:53:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 11:53:15 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 11:53:15 2011: Target reset
Thu Oct 27 11:53:51 2011: Breakpoint hit: Code @ Ems_System.c:119.11, type: default (auto) 
Thu Oct 27 11:54:34 2011: Breakpoint hit: Code @ Ems_System.c:119.11, type: default (auto) 
Thu Oct 27 11:54:56 2011: Breakpoint hit: Code @ Ems_System.c:140.11, type: default (auto) 
Thu Oct 27 11:54:58 2011: Breakpoint hit: Code @ Ems_System.c:122.16, type: default (auto) 
Thu Oct 27 11:55:01 2011: Breakpoint hit: Code @ Ems_System.c:122.16, type: default (auto) 
Thu Oct 27 11:55:13 2011: Breakpoint hit: Code @ Ems_System.c:140.11, type: default (auto) 
Thu Oct 27 11:55:17 2011: Breakpoint hit: Code @ Ems_System.c:122.16, type: default (auto) 
Thu Oct 27 11:55:19 2011: Breakpoint hit: Code @ Ems_System.c:122.16, type: default (auto) 
Thu Oct 27 11:55:21 2011: Breakpoint hit: Code @ Ems_System.c:122.16, type: default (auto) 
Thu Oct 27 11:55:23 2011: Breakpoint hit: Code @ Ems_System.c:122.16, type: default (auto) 
Thu Oct 27 11:55:24 2011: Breakpoint hit: Code @ Ems_System.c:122.16, type: default (auto) 
Thu Oct 27 11:55:26 2011: Breakpoint hit: Code @ Ems_System.c:140.11, type: default (auto) 
Thu Oct 27 11:55:29 2011: Breakpoint hit: Code @ Ems_System.c:122.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 12:00:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 12:00:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 12:00:24 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 12:00:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 12:00:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 12:00:24 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 12:00:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 12:00:24 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 12:00:24 2011: TPIU fitted.
Thu Oct 27 12:00:24 2011: ETM fitted.
Thu Oct 27 12:00:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 12:00:25 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 12:00:25 2011: Initial reset was performed
Thu Oct 27 12:00:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 12:00:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 12:00:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 12:00:25 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 12:00:25 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 12:00:25 2011: Target reset
Thu Oct 27 12:00:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 12:00:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 12:00:31 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 12:00:31 2011: TPIU fitted.
Thu Oct 27 12:00:31 2011: ETM fitted.
Thu Oct 27 12:00:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 12:00:31 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 12:00:34 2011: 137560 bytes downloaded into FLASH and verified (16.38 Kbytes/sec)
Thu Oct 27 12:00:34 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 12:00:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 12:00:34 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 12:00:34 2011: TPIU fitted.
Thu Oct 27 12:00:34 2011: ETM fitted.
Thu Oct 27 12:00:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 12:00:34 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 12:00:34 2011: Target reset
Thu Oct 27 12:00:45 2011: Breakpoint hit: Code @ Ems_System.c:122.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 12:01:23 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 12:01:23 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 12:01:23 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 12:01:23 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 12:01:23 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 12:01:23 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 12:01:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 12:01:23 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 12:01:23 2011: TPIU fitted.
Thu Oct 27 12:01:23 2011: ETM fitted.
Thu Oct 27 12:01:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 12:01:24 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 12:01:24 2011: Initial reset was performed
Thu Oct 27 12:01:24 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 12:01:24 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 12:01:24 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 12:01:24 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 12:01:24 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 12:01:24 2011: Target reset
Thu Oct 27 12:01:30 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 12:01:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 12:01:30 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 12:01:30 2011: TPIU fitted.
Thu Oct 27 12:01:30 2011: ETM fitted.
Thu Oct 27 12:01:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 12:01:30 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 12:01:33 2011: 137560 bytes downloaded into FLASH and verified (16.38 Kbytes/sec)
Thu Oct 27 12:01:33 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 12:01:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 12:01:33 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 12:01:33 2011: TPIU fitted.
Thu Oct 27 12:01:33 2011: ETM fitted.
Thu Oct 27 12:01:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 12:01:33 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 12:01:33 2011: Target reset
Thu Oct 27 12:01:49 2011: Breakpoint hit: Code @ Ems_System.c:163.16, type: default (auto) 
Thu Oct 27 12:01:54 2011: Breakpoint hit: Code @ Ems_System.c:140.11, type: default (auto) 
Thu Oct 27 12:02:15 2011: Breakpoint hit: Code @ Ems_System.c:160.17, type: default (auto) 
Thu Oct 27 12:02:57 2011: Breakpoint hit: Code @ Ems_System.c:160.11, type: default (auto) 
Thu Oct 27 12:03:09 2011: Breakpoint hit: Code @ Ems_System.c:160.11, type: default (auto) 
Thu Oct 27 12:03:18 2011: Breakpoint hit: Code @ Ems_System.c:163.16, type: default (auto) 
Thu Oct 27 12:03:19 2011: Breakpoint hit: Code @ Ems_System.c:163.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 12:03:57 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 12:03:57 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 12:03:57 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 12:03:57 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 12:03:57 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 12:03:57 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 12:03:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 12:03:57 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 12:03:57 2011: TPIU fitted.
Thu Oct 27 12:03:57 2011: ETM fitted.
Thu Oct 27 12:03:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 12:03:58 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 12:03:58 2011: Initial reset was performed
Thu Oct 27 12:03:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 12:03:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 12:03:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 12:03:59 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 12:03:59 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 12:03:59 2011: Target reset
Thu Oct 27 12:04:04 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 12:04:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 12:04:04 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 12:04:04 2011: TPIU fitted.
Thu Oct 27 12:04:04 2011: ETM fitted.
Thu Oct 27 12:04:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 12:04:04 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 12:04:07 2011: 137560 bytes downloaded into FLASH and verified (15.95 Kbytes/sec)
Thu Oct 27 12:04:07 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 12:04:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 12:04:07 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 12:04:07 2011: TPIU fitted.
Thu Oct 27 12:04:07 2011: ETM fitted.
Thu Oct 27 12:04:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 12:04:07 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 12:04:07 2011: Target reset
Thu Oct 27 12:04:31 2011: Breakpoint hit: Code @ Ems_System.c:165.16, type: default (auto) 
Thu Oct 27 12:05:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 12:05:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 12:05:10 2011: TPIU fitted.
Thu Oct 27 12:05:10 2011: ETM fitted.
Thu Oct 27 12:05:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 12:05:10 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 12:05:10 2011: Target reset
Thu Oct 27 12:05:31 2011: Breakpoint hit: Code @ Ems_System.c:165.16, type: default (auto) 
Thu Oct 27 13:02:42 2011: Breakpoint hit: Code @ Ems_System.c:119.11, type: default (auto) 
Thu Oct 27 13:04:10 2011: Breakpoint hit: Code @ Ems_System.c:119.11, type: default (auto) 
Thu Oct 27 13:04:12 2011: Breakpoint hit: Code @ Ems_System.c:119.11, type: default (auto) 
Thu Oct 27 13:04:24 2011: Breakpoint hit: Code @ Ems_System.c:119.11, type: default (auto) 
Thu Oct 27 13:04:32 2011: Breakpoint hit: Code @ Ems_System.c:119.11, type: default (auto) 
Thu Oct 27 13:04:53 2011: Breakpoint hit: Code @ Ems_System.c:119.23, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 13:06:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 13:06:11 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 13:06:11 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 13:06:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 13:06:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 13:06:11 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 13:06:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:06:11 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:06:11 2011: TPIU fitted.
Thu Oct 27 13:06:11 2011: ETM fitted.
Thu Oct 27 13:06:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:06:12 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:06:12 2011: Initial reset was performed
Thu Oct 27 13:06:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 13:06:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 13:06:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 13:06:12 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 13:06:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 13:06:12 2011: Target reset
Thu Oct 27 13:06:18 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 13:06:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:06:18 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:06:18 2011: TPIU fitted.
Thu Oct 27 13:06:18 2011: ETM fitted.
Thu Oct 27 13:06:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:06:18 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:06:20 2011: 137536 bytes downloaded into FLASH and verified (16.28 Kbytes/sec)
Thu Oct 27 13:06:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 13:06:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:06:20 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:06:20 2011: TPIU fitted.
Thu Oct 27 13:06:20 2011: ETM fitted.
Thu Oct 27 13:06:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:06:21 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:06:21 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 13:30:22 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 13:30:22 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 13:30:22 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 13:30:22 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 13:30:22 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 13:30:22 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 13:30:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:30:22 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:30:22 2011: TPIU fitted.
Thu Oct 27 13:30:22 2011: ETM fitted.
Thu Oct 27 13:30:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:30:23 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:30:23 2011: Initial reset was performed
Thu Oct 27 13:30:23 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 13:30:23 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 13:30:23 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 13:30:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 13:30:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 13:30:23 2011: Target reset
Thu Oct 27 13:30:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 13:30:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:30:29 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:30:29 2011: TPIU fitted.
Thu Oct 27 13:30:29 2011: ETM fitted.
Thu Oct 27 13:30:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:30:29 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:30:32 2011: 137536 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Thu Oct 27 13:30:32 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 13:30:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:30:32 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:30:32 2011: TPIU fitted.
Thu Oct 27 13:30:32 2011: ETM fitted.
Thu Oct 27 13:30:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:30:32 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:30:32 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 13:31:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 13:31:41 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 13:31:41 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 13:31:41 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 13:31:41 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 13:31:41 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 13:31:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:31:41 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:31:41 2011: TPIU fitted.
Thu Oct 27 13:31:41 2011: ETM fitted.
Thu Oct 27 13:31:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:31:41 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:31:41 2011: Initial reset was performed
Thu Oct 27 13:31:41 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 13:31:41 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 13:31:41 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 13:31:42 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 13:31:42 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 13:31:42 2011: Target reset
Thu Oct 27 13:31:48 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 13:31:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:31:48 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:31:48 2011: TPIU fitted.
Thu Oct 27 13:31:48 2011: ETM fitted.
Thu Oct 27 13:31:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:31:48 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:31:50 2011: 137568 bytes downloaded into FLASH and verified (16.38 Kbytes/sec)
Thu Oct 27 13:31:50 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 13:31:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:31:50 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:31:50 2011: TPIU fitted.
Thu Oct 27 13:31:50 2011: ETM fitted.
Thu Oct 27 13:31:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:31:50 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:31:50 2011: Target reset
Thu Oct 27 13:32:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:32:14 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:32:14 2011: TPIU fitted.
Thu Oct 27 13:32:14 2011: ETM fitted.
Thu Oct 27 13:32:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:32:14 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:32:14 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 13:34:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 13:34:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 13:34:07 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 13:34:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 13:34:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 13:34:07 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 13:34:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:34:07 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:34:08 2011: TPIU fitted.
Thu Oct 27 13:34:08 2011: ETM fitted.
Thu Oct 27 13:34:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:34:08 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:34:08 2011: Initial reset was performed
Thu Oct 27 13:34:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 13:34:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 13:34:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 13:34:09 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Thu Oct 27 13:34:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 13:34:09 2011: Target reset
Thu Oct 27 13:34:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 13:34:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:34:14 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:34:14 2011: TPIU fitted.
Thu Oct 27 13:34:14 2011: ETM fitted.
Thu Oct 27 13:34:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:34:14 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:34:17 2011: 137568 bytes downloaded into FLASH and verified (16.07 Kbytes/sec)
Thu Oct 27 13:34:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 13:34:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:34:17 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:34:17 2011: TPIU fitted.
Thu Oct 27 13:34:17 2011: ETM fitted.
Thu Oct 27 13:34:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:34:17 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:34:17 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 13:36:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 13:36:28 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 13:36:28 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 13:36:28 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 13:36:28 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 13:36:28 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 13:36:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:36:29 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:36:29 2011: TPIU fitted.
Thu Oct 27 13:36:29 2011: ETM fitted.
Thu Oct 27 13:36:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:36:29 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:36:29 2011: Initial reset was performed
Thu Oct 27 13:36:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 13:36:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 13:36:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 13:36:30 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 13:36:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 13:36:30 2011: Target reset
Thu Oct 27 13:36:35 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 13:36:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:36:35 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:36:35 2011: TPIU fitted.
Thu Oct 27 13:36:35 2011: ETM fitted.
Thu Oct 27 13:36:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:36:36 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:36:38 2011: 137536 bytes downloaded into FLASH and verified (16.31 Kbytes/sec)
Thu Oct 27 13:36:38 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 13:36:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 13:36:38 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 13:36:38 2011: TPIU fitted.
Thu Oct 27 13:36:38 2011: ETM fitted.
Thu Oct 27 13:36:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 13:36:38 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 13:36:38 2011: Target reset
Thu Oct 27 13:37:42 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:37:46 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:37:49 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:37:52 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:38:06 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:57:09 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:57:18 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:57:54 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:57:55 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:57:56 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:57:56 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:57:57 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:57:57 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:57:57 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:57:58 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:57:58 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:57:59 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:00 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:01 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:01 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:01 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:01 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:02 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:02 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:03 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:58:03 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:05 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:06 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:06 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:06 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:06 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:07 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:07 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:08 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:08 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:58:09 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:09 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:10 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:10 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:10 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:10 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:11 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:11 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:11 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:58:45 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:58:47 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:58:50 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:58:53 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:58:55 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:58:56 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:58:57 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:58:59 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:03 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:05 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:05 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:06 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:06 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:07 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:07 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:08 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:08 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:08 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:08 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:09 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:09 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:09 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:09 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:10 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:10 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:10 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:10 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:11 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:12 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:12 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:14 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:14 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:15 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:15 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:15 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:16 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:16 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:16 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:17 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:18 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:18 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:19 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:20 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:20 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:21 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:22 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:22 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:22 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:23 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:24 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:24 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:25 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:25 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:25 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:25 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:26 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:26 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:26 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:27 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:28 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:29 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:29 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:29 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:29 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:30 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:30 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:30 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:30 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:31 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:32 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:32 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:32 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:33 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:33 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:33 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:33 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:33 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:34 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:35 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:35 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:36 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:37 2011: Breakpoint hit: Code @ Ems_System.c:126.11, type: default (auto) 
Thu Oct 27 13:59:38 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:41 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:43 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:45 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:48 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:50 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:51 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:52 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:53 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 13:59:55 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 
Thu Oct 27 14:00:51 2011: Breakpoint hit: Code @ main.c:756.11, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 14:59:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 14:59:05 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 14:59:05 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 14:59:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 14:59:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 14:59:05 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 14:59:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 14:59:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 14:59:06 2011: TPIU fitted.
Thu Oct 27 14:59:06 2011: ETM fitted.
Thu Oct 27 14:59:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 14:59:06 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 14:59:06 2011: Initial reset was performed
Thu Oct 27 14:59:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 14:59:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 14:59:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 14:59:07 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 14:59:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 14:59:07 2011: Target reset
Thu Oct 27 14:59:12 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 14:59:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 14:59:12 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 14:59:12 2011: TPIU fitted.
Thu Oct 27 14:59:12 2011: ETM fitted.
Thu Oct 27 14:59:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 14:59:13 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 14:59:15 2011: 137512 bytes downloaded into FLASH and verified (16.34 Kbytes/sec)
Thu Oct 27 14:59:15 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 14:59:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 14:59:15 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 14:59:15 2011: TPIU fitted.
Thu Oct 27 14:59:15 2011: ETM fitted.
Thu Oct 27 14:59:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 14:59:15 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 14:59:15 2011: Target reset
Thu Oct 27 14:59:26 2011: Breakpoint hit: Code @ Ems_System.c:129.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 15:00:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 15:00:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 15:00:01 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 15:00:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 15:00:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 15:00:01 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 15:00:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:00:01 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:00:02 2011: TPIU fitted.
Thu Oct 27 15:00:02 2011: ETM fitted.
Thu Oct 27 15:00:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:00:02 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:00:02 2011: Initial reset was performed
Thu Oct 27 15:00:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 15:00:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 15:00:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 15:00:03 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 15:00:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 15:00:03 2011: Target reset
Thu Oct 27 15:00:08 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 15:00:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:00:08 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:00:08 2011: TPIU fitted.
Thu Oct 27 15:00:08 2011: ETM fitted.
Thu Oct 27 15:00:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:00:08 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:00:11 2011: 137536 bytes downloaded into FLASH and verified (16.34 Kbytes/sec)
Thu Oct 27 15:00:11 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 15:00:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:00:11 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:00:11 2011: TPIU fitted.
Thu Oct 27 15:00:11 2011: ETM fitted.
Thu Oct 27 15:00:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:00:11 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:00:11 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 15:01:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 15:01:35 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 15:01:35 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 15:01:35 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 15:01:35 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 15:01:35 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 15:01:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:01:35 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:01:35 2011: TPIU fitted.
Thu Oct 27 15:01:35 2011: ETM fitted.
Thu Oct 27 15:01:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:01:36 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:01:36 2011: Initial reset was performed
Thu Oct 27 15:01:36 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 15:01:36 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 15:01:36 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 15:01:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 15:01:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 15:01:37 2011: Target reset
Thu Oct 27 15:01:42 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 15:01:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:01:42 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:01:42 2011: TPIU fitted.
Thu Oct 27 15:01:42 2011: ETM fitted.
Thu Oct 27 15:01:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:01:42 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:01:45 2011: 137616 bytes downloaded into FLASH and verified (16.35 Kbytes/sec)
Thu Oct 27 15:01:45 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 15:01:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:01:45 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:01:45 2011: TPIU fitted.
Thu Oct 27 15:01:45 2011: ETM fitted.
Thu Oct 27 15:01:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:01:45 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:01:45 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 15:04:23 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 15:04:23 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 15:04:23 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 15:04:23 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 15:04:23 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 15:04:23 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 15:04:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:04:24 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:04:24 2011: TPIU fitted.
Thu Oct 27 15:04:24 2011: ETM fitted.
Thu Oct 27 15:04:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:04:24 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:04:24 2011: Initial reset was performed
Thu Oct 27 15:04:24 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 15:04:24 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 15:04:24 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 15:04:25 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 15:04:25 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 15:04:25 2011: Target reset
Thu Oct 27 15:04:30 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 15:04:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:04:30 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:04:30 2011: TPIU fitted.
Thu Oct 27 15:04:30 2011: ETM fitted.
Thu Oct 27 15:04:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:04:30 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:04:33 2011: 137608 bytes downloaded into FLASH and verified (16.29 Kbytes/sec)
Thu Oct 27 15:04:33 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 15:04:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:04:33 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:04:33 2011: TPIU fitted.
Thu Oct 27 15:04:33 2011: ETM fitted.
Thu Oct 27 15:04:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:04:33 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:04:33 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 15:06:53 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 15:06:54 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 15:06:54 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 15:06:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 15:06:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 15:06:54 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 15:06:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:06:54 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:06:54 2011: TPIU fitted.
Thu Oct 27 15:06:54 2011: ETM fitted.
Thu Oct 27 15:06:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:06:55 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:06:55 2011: Initial reset was performed
Thu Oct 27 15:06:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 15:06:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 15:06:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 15:06:55 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 15:06:55 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 15:06:55 2011: Target reset
Thu Oct 27 15:07:01 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 15:07:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:07:01 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:07:01 2011: TPIU fitted.
Thu Oct 27 15:07:01 2011: ETM fitted.
Thu Oct 27 15:07:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:07:01 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:07:03 2011: 137608 bytes downloaded into FLASH and verified (16.32 Kbytes/sec)
Thu Oct 27 15:07:03 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 15:07:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:07:03 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:07:03 2011: TPIU fitted.
Thu Oct 27 15:07:03 2011: ETM fitted.
Thu Oct 27 15:07:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:07:04 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:07:04 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 15:08:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 15:08:26 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 15:08:26 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 15:08:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 15:08:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 15:08:26 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 15:08:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:08:26 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:08:26 2011: TPIU fitted.
Thu Oct 27 15:08:26 2011: ETM fitted.
Thu Oct 27 15:08:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:08:27 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:08:27 2011: Initial reset was performed
Thu Oct 27 15:08:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 15:08:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 15:08:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 15:08:28 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Oct 27 15:08:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 15:08:28 2011: Target reset
Thu Oct 27 15:08:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 15:08:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:08:33 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:08:33 2011: TPIU fitted.
Thu Oct 27 15:08:33 2011: ETM fitted.
Thu Oct 27 15:08:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:08:33 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:08:36 2011: 137608 bytes downloaded into FLASH and verified (16.35 Kbytes/sec)
Thu Oct 27 15:08:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 15:08:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:08:36 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:08:36 2011: TPIU fitted.
Thu Oct 27 15:08:36 2011: ETM fitted.
Thu Oct 27 15:08:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:08:36 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:08:36 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 15:13:41 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 15:13:42 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 15:13:42 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 15:13:42 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 15:13:42 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 15:13:42 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 15:13:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:13:42 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:13:42 2011: TPIU fitted.
Thu Oct 27 15:13:42 2011: ETM fitted.
Thu Oct 27 15:13:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:13:43 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:13:43 2011: Initial reset was performed
Thu Oct 27 15:13:43 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 15:13:43 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 15:13:43 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 15:13:43 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Oct 27 15:13:43 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 15:13:43 2011: Target reset
Thu Oct 27 15:13:49 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 15:13:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:13:49 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:13:49 2011: TPIU fitted.
Thu Oct 27 15:13:49 2011: ETM fitted.
Thu Oct 27 15:13:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:13:49 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:13:52 2011: 137480 bytes downloaded into FLASH and verified (16.34 Kbytes/sec)
Thu Oct 27 15:13:52 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 15:13:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:13:52 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:13:52 2011: TPIU fitted.
Thu Oct 27 15:13:52 2011: ETM fitted.
Thu Oct 27 15:13:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:13:52 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:13:52 2011: Target reset
Thu Oct 27 15:15:36 2011: Breakpoint hit: Code @ Ems_System.c:139.16, type: default (auto) 
Thu Oct 27 15:16:01 2011: Breakpoint hit: Code @ Ems_System.c:139.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 15:19:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 15:19:54 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 15:19:54 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 15:19:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 15:19:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 15:19:54 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 15:19:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:19:54 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:19:54 2011: TPIU fitted.
Thu Oct 27 15:19:54 2011: ETM fitted.
Thu Oct 27 15:19:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:19:55 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:19:55 2011: Initial reset was performed
Thu Oct 27 15:19:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 15:19:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 15:19:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 15:19:56 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 15:19:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 15:19:56 2011: Target reset
Thu Oct 27 15:20:01 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 15:20:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:20:01 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:20:01 2011: TPIU fitted.
Thu Oct 27 15:20:01 2011: ETM fitted.
Thu Oct 27 15:20:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:20:01 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:20:04 2011: 137504 bytes downloaded into FLASH and verified (16.34 Kbytes/sec)
Thu Oct 27 15:20:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 15:20:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:20:04 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:20:04 2011: TPIU fitted.
Thu Oct 27 15:20:04 2011: ETM fitted.
Thu Oct 27 15:20:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:20:04 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:20:04 2011: Target reset
Thu Oct 27 15:20:27 2011: Breakpoint hit: Code @ Ems_System.c:140.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Oct 27 15:21:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 15:21:55 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 15:21:55 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 15:21:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 15:21:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 15:21:55 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 15:21:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:21:55 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:21:55 2011: TPIU fitted.
Thu Oct 27 15:21:55 2011: ETM fitted.
Thu Oct 27 15:21:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:21:56 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:21:56 2011: Initial reset was performed
Thu Oct 27 15:21:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 15:21:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 15:21:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 15:21:57 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 15:21:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 15:21:57 2011: Target reset
Thu Oct 27 15:22:02 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 15:22:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:22:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:22:02 2011: TPIU fitted.
Thu Oct 27 15:22:02 2011: ETM fitted.
Thu Oct 27 15:22:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:22:02 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:22:05 2011: 137512 bytes downloaded into FLASH and verified (16.43 Kbytes/sec)
Thu Oct 27 15:22:05 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 15:22:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:22:05 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:22:05 2011: TPIU fitted.
Thu Oct 27 15:22:05 2011: ETM fitted.
Thu Oct 27 15:22:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:22:05 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:22:05 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 15:24:59 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 15:24:59 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 15:24:59 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 15:24:59 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 15:24:59 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 15:24:59 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 15:24:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:24:59 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:24:59 2011: TPIU fitted.
Thu Oct 27 15:24:59 2011: ETM fitted.
Thu Oct 27 15:24:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:25:00 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:25:00 2011: Initial reset was performed
Thu Oct 27 15:25:00 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 15:25:00 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 15:25:00 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 15:25:01 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 15:25:01 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 15:25:01 2011: Target reset
Thu Oct 27 15:25:06 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 15:25:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:25:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:25:06 2011: TPIU fitted.
Thu Oct 27 15:25:06 2011: ETM fitted.
Thu Oct 27 15:25:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:25:06 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:25:09 2011: 137512 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Thu Oct 27 15:25:09 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 15:25:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:25:09 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:25:09 2011: TPIU fitted.
Thu Oct 27 15:25:09 2011: ETM fitted.
Thu Oct 27 15:25:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:25:09 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:25:09 2011: Target reset


 << Logging to file resumes >> 

Thu Oct 27 15:27:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Oct 27 15:27:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Oct 27 15:27:44 2011: JLINK command: device = STM32F207xx, return = 0

Thu Oct 27 15:27:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Oct 27 15:27:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Oct 27 15:27:44 2011: JTAG speed is initially set to: 32 kHz
Thu Oct 27 15:27:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:27:45 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:27:45 2011: TPIU fitted.
Thu Oct 27 15:27:45 2011: ETM fitted.
Thu Oct 27 15:27:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:27:45 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:27:45 2011: Initial reset was performed
Thu Oct 27 15:27:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 27 15:27:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 27 15:27:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 27 15:27:46 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Oct 27 15:27:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Oct 27 15:27:46 2011: Target reset
Thu Oct 27 15:27:52 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Oct 27 15:27:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:27:52 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:27:52 2011: TPIU fitted.
Thu Oct 27 15:27:52 2011: ETM fitted.
Thu Oct 27 15:27:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:27:52 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:27:54 2011: 137544 bytes downloaded into FLASH and verified (16.28 Kbytes/sec)
Thu Oct 27 15:27:54 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Oct 27 15:27:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 27 15:27:54 2011: Found Cortex-M3 r2p0, Little endian.
Thu Oct 27 15:27:54 2011: TPIU fitted.
Thu Oct 27 15:27:54 2011: ETM fitted.
Thu Oct 27 15:27:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 27 15:27:54 2011: Hardware reset with strategy 0 was performed
Thu Oct 27 15:27:54 2011: Target reset


 << Logging to file resumes >> 

Tue Nov 08 10:33:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 08 10:33:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 08 10:33:44 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 08 10:33:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 08 10:33:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 08 10:33:44 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 08 10:33:44 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 10:33:44 2011: Initial reset was performed
Tue Nov 08 10:34:40 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Tue Nov 08 10:34:40 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 08 10:34:40 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Tue Nov 08 10:34:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 08 10:34:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 08 10:34:44 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 08 10:34:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 08 10:34:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 08 10:34:44 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 08 10:34:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 10:34:44 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 10:34:44 2011: TPIU fitted.
Tue Nov 08 10:34:44 2011: ETM fitted.
Tue Nov 08 10:34:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 10:34:45 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 10:34:45 2011: Initial reset was performed
Tue Nov 08 10:34:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 08 10:34:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 08 10:34:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 08 10:34:45 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Nov 08 10:34:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 08 10:34:45 2011: Target reset
Tue Nov 08 10:34:51 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 08 10:34:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 10:34:51 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 10:34:51 2011: TPIU fitted.
Tue Nov 08 10:34:51 2011: ETM fitted.
Tue Nov 08 10:34:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 10:34:51 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 10:34:54 2011: 136888 bytes downloaded into FLASH and verified (16.17 Kbytes/sec)
Tue Nov 08 10:34:54 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 08 10:34:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 10:34:54 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 10:34:54 2011: TPIU fitted.
Tue Nov 08 10:34:54 2011: ETM fitted.
Tue Nov 08 10:34:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 10:34:54 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 10:34:54 2011: Target reset


 << Logging to file resumes >> 

Tue Nov 08 15:35:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 08 15:35:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 08 15:35:33 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 08 15:35:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 08 15:35:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 08 15:35:33 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 08 15:35:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:35:34 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:35:34 2011: TPIU fitted.
Tue Nov 08 15:35:34 2011: ETM fitted.
Tue Nov 08 15:35:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:35:34 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:35:34 2011: Initial reset was performed
Tue Nov 08 15:35:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 08 15:35:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 08 15:35:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 08 15:35:35 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Tue Nov 08 15:35:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 08 15:35:35 2011: Target reset
Tue Nov 08 15:35:41 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 08 15:35:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:35:41 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:35:41 2011: TPIU fitted.
Tue Nov 08 15:35:41 2011: ETM fitted.
Tue Nov 08 15:35:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:35:41 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:35:44 2011: 136888 bytes downloaded into FLASH and verified (15.33 Kbytes/sec)
Tue Nov 08 15:35:44 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 08 15:35:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:35:44 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:35:44 2011: TPIU fitted.
Tue Nov 08 15:35:44 2011: ETM fitted.
Tue Nov 08 15:35:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:35:44 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:35:44 2011: Target reset
Tue Nov 08 15:39:45 2011: The stack pointer for stack 'CSTACK' (currently 0x200034B0) is outside the stack range (0x2000CF58 to 0x2000DF58)


 << Logging to file resumes >> 

Tue Nov 08 15:42:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 08 15:42:58 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 08 15:42:58 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 08 15:42:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 08 15:42:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 08 15:42:58 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 08 15:42:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:42:59 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:42:59 2011: TPIU fitted.
Tue Nov 08 15:42:59 2011: ETM fitted.
Tue Nov 08 15:42:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:42:59 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:42:59 2011: Initial reset was performed
Tue Nov 08 15:42:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 08 15:42:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 08 15:42:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 08 15:43:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Nov 08 15:43:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 08 15:43:00 2011: Target reset
Tue Nov 08 15:43:06 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 08 15:43:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:43:06 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:43:06 2011: TPIU fitted.
Tue Nov 08 15:43:06 2011: ETM fitted.
Tue Nov 08 15:43:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:43:06 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:43:08 2011: 136888 bytes downloaded into FLASH and verified (15.99 Kbytes/sec)
Tue Nov 08 15:43:08 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 08 15:43:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:43:08 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:43:08 2011: TPIU fitted.
Tue Nov 08 15:43:08 2011: ETM fitted.
Tue Nov 08 15:43:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:43:08 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:43:08 2011: Target reset


 << Logging to file resumes >> 

Tue Nov 08 15:43:34 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 08 15:43:34 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 08 15:43:34 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 08 15:43:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 08 15:43:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 08 15:43:34 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 08 15:43:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:43:34 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:43:34 2011: TPIU fitted.
Tue Nov 08 15:43:34 2011: ETM fitted.
Tue Nov 08 15:43:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:43:35 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:43:35 2011: Initial reset was performed
Tue Nov 08 15:43:35 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 08 15:43:35 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 08 15:43:35 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 08 15:43:36 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Nov 08 15:43:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 08 15:43:36 2011: Target reset
Tue Nov 08 15:43:41 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 08 15:43:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:43:41 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:43:41 2011: TPIU fitted.
Tue Nov 08 15:43:41 2011: ETM fitted.
Tue Nov 08 15:43:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:43:41 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:43:44 2011: 136888 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Tue Nov 08 15:43:44 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 08 15:43:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:43:44 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:43:44 2011: TPIU fitted.
Tue Nov 08 15:43:44 2011: ETM fitted.
Tue Nov 08 15:43:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:43:44 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:43:44 2011: Target reset


 << Logging to file resumes >> 

Tue Nov 08 15:46:22 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 08 15:46:22 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 08 15:46:22 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 08 15:46:22 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 08 15:46:22 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 08 15:46:22 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 08 15:46:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:46:22 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:46:22 2011: TPIU fitted.
Tue Nov 08 15:46:22 2011: ETM fitted.
Tue Nov 08 15:46:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:46:23 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:46:23 2011: Initial reset was performed
Tue Nov 08 15:46:23 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 08 15:46:23 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 08 15:46:23 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 08 15:46:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Nov 08 15:46:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 08 15:46:23 2011: Target reset
Tue Nov 08 15:46:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 08 15:46:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:46:29 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:46:29 2011: TPIU fitted.
Tue Nov 08 15:46:29 2011: ETM fitted.
Tue Nov 08 15:46:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:46:29 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:46:32 2011: 136888 bytes downloaded into FLASH and verified (16.14 Kbytes/sec)
Tue Nov 08 15:46:32 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 08 15:46:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 08 15:46:32 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 08 15:46:32 2011: TPIU fitted.
Tue Nov 08 15:46:32 2011: ETM fitted.
Tue Nov 08 15:46:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 08 15:46:32 2011: Hardware reset with strategy 0 was performed
Tue Nov 08 15:46:32 2011: Target reset
Wed Nov 09 10:34:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 09 10:34:59 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 09 10:34:59 2011: TPIU fitted.
Wed Nov 09 10:34:59 2011: ETM fitted.
Wed Nov 09 10:34:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 10 10:35:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 10 10:35:01 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 10 10:35:01 2011: TPIU fitted.
Thu Nov 10 10:35:01 2011: ETM fitted.
Thu Nov 10 10:35:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Fri Nov 11 10:51:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 10:51:13 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 10:51:13 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 10:51:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 10:51:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 10:51:13 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 10:51:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 10:51:13 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 10:51:13 2011: TPIU fitted.
Fri Nov 11 10:51:13 2011: ETM fitted.
Fri Nov 11 10:51:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 10:51:14 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 10:51:14 2011: Initial reset was performed
Fri Nov 11 10:51:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 10:51:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 10:51:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 10:51:15 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Nov 11 10:51:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 10:51:15 2011: Target reset
Fri Nov 11 10:51:20 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 10:51:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 10:51:20 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 10:51:20 2011: TPIU fitted.
Fri Nov 11 10:51:20 2011: ETM fitted.
Fri Nov 11 10:51:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 10:51:20 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 10:51:23 2011: 136888 bytes downloaded into FLASH and verified (15.90 Kbytes/sec)
Fri Nov 11 10:51:23 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 10:51:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 10:51:23 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 10:51:23 2011: TPIU fitted.
Fri Nov 11 10:51:23 2011: ETM fitted.
Fri Nov 11 10:51:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 10:51:23 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 10:51:23 2011: Target reset


 << Logging to file resumes >> 

Fri Nov 11 15:39:09 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 15:39:09 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 15:39:09 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 15:39:09 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 15:39:09 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 15:39:09 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 15:39:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:39:09 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:39:09 2011: TPIU fitted.
Fri Nov 11 15:39:09 2011: ETM fitted.
Fri Nov 11 15:39:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:39:10 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:39:10 2011: Initial reset was performed
Fri Nov 11 15:39:10 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 15:39:10 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 15:39:10 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 15:39:10 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Nov 11 15:39:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 15:39:10 2011: Target reset
Fri Nov 11 15:39:16 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 15:39:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:39:16 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:39:16 2011: TPIU fitted.
Fri Nov 11 15:39:16 2011: ETM fitted.
Fri Nov 11 15:39:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:39:16 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:39:19 2011: 136888 bytes downloaded into FLASH and verified (16.11 Kbytes/sec)
Fri Nov 11 15:39:19 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 15:39:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:39:19 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:39:19 2011: TPIU fitted.
Fri Nov 11 15:39:19 2011: ETM fitted.
Fri Nov 11 15:39:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:39:19 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:39:19 2011: Target reset
Fri Nov 11 15:39:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:39:44 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:39:44 2011: TPIU fitted.
Fri Nov 11 15:39:44 2011: ETM fitted.
Fri Nov 11 15:39:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:39:44 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:39:44 2011: Target reset


 << Logging to file resumes >> 

Fri Nov 11 15:39:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 15:39:58 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 15:39:58 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 15:39:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 15:39:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 15:39:58 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 15:39:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:39:59 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:39:59 2011: TPIU fitted.
Fri Nov 11 15:39:59 2011: ETM fitted.
Fri Nov 11 15:39:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:39:59 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:39:59 2011: Initial reset was performed
Fri Nov 11 15:39:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 15:39:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 15:39:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 15:40:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Nov 11 15:40:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 15:40:00 2011: Target reset
Fri Nov 11 15:40:05 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 15:40:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:40:05 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:40:05 2011: TPIU fitted.
Fri Nov 11 15:40:05 2011: ETM fitted.
Fri Nov 11 15:40:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:40:06 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:40:08 2011: 136888 bytes downloaded into FLASH and verified (16.05 Kbytes/sec)
Fri Nov 11 15:40:08 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 15:40:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:40:08 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:40:08 2011: TPIU fitted.
Fri Nov 11 15:40:08 2011: ETM fitted.
Fri Nov 11 15:40:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:40:08 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:40:08 2011: Target reset


 << Logging to file resumes >> 

Fri Nov 11 15:40:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 15:40:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 15:40:39 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 15:40:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 15:40:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 15:40:39 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 15:40:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:40:40 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:40:40 2011: TPIU fitted.
Fri Nov 11 15:40:40 2011: ETM fitted.
Fri Nov 11 15:40:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:40:40 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:40:40 2011: Initial reset was performed
Fri Nov 11 15:40:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 15:40:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 15:40:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 15:40:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Nov 11 15:40:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 15:40:41 2011: Target reset
Fri Nov 11 15:40:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 15:40:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:40:46 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:40:46 2011: TPIU fitted.
Fri Nov 11 15:40:46 2011: ETM fitted.
Fri Nov 11 15:40:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:40:47 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:40:49 2011: 136888 bytes downloaded into FLASH and verified (16.36 Kbytes/sec)
Fri Nov 11 15:40:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 15:40:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:40:49 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:40:49 2011: TPIU fitted.
Fri Nov 11 15:40:49 2011: ETM fitted.
Fri Nov 11 15:40:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:40:49 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:40:49 2011: Target reset


 << Logging to file resumes >> 

Fri Nov 11 15:45:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 15:45:02 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 15:45:02 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 15:45:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 15:45:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 15:45:02 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 15:45:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:45:02 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:45:02 2011: TPIU fitted.
Fri Nov 11 15:45:02 2011: ETM fitted.
Fri Nov 11 15:45:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:45:03 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:45:03 2011: Initial reset was performed
Fri Nov 11 15:45:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 15:45:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 15:45:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 15:45:03 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Nov 11 15:45:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 15:45:03 2011: Target reset
Fri Nov 11 15:45:09 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 15:45:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:45:09 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:45:09 2011: TPIU fitted.
Fri Nov 11 15:45:09 2011: ETM fitted.
Fri Nov 11 15:45:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:45:09 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:45:12 2011: 137600 bytes downloaded into FLASH and verified (16.32 Kbytes/sec)
Fri Nov 11 15:45:12 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM111103_1\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 15:45:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:45:12 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:45:12 2011: TPIU fitted.
Fri Nov 11 15:45:12 2011: ETM fitted.
Fri Nov 11 15:45:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:45:12 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:45:12 2011: Target reset
Fri Nov 11 15:50:45 2011: Breakpoint hit: Code @ main.c:1104.6, type: default (auto) 
Fri Nov 11 15:50:50 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:50:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:50:55 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:50:55 2011: TPIU fitted.
Fri Nov 11 15:50:55 2011: ETM fitted.
Fri Nov 11 15:50:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:50:55 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:50:55 2011: Target reset
Fri Nov 11 15:50:59 2011: Breakpoint hit: Code @ main.c:1104.6, type: default (auto) 
Fri Nov 11 15:51:01 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:51:12 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:51:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:51:16 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:51:16 2011: TPIU fitted.
Fri Nov 11 15:51:16 2011: ETM fitted.
Fri Nov 11 15:51:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:51:16 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:51:16 2011: Target reset
Fri Nov 11 15:51:18 2011: Breakpoint hit: Code @ main.c:1104.6, type: default (auto) 
Fri Nov 11 15:51:19 2011: Breakpoint hit: Code @ nand_if.c:349.3, type: default (auto) 
Fri Nov 11 15:51:20 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:51:20 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:51:21 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:51:21 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:51:22 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:51:22 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)


 << Logging to file resumes >> 

Fri Nov 11 15:54:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 15:54:51 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 15:54:51 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 15:54:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 15:54:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 15:54:51 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 15:54:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:54:52 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:54:52 2011: TPIU fitted.
Fri Nov 11 15:54:52 2011: ETM fitted.
Fri Nov 11 15:54:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:54:52 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:54:52 2011: Initial reset was performed
Fri Nov 11 15:54:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 15:54:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 15:54:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 15:54:53 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Fri Nov 11 15:54:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 15:54:53 2011: Target reset
Fri Nov 11 15:54:58 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 15:54:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:54:59 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:54:59 2011: TPIU fitted.
Fri Nov 11 15:54:59 2011: ETM fitted.
Fri Nov 11 15:54:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:54:59 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:55:01 2011: 137664 bytes downloaded into FLASH and verified (16.36 Kbytes/sec)
Fri Nov 11 15:55:01 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 15:55:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 15:55:01 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 15:55:01 2011: TPIU fitted.
Fri Nov 11 15:55:01 2011: ETM fitted.
Fri Nov 11 15:55:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 15:55:01 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 15:55:01 2011: Target reset
Fri Nov 11 15:55:10 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 15:55:10 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:10 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:12 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:12 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:13 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:13 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:15 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:15 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:19 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:19 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:19 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 15:55:19 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:19 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:22 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 15:55:22 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:22 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:22 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 15:55:22 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:22 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:23 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 15:55:23 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:23 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:23 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 15:55:23 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:23 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:24 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 15:55:24 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:24 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:24 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 15:55:24 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:24 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:25 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 15:55:25 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 15:55:25 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 15:55:29 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:03:40 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:03:41 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Fri Nov 11 16:29:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 16:29:50 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 16:29:50 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 16:29:50 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 16:29:50 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 16:29:50 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 16:29:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:29:50 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:29:50 2011: TPIU fitted.
Fri Nov 11 16:29:50 2011: ETM fitted.
Fri Nov 11 16:29:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:29:51 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:29:51 2011: Initial reset was performed
Fri Nov 11 16:29:51 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 16:29:51 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 16:29:51 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 16:29:51 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Nov 11 16:29:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 16:29:51 2011: Target reset
Fri Nov 11 16:30:01 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 16:30:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:30:01 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:30:01 2011: TPIU fitted.
Fri Nov 11 16:30:01 2011: ETM fitted.
Fri Nov 11 16:30:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:30:01 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:30:04 2011: 137664 bytes downloaded into FLASH and verified (10.73 Kbytes/sec)
Fri Nov 11 16:30:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 16:30:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:30:04 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:30:04 2011: TPIU fitted.
Fri Nov 11 16:30:04 2011: ETM fitted.
Fri Nov 11 16:30:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:30:04 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:30:04 2011: Target reset
Fri Nov 11 16:30:30 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:33:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:33:00 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:33:00 2011: TPIU fitted.
Fri Nov 11 16:33:00 2011: ETM fitted.
Fri Nov 11 16:33:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:33:00 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:33:00 2011: Target reset


 << Logging to file resumes >> 

Fri Nov 11 16:33:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 16:33:05 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 16:33:05 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 16:33:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 16:33:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 16:33:05 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 16:33:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:33:05 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:33:05 2011: TPIU fitted.
Fri Nov 11 16:33:05 2011: ETM fitted.
Fri Nov 11 16:33:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:33:06 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:33:06 2011: Initial reset was performed
Fri Nov 11 16:33:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 16:33:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 16:33:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 16:33:07 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Fri Nov 11 16:33:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 16:33:07 2011: Target reset
Fri Nov 11 16:33:12 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 16:33:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:33:12 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:33:12 2011: TPIU fitted.
Fri Nov 11 16:33:12 2011: ETM fitted.
Fri Nov 11 16:33:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:33:12 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:33:15 2011: 137664 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Fri Nov 11 16:33:15 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 16:33:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:33:15 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:33:15 2011: TPIU fitted.
Fri Nov 11 16:33:15 2011: ETM fitted.
Fri Nov 11 16:33:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:33:15 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:33:15 2011: Target reset
Fri Nov 11 16:33:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:33:47 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:33:47 2011: TPIU fitted.
Fri Nov 11 16:33:47 2011: ETM fitted.
Fri Nov 11 16:33:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:33:47 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:33:47 2011: Target reset
Fri Nov 11 16:33:49 2011: Breakpoint hit: Code @ Eeprom.c:325.6, type: default (auto) 


 << Logging to file resumes >> 

Fri Nov 11 16:34:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 16:34:30 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 16:34:30 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 16:34:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 16:34:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 16:34:30 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 16:34:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:34:30 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:34:30 2011: TPIU fitted.
Fri Nov 11 16:34:30 2011: ETM fitted.
Fri Nov 11 16:34:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:34:31 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:34:31 2011: Initial reset was performed
Fri Nov 11 16:34:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 16:34:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 16:34:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 16:34:31 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Nov 11 16:34:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 16:34:31 2011: Target reset
Fri Nov 11 16:34:37 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 16:34:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:34:37 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:34:37 2011: TPIU fitted.
Fri Nov 11 16:34:37 2011: ETM fitted.
Fri Nov 11 16:34:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:34:37 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:34:40 2011: 137664 bytes downloaded into FLASH and verified (16.36 Kbytes/sec)
Fri Nov 11 16:34:40 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 16:34:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:34:40 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:34:40 2011: TPIU fitted.
Fri Nov 11 16:34:40 2011: ETM fitted.
Fri Nov 11 16:34:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:34:40 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:34:40 2011: Target reset
Fri Nov 11 16:34:50 2011: Breakpoint hit: Code @ Eeprom.c:325.6, type: default (auto) 
Fri Nov 11 16:35:01 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 16:35:01 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:35:01 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)


 << Logging to file resumes >> 

Fri Nov 11 16:39:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 16:39:12 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 16:39:12 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 16:39:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 16:39:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 16:39:12 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 16:39:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:39:12 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:39:12 2011: TPIU fitted.
Fri Nov 11 16:39:12 2011: ETM fitted.
Fri Nov 11 16:39:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:39:13 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:39:13 2011: Initial reset was performed
Fri Nov 11 16:39:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 16:39:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 16:39:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 16:39:14 2011: 712 bytes downloaded and verified (1.53 Kbytes/sec)
Fri Nov 11 16:39:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 16:39:14 2011: Target reset
Fri Nov 11 16:39:19 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 16:39:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:39:19 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:39:19 2011: TPIU fitted.
Fri Nov 11 16:39:19 2011: ETM fitted.
Fri Nov 11 16:39:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:39:19 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:39:22 2011: 137680 bytes downloaded into FLASH and verified (15.91 Kbytes/sec)
Fri Nov 11 16:39:22 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 16:39:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:39:22 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:39:22 2011: TPIU fitted.
Fri Nov 11 16:39:22 2011: ETM fitted.
Fri Nov 11 16:39:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:39:22 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:39:22 2011: Target reset
Fri Nov 11 16:40:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:40:50 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:40:50 2011: TPIU fitted.
Fri Nov 11 16:40:50 2011: ETM fitted.
Fri Nov 11 16:40:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:40:50 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:40:50 2011: Target reset
Fri Nov 11 16:40:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:40:59 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:40:59 2011: TPIU fitted.
Fri Nov 11 16:40:59 2011: ETM fitted.
Fri Nov 11 16:40:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:41:00 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:41:00 2011: Target reset
Fri Nov 11 16:41:10 2011: Breakpoint hit: Code @ Eeprom.c:325.6, type: default (auto) 
Fri Nov 11 16:41:12 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 16:41:12 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:41:12 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 16:41:15 2011: Breakpoint hit: Code @ nand_if.c:348.2, type: default (auto) 
Fri Nov 11 16:41:15 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:41:15 2011: The stack pointer for stack 'CSTACK' (currently 0x2000CEE8) is outside the stack range (0x2000CF58 to 0x2000DF58)
Fri Nov 11 16:41:17 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:41:19 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:41:21 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:41:35 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:42:28 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:42:28 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:42:46 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Fri Nov 11 16:42:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 16:42:47 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 16:42:47 2011: TPIU fitted.
Fri Nov 11 16:42:47 2011: ETM fitted.
Fri Nov 11 16:42:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 16:42:47 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 16:42:47 2011: Target reset
Fri Nov 11 16:42:49 2011: Breakpoint hit: Code @ Eeprom.c:325.6, type: default (auto) 
Fri Nov 11 16:42:56 2011: Breakpoint hit: Code @ main.c:1207.11, type: default (auto) 


 << Logging to file resumes >> 

Fri Nov 11 22:40:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 11 22:40:37 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 11 22:40:37 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 11 22:40:37 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 11 22:40:37 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 11 22:40:37 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 11 22:40:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 22:40:37 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 22:40:37 2011: TPIU fitted.
Fri Nov 11 22:40:37 2011: ETM fitted.
Fri Nov 11 22:40:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 22:40:38 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 22:40:38 2011: Initial reset was performed
Fri Nov 11 22:40:38 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 11 22:40:38 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 11 22:40:38 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 11 22:40:38 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Fri Nov 11 22:40:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 11 22:40:38 2011: Target reset
Fri Nov 11 22:40:44 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 11 22:40:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 22:40:44 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 22:40:44 2011: TPIU fitted.
Fri Nov 11 22:40:44 2011: ETM fitted.
Fri Nov 11 22:40:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 22:40:44 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 22:40:47 2011: 137680 bytes downloaded into FLASH and verified (16.05 Kbytes/sec)
Fri Nov 11 22:40:47 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 11 22:40:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 11 22:40:47 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 11 22:40:47 2011: TPIU fitted.
Fri Nov 11 22:40:47 2011: ETM fitted.
Fri Nov 11 22:40:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 11 22:40:47 2011: Hardware reset with strategy 0 was performed
Fri Nov 11 22:40:47 2011: Target reset


 << Logging to file resumes >> 

Sat Nov 12 12:12:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 12:12:54 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 12:12:54 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 12:12:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 12:12:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 12:12:54 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 12:12:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:12:54 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:12:54 2011: TPIU fitted.
Sat Nov 12 12:12:54 2011: ETM fitted.
Sat Nov 12 12:12:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:12:55 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:12:55 2011: Initial reset was performed
Sat Nov 12 12:12:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 12:12:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 12:12:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 12:12:56 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 12:12:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 12:12:56 2011: Target reset
Sat Nov 12 12:13:01 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 12:13:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:13:01 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:13:01 2011: TPIU fitted.
Sat Nov 12 12:13:01 2011: ETM fitted.
Sat Nov 12 12:13:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:13:01 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:13:04 2011: 137680 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Sat Nov 12 12:13:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 12:13:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:13:04 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:13:04 2011: TPIU fitted.
Sat Nov 12 12:13:04 2011: ETM fitted.
Sat Nov 12 12:13:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:13:04 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:13:04 2011: Target reset
Sat Nov 12 12:14:37 2011: Breakpoint hit: Code @ Memory.c:277.6, type: default (auto) 
Sat Nov 12 12:16:20 2011: Breakpoint hit: Code @ Memory.c:277.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 12:18:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 12:18:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 12:18:24 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 12:18:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 12:18:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 12:18:24 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 12:18:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:18:24 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:18:24 2011: TPIU fitted.
Sat Nov 12 12:18:24 2011: ETM fitted.
Sat Nov 12 12:18:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:18:25 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:18:25 2011: Initial reset was performed
Sat Nov 12 12:18:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 12:18:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 12:18:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 12:18:26 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 12:18:26 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 12:18:26 2011: Target reset
Sat Nov 12 12:18:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 12:18:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:18:31 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:18:31 2011: TPIU fitted.
Sat Nov 12 12:18:31 2011: ETM fitted.
Sat Nov 12 12:18:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:18:31 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:18:34 2011: 137680 bytes downloaded into FLASH and verified (16.33 Kbytes/sec)
Sat Nov 12 12:18:34 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 12:18:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:18:34 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:18:34 2011: TPIU fitted.
Sat Nov 12 12:18:34 2011: ETM fitted.
Sat Nov 12 12:18:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:18:34 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:18:34 2011: Target reset
Sat Nov 12 12:18:48 2011: Breakpoint hit: Code @ Memory.c:277.6, type: default (auto) 
Sat Nov 12 12:18:57 2011: Breakpoint hit: Code @ Memory.c:277.6, type: default (auto) 
Sat Nov 12 12:21:34 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sat Nov 12 12:21:37 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 12:21:37 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 12:21:37 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 12:21:37 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 12:21:37 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 12:21:37 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 12:21:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:21:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:21:38 2011: TPIU fitted.
Sat Nov 12 12:21:38 2011: ETM fitted.
Sat Nov 12 12:21:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:21:38 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:21:38 2011: Initial reset was performed
Sat Nov 12 12:21:38 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 12:21:38 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 12:21:38 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 12:21:39 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sat Nov 12 12:21:39 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 12:21:39 2011: Target reset
Sat Nov 12 12:21:45 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 12:21:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:21:45 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:21:45 2011: TPIU fitted.
Sat Nov 12 12:21:45 2011: ETM fitted.
Sat Nov 12 12:21:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:21:45 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:21:47 2011: 137680 bytes downloaded into FLASH and verified (15.99 Kbytes/sec)
Sat Nov 12 12:21:47 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 12:21:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:21:47 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:21:47 2011: TPIU fitted.
Sat Nov 12 12:21:47 2011: ETM fitted.
Sat Nov 12 12:21:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:21:48 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:21:48 2011: Target reset
Sat Nov 12 12:22:19 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 12:22:30 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 12:22:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:22:33 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:22:33 2011: TPIU fitted.
Sat Nov 12 12:22:33 2011: ETM fitted.
Sat Nov 12 12:22:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:22:33 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:22:33 2011: Target reset
Sat Nov 12 12:22:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:22:40 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:22:40 2011: TPIU fitted.
Sat Nov 12 12:22:40 2011: ETM fitted.
Sat Nov 12 12:22:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:22:40 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:22:40 2011: Target reset
Sat Nov 12 12:22:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:22:51 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:22:51 2011: TPIU fitted.
Sat Nov 12 12:22:51 2011: ETM fitted.
Sat Nov 12 12:22:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:22:51 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:22:51 2011: Target reset
Sat Nov 12 12:23:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:23:11 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:23:11 2011: TPIU fitted.
Sat Nov 12 12:23:11 2011: ETM fitted.
Sat Nov 12 12:23:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:23:11 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:23:11 2011: Target reset


 << Logging to file resumes >> 

Sat Nov 12 12:24:23 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 12:24:23 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 12:24:23 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 12:24:23 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 12:24:23 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 12:24:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:24:23 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:24:23 2011: TPIU fitted.
Sat Nov 12 12:24:23 2011: ETM fitted.
Sat Nov 12 12:24:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:24:24 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:24:24 2011: Initial reset was performed
Sat Nov 12 12:24:24 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 12:24:24 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 12:24:24 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 12:24:25 2011: 137680 bytes with download suppressed
Sat Nov 12 12:24:25 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 12:24:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:24:25 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:24:25 2011: TPIU fitted.
Sat Nov 12 12:24:25 2011: ETM fitted.
Sat Nov 12 12:24:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:24:25 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:24:25 2011: Target reset


 << Logging to file resumes >> 

Sat Nov 12 12:24:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 12:24:31 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 12:24:31 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 12:24:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 12:24:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 12:24:31 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 12:24:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:24:31 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:24:31 2011: TPIU fitted.
Sat Nov 12 12:24:31 2011: ETM fitted.
Sat Nov 12 12:24:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:24:32 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:24:32 2011: Initial reset was performed
Sat Nov 12 12:24:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 12:24:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 12:24:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 12:24:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 12:24:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 12:24:33 2011: Target reset
Sat Nov 12 12:24:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 12:24:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:24:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:24:38 2011: TPIU fitted.
Sat Nov 12 12:24:38 2011: ETM fitted.
Sat Nov 12 12:24:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:24:38 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:24:41 2011: 137680 bytes downloaded into FLASH and verified (15.96 Kbytes/sec)
Sat Nov 12 12:24:41 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 12:24:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:24:41 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:24:41 2011: TPIU fitted.
Sat Nov 12 12:24:41 2011: ETM fitted.
Sat Nov 12 12:24:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:24:41 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:24:41 2011: Target reset


 << Logging to file resumes >> 

Sat Nov 12 12:38:20 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 12:38:20 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 12:38:20 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 12:38:20 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 12:38:20 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 12:38:20 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 12:38:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:38:21 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:38:21 2011: TPIU fitted.
Sat Nov 12 12:38:21 2011: ETM fitted.
Sat Nov 12 12:38:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:38:21 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:38:21 2011: Initial reset was performed
Sat Nov 12 12:38:21 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 12:38:21 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 12:38:21 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 12:38:22 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 12:38:22 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 12:38:22 2011: Target reset
Sat Nov 12 12:38:27 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 12:38:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:38:28 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:38:28 2011: TPIU fitted.
Sat Nov 12 12:38:28 2011: ETM fitted.
Sat Nov 12 12:38:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:38:28 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:38:30 2011: 137720 bytes downloaded into FLASH and verified (16.27 Kbytes/sec)
Sat Nov 12 12:38:30 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 12:38:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:38:30 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:38:30 2011: TPIU fitted.
Sat Nov 12 12:38:30 2011: ETM fitted.
Sat Nov 12 12:38:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:38:30 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:38:30 2011: Target reset
Sat Nov 12 12:38:35 2011: Breakpoint hit: Code @ Memory.c:197.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 12:40:09 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 12:40:09 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 12:40:09 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 12:40:09 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 12:40:09 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 12:40:09 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 12:40:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:40:09 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:40:09 2011: TPIU fitted.
Sat Nov 12 12:40:09 2011: ETM fitted.
Sat Nov 12 12:40:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:40:10 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:40:10 2011: Initial reset was performed
Sat Nov 12 12:40:10 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 12:40:10 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 12:40:10 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 12:40:11 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 12:40:11 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 12:40:11 2011: Target reset
Sat Nov 12 12:40:16 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 12:40:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:40:16 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:40:16 2011: TPIU fitted.
Sat Nov 12 12:40:16 2011: ETM fitted.
Sat Nov 12 12:40:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:40:16 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:40:19 2011: 137720 bytes downloaded into FLASH and verified (16.30 Kbytes/sec)
Sat Nov 12 12:40:19 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 12:40:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:40:19 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:40:19 2011: TPIU fitted.
Sat Nov 12 12:40:19 2011: ETM fitted.
Sat Nov 12 12:40:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:40:19 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:40:19 2011: Target reset
Sat Nov 12 12:40:26 2011: Breakpoint hit: Code @ Memory.c:197.6, type: default (auto) 
Sat Nov 12 12:40:32 2011: Breakpoint hit: Code @ Memory.c:206.16, type: default (auto) 
Sat Nov 12 12:40:35 2011: Breakpoint hit: Code @ Memory.c:206.16, type: default (auto) 
Sat Nov 12 12:40:59 2011: Breakpoint hit: Code @ Memory.c:206.16, type: default (auto) 
Sat Nov 12 12:41:01 2011: Breakpoint hit: Code @ Memory.c:206.16, type: default (auto) 
Sat Nov 12 12:41:02 2011: Breakpoint hit: Code @ Memory.c:206.16, type: default (auto) 
Sat Nov 12 12:41:04 2011: Breakpoint hit: Code @ Memory.c:206.16, type: default (auto) 
Sat Nov 12 12:41:06 2011: Breakpoint hit: Code @ Memory.c:206.16, type: default (auto) 
Sat Nov 12 12:41:08 2011: Breakpoint hit: Code @ Memory.c:206.16, type: default (auto) 
Sat Nov 12 12:41:12 2011: Breakpoint hit: Code @ Memory.c:223.16, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 12:41:57 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 12:41:57 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 12:41:57 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 12:41:57 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 12:41:57 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 12:41:57 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 12:41:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:41:58 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:41:58 2011: TPIU fitted.
Sat Nov 12 12:41:58 2011: ETM fitted.
Sat Nov 12 12:41:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:41:58 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:41:58 2011: Initial reset was performed
Sat Nov 12 12:41:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 12:41:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 12:41:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 12:41:59 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 12:41:59 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 12:41:59 2011: Target reset
Sat Nov 12 12:42:05 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 12:42:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:42:05 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:42:05 2011: TPIU fitted.
Sat Nov 12 12:42:05 2011: ETM fitted.
Sat Nov 12 12:42:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:42:05 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:42:07 2011: 137728 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Sat Nov 12 12:42:07 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 12:42:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:42:07 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:42:07 2011: TPIU fitted.
Sat Nov 12 12:42:07 2011: ETM fitted.
Sat Nov 12 12:42:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:42:07 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:42:07 2011: Target reset
Sat Nov 12 12:42:12 2011: Breakpoint hit: Code @ Memory.c:197.6, type: default (auto) 
Sat Nov 12 12:42:15 2011: Breakpoint hit: Code @ Memory.c:223.16, type: default (auto) 
Sat Nov 12 12:42:18 2011: Breakpoint hit: Code @ Memory.c:223.16, type: default (auto) 
Sat Nov 12 12:42:20 2011: Breakpoint hit: Code @ Memory.c:223.16, type: default (auto) 
Sat Nov 12 12:42:22 2011: Breakpoint hit: Code @ Memory.c:223.16, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 12:43:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 12:43:31 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 12:43:31 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 12:43:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 12:43:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 12:43:31 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 12:43:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:43:31 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:43:31 2011: TPIU fitted.
Sat Nov 12 12:43:31 2011: ETM fitted.
Sat Nov 12 12:43:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:43:32 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:43:32 2011: Initial reset was performed
Sat Nov 12 12:43:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 12:43:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 12:43:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 12:43:33 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 12:43:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 12:43:33 2011: Target reset
Sat Nov 12 12:43:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 12:43:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:43:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:43:38 2011: TPIU fitted.
Sat Nov 12 12:43:38 2011: ETM fitted.
Sat Nov 12 12:43:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:43:38 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:43:41 2011: 137720 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Sat Nov 12 12:43:41 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 12:43:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:43:41 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:43:41 2011: TPIU fitted.
Sat Nov 12 12:43:41 2011: ETM fitted.
Sat Nov 12 12:43:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:43:41 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:43:41 2011: Target reset
Sat Nov 12 12:43:48 2011: Breakpoint hit: Code @ Memory.c:309.16, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 12:55:23 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 12:55:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 12:55:24 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 12:55:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 12:55:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 12:55:24 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 12:55:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:55:24 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:55:24 2011: TPIU fitted.
Sat Nov 12 12:55:24 2011: ETM fitted.
Sat Nov 12 12:55:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:55:25 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:55:25 2011: Initial reset was performed
Sat Nov 12 12:55:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 12:55:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 12:55:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 12:55:25 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 12:55:25 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 12:55:25 2011: Target reset
Sat Nov 12 12:55:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 12:55:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:55:31 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:55:31 2011: TPIU fitted.
Sat Nov 12 12:55:31 2011: ETM fitted.
Sat Nov 12 12:55:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:55:31 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:55:34 2011: 137768 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Sat Nov 12 12:55:34 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 12:55:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 12:55:34 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 12:55:34 2011: TPIU fitted.
Sat Nov 12 12:55:34 2011: ETM fitted.
Sat Nov 12 12:55:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 12:55:34 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 12:55:34 2011: Target reset
Sat Nov 12 12:56:17 2011: Breakpoint hit: Code @ Memory.c:197.6, type: default (auto) 
Sat Nov 12 13:24:25 2011: Breakpoint hit: Code @ Memory.c:313.21, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 13:31:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 13:31:14 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 13:31:14 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 13:31:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 13:31:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 13:31:14 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 13:31:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 13:31:15 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 13:31:15 2011: TPIU fitted.
Sat Nov 12 13:31:15 2011: ETM fitted.
Sat Nov 12 13:31:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 13:31:15 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 13:31:15 2011: Initial reset was performed
Sat Nov 12 13:31:15 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 13:31:15 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 13:31:15 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 13:31:16 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 13:31:16 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 13:31:16 2011: Target reset
Sat Nov 12 13:31:22 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 13:31:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 13:31:22 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 13:31:22 2011: TPIU fitted.
Sat Nov 12 13:31:22 2011: ETM fitted.
Sat Nov 12 13:31:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 13:31:22 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 13:31:24 2011: 137768 bytes downloaded into FLASH and verified (16.31 Kbytes/sec)
Sat Nov 12 13:31:24 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 13:31:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 13:31:24 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 13:31:24 2011: TPIU fitted.
Sat Nov 12 13:31:24 2011: ETM fitted.
Sat Nov 12 13:31:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 13:31:24 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 13:31:24 2011: Target reset
Sat Nov 12 13:31:29 2011: Breakpoint hit: Code @ Memory.c:197.6, type: default (auto) 
Sat Nov 12 13:31:36 2011: Breakpoint hit: Code @ Memory.c:311.21, type: default (auto) 
Sat Nov 12 13:31:49 2011: Breakpoint hit: Code @ Memory.c:313.21, type: default (auto) 
Sat Nov 12 14:18:54 2011: Breakpoint hit: Code @ Memory.c:311.21, type: default (auto) 
Sat Nov 12 18:26:39 2011: Breakpoint hit: Code @ Memory.c:313.21, type: default (auto) 
Sat Nov 12 18:38:22 2011: Breakpoint hit: Code @ Memory.c:307.20, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 18:39:19 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 18:39:19 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 18:39:19 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 18:39:19 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 18:39:19 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 18:39:19 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 18:39:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:39:19 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:39:19 2011: TPIU fitted.
Sat Nov 12 18:39:19 2011: ETM fitted.
Sat Nov 12 18:39:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:39:20 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:39:20 2011: Initial reset was performed
Sat Nov 12 18:39:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 18:39:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 18:39:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 18:39:21 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 18:39:21 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 18:39:21 2011: Target reset
Sat Nov 12 18:39:26 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 18:39:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:39:26 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:39:26 2011: TPIU fitted.
Sat Nov 12 18:39:26 2011: ETM fitted.
Sat Nov 12 18:39:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:39:26 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:39:29 2011: 137792 bytes downloaded into FLASH and verified (16.13 Kbytes/sec)
Sat Nov 12 18:39:29 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 18:39:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:39:29 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:39:29 2011: TPIU fitted.
Sat Nov 12 18:39:29 2011: ETM fitted.
Sat Nov 12 18:39:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:39:29 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:39:29 2011: Target reset
Sat Nov 12 18:39:42 2011: Breakpoint hit: Code @ Memory.c:307.20, type: default (auto) 
Sat Nov 12 18:39:42 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Sat Nov 12 18:40:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 18:40:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 18:40:36 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 18:40:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 18:40:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 18:40:36 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 18:40:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:40:36 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:40:36 2011: TPIU fitted.
Sat Nov 12 18:40:36 2011: ETM fitted.
Sat Nov 12 18:40:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:40:37 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:40:37 2011: Initial reset was performed
Sat Nov 12 18:40:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 18:40:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 18:40:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 18:40:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 18:40:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 18:40:37 2011: Target reset
Sat Nov 12 18:40:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 18:40:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:40:43 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:40:43 2011: TPIU fitted.
Sat Nov 12 18:40:43 2011: ETM fitted.
Sat Nov 12 18:40:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:40:43 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:40:46 2011: 137792 bytes downloaded into FLASH and verified (16.28 Kbytes/sec)
Sat Nov 12 18:40:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 18:40:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:40:46 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:40:46 2011: TPIU fitted.
Sat Nov 12 18:40:46 2011: ETM fitted.
Sat Nov 12 18:40:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:40:46 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:40:46 2011: Target reset
Sat Nov 12 18:41:18 2011: Breakpoint hit: Code @ Eeprom.c:329.16, type: default (auto) 
Sat Nov 12 18:41:18 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:42:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:42:10 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:42:10 2011: TPIU fitted.
Sat Nov 12 18:42:10 2011: ETM fitted.
Sat Nov 12 18:42:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:42:10 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:42:10 2011: Target reset
Sat Nov 12 18:42:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:42:27 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:42:27 2011: TPIU fitted.
Sat Nov 12 18:42:27 2011: ETM fitted.
Sat Nov 12 18:42:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:42:27 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:42:27 2011: Target reset
Sat Nov 12 18:42:30 2011: Breakpoint hit: Code @ Eeprom.c:327.11, type: default (auto) 
Sat Nov 12 18:42:59 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:43:00 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:43:00 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:43:01 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:43:01 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:43:01 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:43:01 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:43:08 2011: Breakpoint hit: Code @ nand_if.c:388.6, type: default (auto) 
Sat Nov 12 18:43:08 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:43:08 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:43:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:43:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:43:38 2011: TPIU fitted.
Sat Nov 12 18:43:38 2011: ETM fitted.
Sat Nov 12 18:43:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:43:38 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:43:38 2011: Target reset
Sat Nov 12 18:43:41 2011: Breakpoint hit: Code @ Eeprom.c:327.11, type: default (auto) 
Sat Nov 12 18:43:43 2011: Breakpoint hit: Code @ nand_if.c:351.3, type: default (auto) 
Sat Nov 12 18:43:43 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:43:43 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:43:54 2011: Breakpoint hit: Code @ nand_if.c:351.3, type: default (auto) 
Sat Nov 12 18:43:54 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:43:54 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:00 2011: Breakpoint hit: Code @ nand_if.c:351.3, type: default (auto) 
Sat Nov 12 18:44:00 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:00 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:09 2011: Failed to set breakpoint at 0x080286B4 (out of breakpoints?)
Sat Nov 12 18:44:09 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Nov 12 18:44:09 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:09 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:09 2011: Failed to set breakpoint at 0x080286F8 (out of breakpoints?)
Sat Nov 12 18:44:09 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Nov 12 18:44:10 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:10 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:10 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:10 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:11 2011: Failed to set breakpoint at 0x080286FC (out of breakpoints?)
Sat Nov 12 18:44:11 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Nov 12 18:44:11 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:11 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:11 2011: Breakpoint hit: Code @ nand_if.c:351.3, type: default (auto) 
Sat Nov 12 18:44:11 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:11 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:12 2011: Failed to set breakpoint at 0x080286B4 (out of breakpoints?)
Sat Nov 12 18:44:12 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Nov 12 18:44:12 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:12 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:12 2011: Failed to set breakpoint at 0x080286F8 (out of breakpoints?)
Sat Nov 12 18:44:12 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Nov 12 18:44:12 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:12 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:13 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:13 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:13 2011: Failed to set breakpoint at 0x080286FC (out of breakpoints?)
Sat Nov 12 18:44:13 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Nov 12 18:44:13 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:13 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:13 2011: Breakpoint hit: Code @ nand_if.c:351.3, type: default (auto) 
Sat Nov 12 18:44:13 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:13 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:24 2011: Breakpoint hit: Code @ nand_if.c:351.3, type: default (auto) 
Sat Nov 12 18:44:24 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:24 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:26 2011: Breakpoint hit: Code @ nand_if.c:375.3, type: default (auto) 
Sat Nov 12 18:44:26 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:26 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:36 2011: Failed to set breakpoint at 0x0802875C (out of breakpoints?)
Sat Nov 12 18:44:36 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Nov 12 18:44:37 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:37 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:37 2011: Failed to set breakpoint at 0x08028750 (out of breakpoints?)
Sat Nov 12 18:44:37 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Nov 12 18:44:38 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:38 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:41 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:41 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:42 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:42 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:42 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:42 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:43 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:43 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:44 2011: Breakpoint hit: Code @ nand_if.c:375.3, type: default (auto) 
Sat Nov 12 18:44:44 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:44 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)
Sat Nov 12 18:44:44 2011: Failed to set breakpoint at 0x0802875C (out of breakpoints?)
Sat Nov 12 18:44:44 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sat Nov 12 18:44:45 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:44:45 2011: The stack pointer for stack 'CSTACK' (currently 0x2000B638) is outside the stack range (0x2000B6A8 to 0x2000C6A8)


 << Logging to file resumes >> 

Sat Nov 12 18:53:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 18:53:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 18:53:36 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 18:53:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 18:53:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 18:53:36 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 18:53:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:53:36 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:53:36 2011: TPIU fitted.
Sat Nov 12 18:53:36 2011: ETM fitted.
Sat Nov 12 18:53:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:53:37 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:53:37 2011: Initial reset was performed
Sat Nov 12 18:53:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 18:53:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 18:53:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 18:53:38 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 18:53:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 18:53:38 2011: Target reset
Sat Nov 12 18:53:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 18:53:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:53:43 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:53:43 2011: TPIU fitted.
Sat Nov 12 18:53:43 2011: ETM fitted.
Sat Nov 12 18:53:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:53:43 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:53:44 2011: 67964 bytes downloaded into FLASH and verified (10.16 Kbytes/sec)
Sat Nov 12 18:53:44 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 18:53:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:53:44 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:53:44 2011: TPIU fitted.
Sat Nov 12 18:53:44 2011: ETM fitted.
Sat Nov 12 18:53:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:53:44 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:53:44 2011: Target reset
Sat Nov 12 18:54:11 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:54:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:54:14 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:54:14 2011: TPIU fitted.
Sat Nov 12 18:54:14 2011: ETM fitted.
Sat Nov 12 18:54:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:54:14 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:54:14 2011: Target reset
Sat Nov 12 18:54:19 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:54:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:54:23 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:54:23 2011: TPIU fitted.
Sat Nov 12 18:54:23 2011: ETM fitted.
Sat Nov 12 18:54:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:54:23 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:54:23 2011: Target reset
Sat Nov 12 18:54:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:54:26 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:54:26 2011: TPIU fitted.
Sat Nov 12 18:54:26 2011: ETM fitted.
Sat Nov 12 18:54:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:54:26 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:54:26 2011: Target reset
Sat Nov 12 18:55:02 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:55:03 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:55:03 2011: TPIU fitted.
Sat Nov 12 18:55:03 2011: ETM fitted.
Sat Nov 12 18:55:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:55:03 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:55:03 2011: Target reset
Sat Nov 12 18:55:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:55:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:55:08 2011: TPIU fitted.
Sat Nov 12 18:55:08 2011: ETM fitted.
Sat Nov 12 18:55:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:55:08 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:55:08 2011: Target reset
Sat Nov 12 18:55:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:55:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:55:08 2011: TPIU fitted.
Sat Nov 12 18:55:08 2011: ETM fitted.
Sat Nov 12 18:55:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:55:08 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:55:08 2011: Target reset
Sat Nov 12 18:55:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:55:09 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:55:09 2011: TPIU fitted.
Sat Nov 12 18:55:09 2011: ETM fitted.
Sat Nov 12 18:55:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:55:09 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:55:09 2011: Target reset
Sat Nov 12 18:55:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:55:09 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:55:09 2011: TPIU fitted.
Sat Nov 12 18:55:09 2011: ETM fitted.
Sat Nov 12 18:55:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:55:09 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:55:09 2011: Target reset
Sat Nov 12 18:55:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:55:10 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:55:10 2011: TPIU fitted.
Sat Nov 12 18:55:10 2011: ETM fitted.
Sat Nov 12 18:55:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:55:10 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:55:10 2011: Target reset
Sat Nov 12 18:55:18 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:20 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:20 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:21 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:21 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:21 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:22 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:22 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:22 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:23 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:23 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:23 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:23 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:24 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:24 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:24 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Sat Nov 12 18:55:24 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Sat Nov 12 18:55:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 18:55:49 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 18:55:49 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 18:55:49 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 18:55:49 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 18:55:49 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 18:55:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:55:49 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:55:49 2011: TPIU fitted.
Sat Nov 12 18:55:49 2011: ETM fitted.
Sat Nov 12 18:55:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:55:50 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:55:50 2011: Initial reset was performed
Sat Nov 12 18:55:50 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 18:55:50 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 18:55:50 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 18:55:51 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sat Nov 12 18:55:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 18:55:51 2011: Target reset
Sat Nov 12 18:55:55 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 18:55:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:55:55 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:55:55 2011: TPIU fitted.
Sat Nov 12 18:55:55 2011: ETM fitted.
Sat Nov 12 18:55:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:55:55 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:55:57 2011: 67964 bytes downloaded into FLASH and verified (10.11 Kbytes/sec)
Sat Nov 12 18:55:57 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 18:55:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:55:57 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:55:57 2011: TPIU fitted.
Sat Nov 12 18:55:57 2011: ETM fitted.
Sat Nov 12 18:55:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:55:57 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:55:57 2011: Target reset
Sat Nov 12 18:56:08 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 18:56:11 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 18:56:12 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 18:56:13 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 18:56:14 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 18:56:14 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 18:56:15 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 18:56:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 18:56:47 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 18:56:47 2011: TPIU fitted.
Sat Nov 12 18:56:47 2011: ETM fitted.
Sat Nov 12 18:56:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 18:56:47 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 18:56:47 2011: Target reset
Sat Nov 12 18:56:57 2011: Breakpoint hit: Code @ main.c:1104.6, type: default (auto) 
Sat Nov 12 18:57:19 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 18:57:20 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Sat Nov 12 19:03:45 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 19:03:46 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 19:03:46 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 19:03:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 19:03:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 19:03:46 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 19:03:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:03:46 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:03:46 2011: TPIU fitted.
Sat Nov 12 19:03:46 2011: ETM fitted.
Sat Nov 12 19:03:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:03:47 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:03:47 2011: Initial reset was performed
Sat Nov 12 19:03:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 19:03:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 19:03:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 19:03:47 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 19:03:47 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 19:03:47 2011: Target reset
Sat Nov 12 19:03:50 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 19:03:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:03:50 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:03:50 2011: TPIU fitted.
Sat Nov 12 19:03:50 2011: ETM fitted.
Sat Nov 12 19:03:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:03:50 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:03:52 2011: 60084 bytes downloaded into FLASH and verified (13.13 Kbytes/sec)
Sat Nov 12 19:03:52 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 19:03:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:03:52 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:03:52 2011: TPIU fitted.
Sat Nov 12 19:03:52 2011: ETM fitted.
Sat Nov 12 19:03:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:03:52 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:03:52 2011: Target reset
Sat Nov 12 19:03:59 2011: Breakpoint hit: Code @ main.c:1104.6, type: default (auto) 
Sat Nov 12 19:04:02 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 19:04:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:04:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:04:08 2011: TPIU fitted.
Sat Nov 12 19:04:08 2011: ETM fitted.
Sat Nov 12 19:04:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:04:08 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:04:08 2011: Target reset
Sat Nov 12 19:04:11 2011: Breakpoint hit: Code @ main.c:1102.6, type: default (auto) 
Sat Nov 12 19:04:16 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 19:04:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:04:18 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:04:18 2011: TPIU fitted.
Sat Nov 12 19:04:18 2011: ETM fitted.
Sat Nov 12 19:04:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:04:18 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:04:18 2011: Target reset
Sat Nov 12 19:04:21 2011: Breakpoint hit: Code @ main.c:1102.6, type: default (auto) 
Sat Nov 12 19:04:46 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%
Sat Nov 12 19:07:07 2011: The stack 'CSTACK' is filled to 100% (61440 bytes used out of 61440). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Sat Nov 12 19:09:34 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 19:09:34 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 19:09:34 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 19:09:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 19:09:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 19:09:34 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 19:09:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:09:34 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:09:34 2011: TPIU fitted.
Sat Nov 12 19:09:34 2011: ETM fitted.
Sat Nov 12 19:09:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:09:35 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:09:35 2011: Initial reset was performed
Sat Nov 12 19:09:35 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 19:09:35 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 19:09:35 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 19:09:36 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 19:09:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 19:09:36 2011: Target reset
Sat Nov 12 19:09:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 19:09:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:09:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:09:38 2011: TPIU fitted.
Sat Nov 12 19:09:38 2011: ETM fitted.
Sat Nov 12 19:09:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:09:38 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:09:40 2011: 60072 bytes downloaded into FLASH and verified (14.22 Kbytes/sec)
Sat Nov 12 19:09:40 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 19:09:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:09:40 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:09:40 2011: TPIU fitted.
Sat Nov 12 19:09:40 2011: ETM fitted.
Sat Nov 12 19:09:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:09:40 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:09:40 2011: Target reset
Sat Nov 12 19:16:27 2011: Breakpoint hit: Code @ main.c:1102.6, type: default (auto) 
Sat Nov 12 19:16:45 2011: Breakpoint hit: Code @ main.c:1207.6, type: default (auto) 
Sat Nov 12 19:16:47 2011: Breakpoint hit: Code @ main.c:1211.11, type: default (auto) 
Sat Nov 12 19:16:49 2011: Breakpoint hit: Code @ main.c:1211.11, type: default (auto) 
Sat Nov 12 19:16:55 2011: Breakpoint hit: Code @ main.c:1211.11, type: default (auto) 
Sat Nov 12 19:17:20 2011: Breakpoint hit: Code @ main.c:1213.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 19:17:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 19:17:31 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 19:17:31 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 19:17:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 19:17:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 19:17:31 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 19:17:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:17:31 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:17:31 2011: TPIU fitted.
Sat Nov 12 19:17:31 2011: ETM fitted.
Sat Nov 12 19:17:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:17:32 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:17:32 2011: Initial reset was performed
Sat Nov 12 19:17:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 19:17:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 19:17:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 19:17:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 19:17:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 19:17:33 2011: Target reset
Sat Nov 12 19:17:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 19:17:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:17:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:17:38 2011: TPIU fitted.
Sat Nov 12 19:17:38 2011: ETM fitted.
Sat Nov 12 19:17:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:17:38 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:17:41 2011: 131036 bytes downloaded into FLASH and verified (15.48 Kbytes/sec)
Sat Nov 12 19:17:41 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 19:17:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:17:41 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:17:41 2011: TPIU fitted.
Sat Nov 12 19:17:41 2011: ETM fitted.
Sat Nov 12 19:17:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:17:41 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:17:41 2011: Target reset
Sat Nov 12 19:17:56 2011: Breakpoint hit: Code @ main.c:1102.6, type: default (auto) 
Sat Nov 12 19:18:30 2011: Breakpoint hit: Code @ main.c:1216.6, type: default (auto) 
Sat Nov 12 19:18:43 2011: Breakpoint hit: Code @ main.c:1220.17, type: default (auto) 
Sat Nov 12 19:23:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:23:00 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:23:00 2011: TPIU fitted.
Sat Nov 12 19:23:00 2011: ETM fitted.
Sat Nov 12 19:23:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:23:01 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:23:01 2011: Target reset
Sat Nov 12 19:23:18 2011: Breakpoint hit: Code @ main.c:1220.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 19:23:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 19:23:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 19:23:29 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 19:23:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 19:23:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 19:23:29 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 19:23:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:23:29 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:23:29 2011: TPIU fitted.
Sat Nov 12 19:23:29 2011: ETM fitted.
Sat Nov 12 19:23:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:23:30 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:23:30 2011: Initial reset was performed
Sat Nov 12 19:23:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 19:23:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 19:23:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 19:23:30 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 19:23:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 19:23:30 2011: Target reset
Sat Nov 12 19:23:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 19:23:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:23:33 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:23:33 2011: TPIU fitted.
Sat Nov 12 19:23:33 2011: ETM fitted.
Sat Nov 12 19:23:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:23:33 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:23:35 2011: 60072 bytes downloaded into FLASH and verified (14.12 Kbytes/sec)
Sat Nov 12 19:23:35 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 19:23:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:23:35 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:23:35 2011: TPIU fitted.
Sat Nov 12 19:23:35 2011: ETM fitted.
Sat Nov 12 19:23:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:23:35 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:23:35 2011: Target reset
Sat Nov 12 19:23:41 2011: Breakpoint hit: Code @ main.c:1368.2, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 19:24:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 19:24:08 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 19:24:08 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 19:24:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 19:24:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 19:24:08 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 19:24:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:24:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:24:08 2011: TPIU fitted.
Sat Nov 12 19:24:08 2011: ETM fitted.
Sat Nov 12 19:24:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:24:09 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:24:09 2011: Initial reset was performed
Sat Nov 12 19:24:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 19:24:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 19:24:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 19:24:10 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 19:24:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 19:24:10 2011: Target reset
Sat Nov 12 19:24:12 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 19:24:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:24:12 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:24:12 2011: TPIU fitted.
Sat Nov 12 19:24:12 2011: ETM fitted.
Sat Nov 12 19:24:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:24:12 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:24:14 2011: 60072 bytes downloaded into FLASH and verified (14.01 Kbytes/sec)
Sat Nov 12 19:24:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 19:24:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:24:14 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:24:14 2011: TPIU fitted.
Sat Nov 12 19:24:14 2011: ETM fitted.
Sat Nov 12 19:24:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:24:14 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:24:14 2011: Target reset
Sat Nov 12 19:24:22 2011: Breakpoint hit: Code @ Eeprom.c:325.6, type: default (auto) 
Sat Nov 12 19:24:25 2011: Breakpoint hit: Code @ Eeprom.c:327.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 19:25:42 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 19:25:42 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 19:25:42 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 19:25:42 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 19:25:42 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 19:25:42 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 19:25:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:25:42 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:25:42 2011: TPIU fitted.
Sat Nov 12 19:25:42 2011: ETM fitted.
Sat Nov 12 19:25:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:25:43 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:25:43 2011: Initial reset was performed
Sat Nov 12 19:25:43 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 19:25:43 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 19:25:43 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 19:25:43 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sat Nov 12 19:25:43 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 19:25:43 2011: Target reset
Sat Nov 12 19:25:49 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 19:25:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:25:49 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:25:49 2011: TPIU fitted.
Sat Nov 12 19:25:49 2011: ETM fitted.
Sat Nov 12 19:25:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:25:49 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:25:52 2011: 131036 bytes downloaded into FLASH and verified (15.17 Kbytes/sec)
Sat Nov 12 19:25:52 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 19:25:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:25:52 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:25:52 2011: TPIU fitted.
Sat Nov 12 19:25:52 2011: ETM fitted.
Sat Nov 12 19:25:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:25:52 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:25:52 2011: Target reset


 << Logging to file resumes >> 

Sat Nov 12 19:29:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 19:29:08 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 19:29:08 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 19:29:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 19:29:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 19:29:08 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 19:29:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:29:09 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:29:09 2011: TPIU fitted.
Sat Nov 12 19:29:09 2011: ETM fitted.
Sat Nov 12 19:29:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:29:09 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:29:09 2011: Initial reset was performed
Sat Nov 12 19:29:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 19:29:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 19:29:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 19:29:10 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 19:29:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 19:29:10 2011: Target reset
Sat Nov 12 19:29:15 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 19:29:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:29:15 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:29:15 2011: TPIU fitted.
Sat Nov 12 19:29:15 2011: ETM fitted.
Sat Nov 12 19:29:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:29:16 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:29:18 2011: 131036 bytes downloaded into FLASH and verified (15.39 Kbytes/sec)
Sat Nov 12 19:29:18 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 19:29:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:29:18 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:29:18 2011: TPIU fitted.
Sat Nov 12 19:29:18 2011: ETM fitted.
Sat Nov 12 19:29:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:29:18 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:29:18 2011: Target reset
Sat Nov 12 19:29:42 2011: Breakpoint hit: Code @ main.c:1292.24, type: default (auto) 
Sat Nov 12 19:30:04 2011: Breakpoint hit: Code @ main.c:1292.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 19:31:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 19:31:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 19:31:44 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 19:31:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 19:31:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 19:31:44 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 19:31:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:31:44 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:31:44 2011: TPIU fitted.
Sat Nov 12 19:31:44 2011: ETM fitted.
Sat Nov 12 19:31:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:31:45 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:31:45 2011: Initial reset was performed
Sat Nov 12 19:31:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 19:31:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 19:31:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 19:31:46 2011: 712 bytes downloaded and verified (1.53 Kbytes/sec)
Sat Nov 12 19:31:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 19:31:46 2011: Target reset
Sat Nov 12 19:31:51 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 19:31:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:31:51 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:31:51 2011: TPIU fitted.
Sat Nov 12 19:31:51 2011: ETM fitted.
Sat Nov 12 19:31:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:31:51 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:31:55 2011: 133708 bytes downloaded into FLASH and verified (14.77 Kbytes/sec)
Sat Nov 12 19:31:55 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 19:31:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:31:55 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:31:55 2011: TPIU fitted.
Sat Nov 12 19:31:55 2011: ETM fitted.
Sat Nov 12 19:31:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:31:55 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:31:55 2011: Target reset
Sat Nov 12 19:32:57 2011: Breakpoint hit: Code @ main.c:1220.16, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 19:33:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 19:33:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 19:33:21 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 19:33:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 19:33:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 19:33:21 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 19:33:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:33:21 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:33:21 2011: TPIU fitted.
Sat Nov 12 19:33:21 2011: ETM fitted.
Sat Nov 12 19:33:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:33:22 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:33:22 2011: Initial reset was performed
Sat Nov 12 19:33:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 19:33:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 19:33:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 19:33:23 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Sat Nov 12 19:33:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 19:33:23 2011: Target reset
Sat Nov 12 19:33:28 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 19:33:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:33:28 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:33:28 2011: TPIU fitted.
Sat Nov 12 19:33:28 2011: ETM fitted.
Sat Nov 12 19:33:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:33:28 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:33:31 2011: 133708 bytes downloaded into FLASH and verified (15.39 Kbytes/sec)
Sat Nov 12 19:33:31 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 19:33:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 19:33:31 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 19:33:31 2011: TPIU fitted.
Sat Nov 12 19:33:31 2011: ETM fitted.
Sat Nov 12 19:33:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 19:33:31 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 19:33:31 2011: Target reset
Sat Nov 12 19:33:40 2011: Breakpoint hit: Code @ main.c:1220.11, type: default (auto) 
Sat Nov 12 20:02:14 2011: Breakpoint hit: Code @ main.c:1220.15, type: default (auto) 
Sat Nov 12 20:02:41 2011: Breakpoint hit: Code @ Memory.c:296.13, type: default (auto) 
Sat Nov 12 20:02:51 2011: Breakpoint hit: Code @ main.c:1220.11, type: default (auto) 
Sat Nov 12 20:02:54 2011: Breakpoint hit: Code @ Memory.c:296.6, type: default (auto) 
Sat Nov 12 20:04:42 2011: Breakpoint hit: Code @ Memory.c:307.16, type: default (auto) 
Sat Nov 12 20:04:45 2011: Breakpoint hit: Code @ Memory.c:311.21, type: default (auto) 
Sat Nov 12 20:04:53 2011: Breakpoint hit: Code @ Memory.c:315.21, type: default (auto) 
Sat Nov 12 20:44:11 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sat Nov 12 20:46:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 20:46:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 20:46:36 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 20:46:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 20:46:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 20:46:36 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 20:46:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 20:46:37 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 20:46:37 2011: TPIU fitted.
Sat Nov 12 20:46:37 2011: ETM fitted.
Sat Nov 12 20:46:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 20:46:37 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 20:46:37 2011: Initial reset was performed
Sat Nov 12 20:46:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 20:46:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 20:46:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 20:46:38 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Sat Nov 12 20:46:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 20:46:38 2011: Target reset
Sat Nov 12 20:46:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 20:46:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 20:46:43 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 20:46:43 2011: TPIU fitted.
Sat Nov 12 20:46:43 2011: ETM fitted.
Sat Nov 12 20:46:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 20:46:43 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 20:46:46 2011: 133724 bytes downloaded into FLASH and verified (15.95 Kbytes/sec)
Sat Nov 12 20:46:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 20:46:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 20:46:46 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 20:46:46 2011: TPIU fitted.
Sat Nov 12 20:46:46 2011: ETM fitted.
Sat Nov 12 20:46:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 20:46:46 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 20:46:46 2011: Target reset
Sat Nov 12 20:55:35 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sat Nov 12 20:57:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 20:57:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 20:57:10 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 20:57:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 20:57:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 20:57:10 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 20:57:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 20:57:10 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 20:57:10 2011: TPIU fitted.
Sat Nov 12 20:57:10 2011: ETM fitted.
Sat Nov 12 20:57:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 20:57:11 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 20:57:11 2011: Initial reset was performed
Sat Nov 12 20:57:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 20:57:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 20:57:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 20:57:12 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 20:57:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 20:57:12 2011: Target reset
Sat Nov 12 20:57:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 20:57:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 20:57:17 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 20:57:17 2011: TPIU fitted.
Sat Nov 12 20:57:17 2011: ETM fitted.
Sat Nov 12 20:57:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 20:57:17 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 20:57:20 2011: 133724 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Sat Nov 12 20:57:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 20:57:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 20:57:20 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 20:57:20 2011: TPIU fitted.
Sat Nov 12 20:57:20 2011: ETM fitted.
Sat Nov 12 20:57:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 20:57:20 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 20:57:20 2011: Target reset


 << Logging to file resumes >> 

Sat Nov 12 21:06:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 21:06:03 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 21:06:03 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 21:06:03 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 21:06:03 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 21:06:03 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 21:06:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:06:03 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:06:03 2011: TPIU fitted.
Sat Nov 12 21:06:03 2011: ETM fitted.
Sat Nov 12 21:06:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:06:03 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:06:03 2011: Initial reset was performed
Sat Nov 12 21:06:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 21:06:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 21:06:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 21:06:04 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 21:06:04 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 21:06:04 2011: Target reset
Sat Nov 12 21:06:09 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 21:06:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:06:10 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:06:10 2011: TPIU fitted.
Sat Nov 12 21:06:10 2011: ETM fitted.
Sat Nov 12 21:06:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:06:10 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:06:12 2011: 133740 bytes downloaded into FLASH and verified (16.07 Kbytes/sec)
Sat Nov 12 21:06:12 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 21:06:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:06:12 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:06:12 2011: TPIU fitted.
Sat Nov 12 21:06:12 2011: ETM fitted.
Sat Nov 12 21:06:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:06:12 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:06:12 2011: Target reset
Sat Nov 12 21:07:58 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sat Nov 12 21:08:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 21:08:30 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 21:08:30 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 21:08:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 21:08:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 21:08:30 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 21:08:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:08:30 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:08:31 2011: TPIU fitted.
Sat Nov 12 21:08:31 2011: ETM fitted.
Sat Nov 12 21:08:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:08:31 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:08:31 2011: Initial reset was performed
Sat Nov 12 21:08:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 21:08:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 21:08:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 21:08:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 21:08:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 21:08:32 2011: Target reset
Sat Nov 12 21:08:37 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 21:08:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:08:37 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:08:37 2011: TPIU fitted.
Sat Nov 12 21:08:37 2011: ETM fitted.
Sat Nov 12 21:08:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:08:37 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:08:40 2011: 133724 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Sat Nov 12 21:08:40 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 21:08:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:08:40 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:08:40 2011: TPIU fitted.
Sat Nov 12 21:08:40 2011: ETM fitted.
Sat Nov 12 21:08:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:08:40 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:08:40 2011: Target reset


 << Logging to file resumes >> 

Sat Nov 12 21:08:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 21:08:59 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 21:08:59 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 21:08:59 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 21:08:59 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 21:08:59 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 21:08:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:08:59 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:08:59 2011: TPIU fitted.
Sat Nov 12 21:08:59 2011: ETM fitted.
Sat Nov 12 21:08:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:09:00 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:09:00 2011: Initial reset was performed
Sat Nov 12 21:09:00 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 21:09:00 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 21:09:00 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 21:09:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 21:09:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 21:09:00 2011: Target reset
Sat Nov 12 21:09:06 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 21:09:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:09:06 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:09:06 2011: TPIU fitted.
Sat Nov 12 21:09:06 2011: ETM fitted.
Sat Nov 12 21:09:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:09:06 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:09:08 2011: 133724 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Sat Nov 12 21:09:08 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 21:09:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:09:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:09:08 2011: TPIU fitted.
Sat Nov 12 21:09:08 2011: ETM fitted.
Sat Nov 12 21:09:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:09:08 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:09:08 2011: Target reset


 << Logging to file resumes >> 

Sat Nov 12 21:20:15 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 21:20:15 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 21:20:15 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 21:20:15 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 21:20:15 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 21:20:15 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 21:20:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:20:15 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:20:15 2011: TPIU fitted.
Sat Nov 12 21:20:15 2011: ETM fitted.
Sat Nov 12 21:20:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:20:16 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:20:16 2011: Initial reset was performed
Sat Nov 12 21:20:16 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 21:20:16 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 21:20:16 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 21:20:17 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 21:20:17 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 21:20:17 2011: Target reset
Sat Nov 12 21:20:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 21:20:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:20:21 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:20:21 2011: TPIU fitted.
Sat Nov 12 21:20:21 2011: ETM fitted.
Sat Nov 12 21:20:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:20:21 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:20:23 2011: 66640 bytes downloaded into FLASH and verified (10.21 Kbytes/sec)
Sat Nov 12 21:20:23 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 21:20:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:20:23 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:20:23 2011: TPIU fitted.
Sat Nov 12 21:20:23 2011: ETM fitted.
Sat Nov 12 21:20:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:20:23 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:20:23 2011: Target reset
Sat Nov 12 21:20:30 2011: Breakpoint hit: Code @ Memory.c:360.6, type: default (auto) 
Sat Nov 12 21:20:44 2011: Breakpoint hit: Code @ main.c:1220.16, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 21:20:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 21:20:58 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 21:20:58 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 21:20:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 21:20:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 21:20:58 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 21:20:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:20:58 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:20:58 2011: TPIU fitted.
Sat Nov 12 21:20:58 2011: ETM fitted.
Sat Nov 12 21:20:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:20:59 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:20:59 2011: Initial reset was performed
Sat Nov 12 21:20:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 21:20:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 21:20:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 21:20:59 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Nov 12 21:20:59 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 21:20:59 2011: Target reset
Sat Nov 12 21:21:02 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 21:21:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:21:02 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:21:02 2011: TPIU fitted.
Sat Nov 12 21:21:02 2011: ETM fitted.
Sat Nov 12 21:21:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:21:02 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:21:04 2011: 65524 bytes downloaded into FLASH and verified (14.63 Kbytes/sec)
Sat Nov 12 21:21:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 21:21:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 21:21:04 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 21:21:04 2011: TPIU fitted.
Sat Nov 12 21:21:04 2011: ETM fitted.
Sat Nov 12 21:21:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 21:21:04 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 21:21:04 2011: Target reset
Sat Nov 12 21:21:12 2011: Breakpoint hit: Code @ main.c:1220.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 22:47:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 22:47:57 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 22:47:57 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 22:47:57 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 22:47:57 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 22:47:57 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 22:47:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 22:47:57 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 22:47:57 2011: TPIU fitted.
Sat Nov 12 22:47:57 2011: ETM fitted.
Sat Nov 12 22:47:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 22:47:58 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 22:47:58 2011: Initial reset was performed
Sat Nov 12 22:47:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 22:47:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 22:47:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 22:47:58 2011: 712 bytes downloaded and verified (1.48 Kbytes/sec)
Sat Nov 12 22:47:58 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 22:47:58 2011: Target reset
Sat Nov 12 22:48:03 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 22:48:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 22:48:03 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 22:48:03 2011: TPIU fitted.
Sat Nov 12 22:48:03 2011: ETM fitted.
Sat Nov 12 22:48:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 22:48:03 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 22:48:05 2011: 65552 bytes downloaded into FLASH and verified (9.57 Kbytes/sec)
Sat Nov 12 22:48:05 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 22:48:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 22:48:05 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 22:48:05 2011: TPIU fitted.
Sat Nov 12 22:48:05 2011: ETM fitted.
Sat Nov 12 22:48:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 22:48:05 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 22:48:05 2011: Target reset
Sat Nov 12 22:48:16 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 22:49:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 22:49:11 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 22:49:11 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 22:49:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 22:49:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 22:49:11 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 22:49:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 22:49:12 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 22:49:12 2011: TPIU fitted.
Sat Nov 12 22:49:12 2011: ETM fitted.
Sat Nov 12 22:49:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 22:49:12 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 22:49:12 2011: Initial reset was performed
Sat Nov 12 22:49:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 22:49:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 22:49:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 22:49:13 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 22:49:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 22:49:13 2011: Target reset
Sat Nov 12 22:49:18 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 22:49:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 22:49:18 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 22:49:18 2011: TPIU fitted.
Sat Nov 12 22:49:18 2011: ETM fitted.
Sat Nov 12 22:49:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 22:49:18 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 22:49:20 2011: 65556 bytes downloaded into FLASH and verified (9.71 Kbytes/sec)
Sat Nov 12 22:49:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 22:49:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 22:49:20 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 22:49:20 2011: TPIU fitted.
Sat Nov 12 22:49:20 2011: ETM fitted.
Sat Nov 12 22:49:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 22:49:20 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 22:49:20 2011: Target reset
Sat Nov 12 22:49:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 22:49:39 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 22:49:39 2011: TPIU fitted.
Sat Nov 12 22:49:39 2011: ETM fitted.
Sat Nov 12 22:49:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 22:49:39 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 22:49:39 2011: Target reset
Sat Nov 12 22:49:44 2011: Breakpoint hit: Code @ main.c:1224.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 23:17:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 23:17:28 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 23:17:28 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 23:17:28 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 23:17:28 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 23:17:28 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 23:17:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:17:28 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:17:29 2011: TPIU fitted.
Sat Nov 12 23:17:29 2011: ETM fitted.
Sat Nov 12 23:17:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:17:29 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:17:29 2011: Initial reset was performed
Sat Nov 12 23:17:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 23:17:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 23:17:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 23:17:30 2011: 712 bytes downloaded and verified (1.53 Kbytes/sec)
Sat Nov 12 23:17:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 23:17:30 2011: Target reset
Sat Nov 12 23:17:35 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 23:17:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:17:35 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:17:35 2011: TPIU fitted.
Sat Nov 12 23:17:35 2011: ETM fitted.
Sat Nov 12 23:17:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:17:35 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:17:36 2011: 65556 bytes downloaded into FLASH and verified (9.97 Kbytes/sec)
Sat Nov 12 23:17:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 23:17:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:17:36 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:17:36 2011: TPIU fitted.
Sat Nov 12 23:17:36 2011: ETM fitted.
Sat Nov 12 23:17:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:17:36 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:17:36 2011: Target reset
Sat Nov 12 23:17:46 2011: Breakpoint hit: Code @ main.c:1224.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 23:21:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 23:21:30 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 23:21:30 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 23:21:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 23:21:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 23:21:30 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 23:21:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:21:30 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:21:30 2011: TPIU fitted.
Sat Nov 12 23:21:30 2011: ETM fitted.
Sat Nov 12 23:21:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:21:31 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:21:31 2011: Initial reset was performed
Sat Nov 12 23:21:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 23:21:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 23:21:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 23:21:31 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 23:21:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 23:21:31 2011: Target reset
Sat Nov 12 23:21:36 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 23:21:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:21:36 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:21:36 2011: TPIU fitted.
Sat Nov 12 23:21:36 2011: ETM fitted.
Sat Nov 12 23:21:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:21:36 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:21:38 2011: 65572 bytes downloaded into FLASH and verified (9.71 Kbytes/sec)
Sat Nov 12 23:21:38 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 23:21:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:21:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:21:38 2011: TPIU fitted.
Sat Nov 12 23:21:38 2011: ETM fitted.
Sat Nov 12 23:21:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:21:38 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:21:38 2011: Target reset
Sat Nov 12 23:21:58 2011: Breakpoint hit: Code @ main.c:1224.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 23:25:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 23:25:08 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 23:25:08 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 23:25:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 23:25:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 23:25:08 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 23:25:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:25:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:25:08 2011: TPIU fitted.
Sat Nov 12 23:25:08 2011: ETM fitted.
Sat Nov 12 23:25:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:25:09 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:25:09 2011: Initial reset was performed
Sat Nov 12 23:25:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 23:25:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 23:25:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 23:25:10 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 23:25:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 23:25:10 2011: Target reset
Sat Nov 12 23:25:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 23:25:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:25:14 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:25:14 2011: TPIU fitted.
Sat Nov 12 23:25:14 2011: ETM fitted.
Sat Nov 12 23:25:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:25:15 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:25:16 2011: 65572 bytes downloaded into FLASH and verified (9.73 Kbytes/sec)
Sat Nov 12 23:25:16 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 23:25:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:25:16 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:25:16 2011: TPIU fitted.
Sat Nov 12 23:25:16 2011: ETM fitted.
Sat Nov 12 23:25:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:25:16 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:25:16 2011: Target reset
Sat Nov 12 23:25:51 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 23:27:27 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 23:27:27 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 23:27:27 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 23:27:27 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 23:27:27 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 23:27:27 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 23:27:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:27:28 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:27:28 2011: TPIU fitted.
Sat Nov 12 23:27:28 2011: ETM fitted.
Sat Nov 12 23:27:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:27:28 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:27:28 2011: Initial reset was performed
Sat Nov 12 23:27:28 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 23:27:28 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 23:27:28 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 23:27:29 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 23:27:29 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 23:27:29 2011: Target reset
Sat Nov 12 23:27:34 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 23:27:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:27:34 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:27:34 2011: TPIU fitted.
Sat Nov 12 23:27:34 2011: ETM fitted.
Sat Nov 12 23:27:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:27:34 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:27:35 2011: 65584 bytes downloaded into FLASH and verified (9.78 Kbytes/sec)
Sat Nov 12 23:27:35 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 23:27:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:27:35 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:27:36 2011: TPIU fitted.
Sat Nov 12 23:27:36 2011: ETM fitted.
Sat Nov 12 23:27:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:27:36 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:27:36 2011: Target reset
Sat Nov 12 23:27:44 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sat Nov 12 23:27:57 2011: Breakpoint hit: Code @ main.c:1224.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 23:28:37 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 23:28:38 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 23:28:38 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 23:28:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 23:28:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 23:28:38 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 23:28:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:28:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:28:38 2011: TPIU fitted.
Sat Nov 12 23:28:38 2011: ETM fitted.
Sat Nov 12 23:28:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:28:39 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:28:39 2011: Initial reset was performed
Sat Nov 12 23:28:39 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 23:28:39 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 23:28:39 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 23:28:39 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 23:28:39 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 23:28:39 2011: Target reset
Sat Nov 12 23:28:44 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 23:28:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:28:44 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:28:44 2011: TPIU fitted.
Sat Nov 12 23:28:44 2011: ETM fitted.
Sat Nov 12 23:28:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:28:44 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:28:46 2011: 65544 bytes downloaded into FLASH and verified (9.75 Kbytes/sec)
Sat Nov 12 23:28:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 23:28:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:28:46 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:28:46 2011: TPIU fitted.
Sat Nov 12 23:28:46 2011: ETM fitted.
Sat Nov 12 23:28:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:28:46 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:28:46 2011: Target reset
Sat Nov 12 23:29:01 2011: Breakpoint hit: Code @ main.c:1234.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Nov 12 23:55:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Nov 12 23:55:13 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Nov 12 23:55:13 2011: JLINK command: device = STM32F207xx, return = 0

Sat Nov 12 23:55:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Nov 12 23:55:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Nov 12 23:55:13 2011: JTAG speed is initially set to: 32 kHz
Sat Nov 12 23:55:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:55:14 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:55:14 2011: TPIU fitted.
Sat Nov 12 23:55:14 2011: ETM fitted.
Sat Nov 12 23:55:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:55:14 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:55:14 2011: Initial reset was performed
Sat Nov 12 23:55:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 12 23:55:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 12 23:55:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 12 23:55:15 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Nov 12 23:55:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Nov 12 23:55:15 2011: Target reset
Sat Nov 12 23:55:20 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Nov 12 23:55:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:55:20 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:55:20 2011: TPIU fitted.
Sat Nov 12 23:55:20 2011: ETM fitted.
Sat Nov 12 23:55:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:55:20 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:55:22 2011: 65548 bytes downloaded into FLASH and verified (9.71 Kbytes/sec)
Sat Nov 12 23:55:22 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Nov 12 23:55:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 12 23:55:22 2011: Found Cortex-M3 r2p0, Little endian.
Sat Nov 12 23:55:22 2011: TPIU fitted.
Sat Nov 12 23:55:22 2011: ETM fitted.
Sat Nov 12 23:55:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 12 23:55:22 2011: Hardware reset with strategy 0 was performed
Sat Nov 12 23:55:22 2011: Target reset
Sat Nov 12 23:55:29 2011: Breakpoint hit: Code @ main.c:1234.11, type: default (auto) 
Sun Nov 13 00:19:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 00:19:00 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 00:19:00 2011: TPIU fitted.
Sun Nov 13 00:19:00 2011: ETM fitted.
Sun Nov 13 00:19:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 00:19:00 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 00:19:00 2011: Target reset
Sun Nov 13 00:19:06 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 00:21:20 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 00:21:39 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 00:22:34 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 00:22:45 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 00:23:03 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 00:26:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 00:26:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 00:26:21 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 00:26:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 00:26:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 00:26:21 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 00:26:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 00:26:22 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 00:26:22 2011: TPIU fitted.
Sun Nov 13 00:26:22 2011: ETM fitted.
Sun Nov 13 00:26:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 00:26:22 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 00:26:22 2011: Initial reset was performed
Sun Nov 13 00:26:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 00:26:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 00:26:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 00:26:23 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Nov 13 00:26:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 00:26:23 2011: Target reset
Sun Nov 13 00:26:27 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 00:26:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 00:26:28 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 00:26:28 2011: TPIU fitted.
Sun Nov 13 00:26:28 2011: ETM fitted.
Sun Nov 13 00:26:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 00:26:28 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 00:26:29 2011: 65548 bytes downloaded into FLASH and verified (10.07 Kbytes/sec)
Sun Nov 13 00:26:29 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 00:26:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 00:26:29 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 00:26:29 2011: TPIU fitted.
Sun Nov 13 00:26:29 2011: ETM fitted.
Sun Nov 13 00:26:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 00:26:29 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 00:26:29 2011: Target reset
Sun Nov 13 00:26:39 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 00:26:46 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 
Sun Nov 13 00:27:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 00:27:13 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 00:27:13 2011: TPIU fitted.
Sun Nov 13 00:27:13 2011: ETM fitted.
Sun Nov 13 00:27:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 00:27:13 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 00:27:13 2011: Target reset
Sun Nov 13 00:27:20 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 00:30:09 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 00:30:09 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 00:30:09 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 00:30:09 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 00:30:09 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 00:30:09 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 00:30:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 00:30:09 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 00:30:09 2011: TPIU fitted.
Sun Nov 13 00:30:09 2011: ETM fitted.
Sun Nov 13 00:30:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 00:30:10 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 00:30:10 2011: Initial reset was performed
Sun Nov 13 00:30:10 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 00:30:10 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 00:30:10 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 00:30:11 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Nov 13 00:30:11 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 00:30:11 2011: Target reset
Sun Nov 13 00:30:15 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 00:30:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 00:30:15 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 00:30:15 2011: TPIU fitted.
Sun Nov 13 00:30:15 2011: ETM fitted.
Sun Nov 13 00:30:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 00:30:15 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 00:30:17 2011: 65540 bytes downloaded into FLASH and verified (9.75 Kbytes/sec)
Sun Nov 13 00:30:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 00:30:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 00:30:17 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 00:30:17 2011: TPIU fitted.
Sun Nov 13 00:30:17 2011: ETM fitted.
Sun Nov 13 00:30:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 00:30:17 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 00:30:17 2011: Target reset
Sun Nov 13 00:30:25 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 01:40:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 01:40:32 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 01:40:32 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 01:40:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 01:40:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 01:40:32 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 01:40:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:40:32 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:40:32 2011: TPIU fitted.
Sun Nov 13 01:40:32 2011: ETM fitted.
Sun Nov 13 01:40:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:40:33 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:40:33 2011: Initial reset was performed
Sun Nov 13 01:40:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 01:40:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 01:40:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 01:40:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 01:40:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 01:40:33 2011: Target reset
Sun Nov 13 01:40:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 01:40:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:40:38 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:40:38 2011: TPIU fitted.
Sun Nov 13 01:40:38 2011: ETM fitted.
Sun Nov 13 01:40:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:40:38 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:40:40 2011: 65540 bytes downloaded into FLASH and verified (10.07 Kbytes/sec)
Sun Nov 13 01:40:40 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 01:40:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:40:40 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:40:40 2011: TPIU fitted.
Sun Nov 13 01:40:40 2011: ETM fitted.
Sun Nov 13 01:40:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:40:40 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:40:40 2011: Target reset
Sun Nov 13 01:40:47 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 01:49:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 01:49:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 01:49:39 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 01:49:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 01:49:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 01:49:39 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 01:49:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:49:39 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:49:40 2011: TPIU fitted.
Sun Nov 13 01:49:40 2011: ETM fitted.
Sun Nov 13 01:49:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:49:40 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:49:40 2011: Initial reset was performed
Sun Nov 13 01:49:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 01:49:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 01:49:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 01:49:41 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Sun Nov 13 01:49:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 01:49:41 2011: Target reset
Sun Nov 13 01:49:45 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 01:49:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:49:45 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:49:45 2011: TPIU fitted.
Sun Nov 13 01:49:45 2011: ETM fitted.
Sun Nov 13 01:49:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:49:45 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:49:47 2011: 65552 bytes downloaded into FLASH and verified (10.17 Kbytes/sec)
Sun Nov 13 01:49:47 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 01:49:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:49:47 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:49:47 2011: TPIU fitted.
Sun Nov 13 01:49:47 2011: ETM fitted.
Sun Nov 13 01:49:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:49:47 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:49:47 2011: Target reset
Sun Nov 13 01:49:55 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 
Sun Nov 13 01:50:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:50:44 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:50:44 2011: TPIU fitted.
Sun Nov 13 01:50:44 2011: ETM fitted.
Sun Nov 13 01:50:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:50:44 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:50:44 2011: Target reset
Sun Nov 13 01:50:49 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 
Sun Nov 13 01:50:58 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:01 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:03 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:06 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:07 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:08 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:09 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:10 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:11 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:12 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:13 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:14 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:15 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:16 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:18 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 
Sun Nov 13 01:51:19 2011: Breakpoint hit: Code @ GraphicLcd.c:363.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 01:52:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 01:52:28 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 01:52:28 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 01:52:28 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 01:52:28 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 01:52:28 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 01:52:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:52:28 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:52:28 2011: TPIU fitted.
Sun Nov 13 01:52:28 2011: ETM fitted.
Sun Nov 13 01:52:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:52:29 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:52:29 2011: Initial reset was performed
Sun Nov 13 01:52:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 01:52:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 01:52:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 01:52:30 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Nov 13 01:52:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 01:52:30 2011: Target reset
Sun Nov 13 01:52:34 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 01:52:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:52:34 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:52:34 2011: TPIU fitted.
Sun Nov 13 01:52:34 2011: ETM fitted.
Sun Nov 13 01:52:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:52:35 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:52:36 2011: 65564 bytes downloaded into FLASH and verified (9.83 Kbytes/sec)
Sun Nov 13 01:52:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 01:52:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:52:36 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:52:36 2011: TPIU fitted.
Sun Nov 13 01:52:36 2011: ETM fitted.
Sun Nov 13 01:52:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:52:36 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:52:36 2011: Target reset
Sun Nov 13 01:52:49 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 01:53:27 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 01:53:27 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 01:53:27 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 01:53:27 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 01:53:27 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 01:53:27 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 01:53:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:53:27 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:53:27 2011: TPIU fitted.
Sun Nov 13 01:53:27 2011: ETM fitted.
Sun Nov 13 01:53:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:53:28 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:53:28 2011: Initial reset was performed
Sun Nov 13 01:53:28 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 01:53:28 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 01:53:28 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 01:53:29 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Nov 13 01:53:29 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 01:53:29 2011: Target reset
Sun Nov 13 01:53:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 01:53:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:53:33 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:53:33 2011: TPIU fitted.
Sun Nov 13 01:53:33 2011: ETM fitted.
Sun Nov 13 01:53:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:53:34 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:53:35 2011: 65552 bytes downloaded into FLASH and verified (9.78 Kbytes/sec)
Sun Nov 13 01:53:35 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 01:53:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:53:35 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:53:35 2011: TPIU fitted.
Sun Nov 13 01:53:35 2011: ETM fitted.
Sun Nov 13 01:53:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:53:35 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:53:35 2011: Target reset
Sun Nov 13 01:53:43 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 
Sun Nov 13 01:53:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 01:53:58 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 01:53:58 2011: TPIU fitted.
Sun Nov 13 01:53:58 2011: ETM fitted.
Sun Nov 13 01:53:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 01:53:58 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 01:53:58 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 12:47:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 12:47:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 12:47:44 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 12:47:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 12:47:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 12:47:44 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 12:47:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:47:44 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:47:44 2011: TPIU fitted.
Sun Nov 13 12:47:44 2011: ETM fitted.
Sun Nov 13 12:47:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:47:45 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:47:45 2011: Initial reset was performed
Sun Nov 13 12:47:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 12:47:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 12:47:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 12:47:45 2011: 712 bytes downloaded and verified (1.48 Kbytes/sec)
Sun Nov 13 12:47:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 12:47:45 2011: Target reset
Sun Nov 13 12:47:50 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 12:47:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:47:50 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:47:50 2011: TPIU fitted.
Sun Nov 13 12:47:50 2011: ETM fitted.
Sun Nov 13 12:47:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:47:50 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:47:52 2011: 65548 bytes downloaded into FLASH and verified (10.12 Kbytes/sec)
Sun Nov 13 12:47:52 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 12:47:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:47:52 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:47:52 2011: TPIU fitted.
Sun Nov 13 12:47:52 2011: ETM fitted.
Sun Nov 13 12:47:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:47:52 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:47:52 2011: Target reset
Sun Nov 13 12:50:07 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 12:51:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 12:51:58 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 12:51:58 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 12:51:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 12:51:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 12:51:58 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 12:51:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:51:58 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:51:58 2011: TPIU fitted.
Sun Nov 13 12:51:58 2011: ETM fitted.
Sun Nov 13 12:51:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:51:59 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:51:59 2011: Initial reset was performed
Sun Nov 13 12:51:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 12:51:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 12:51:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 12:52:00 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sun Nov 13 12:52:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 12:52:00 2011: Target reset
Sun Nov 13 12:52:02 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 12:52:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:52:02 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:52:02 2011: TPIU fitted.
Sun Nov 13 12:52:02 2011: ETM fitted.
Sun Nov 13 12:52:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:52:02 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:52:04 2011: 65532 bytes downloaded into FLASH and verified (14.57 Kbytes/sec)
Sun Nov 13 12:52:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 12:52:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:52:04 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:52:04 2011: TPIU fitted.
Sun Nov 13 12:52:04 2011: ETM fitted.
Sun Nov 13 12:52:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:52:04 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:52:04 2011: Target reset
Sun Nov 13 12:52:12 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 12:53:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 12:53:28 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 12:53:28 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 12:53:28 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 12:53:28 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 12:53:28 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 12:53:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:53:28 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:53:28 2011: TPIU fitted.
Sun Nov 13 12:53:28 2011: ETM fitted.
Sun Nov 13 12:53:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:53:29 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:53:29 2011: Initial reset was performed
Sun Nov 13 12:53:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 12:53:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 12:53:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 12:53:29 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 12:53:29 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 12:53:29 2011: Target reset
Sun Nov 13 12:53:34 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 12:53:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:53:34 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:53:34 2011: TPIU fitted.
Sun Nov 13 12:53:34 2011: ETM fitted.
Sun Nov 13 12:53:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:53:34 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:53:36 2011: 65548 bytes downloaded into FLASH and verified (10.02 Kbytes/sec)
Sun Nov 13 12:53:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 12:53:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:53:36 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:53:36 2011: TPIU fitted.
Sun Nov 13 12:53:36 2011: ETM fitted.
Sun Nov 13 12:53:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:53:36 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:53:36 2011: Target reset
Sun Nov 13 12:53:45 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 12:54:59 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 12:54:59 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 12:54:59 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 12:54:59 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 12:54:59 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 12:54:59 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 12:54:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:54:59 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:54:59 2011: TPIU fitted.
Sun Nov 13 12:54:59 2011: ETM fitted.
Sun Nov 13 12:54:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:55:00 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:55:00 2011: Initial reset was performed
Sun Nov 13 12:55:00 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 12:55:00 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 12:55:00 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 12:55:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 12:55:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 12:55:00 2011: Target reset
Sun Nov 13 12:55:03 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 12:55:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:55:03 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:55:03 2011: TPIU fitted.
Sun Nov 13 12:55:03 2011: ETM fitted.
Sun Nov 13 12:55:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:55:03 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:55:05 2011: 65536 bytes downloaded into FLASH and verified (14.68 Kbytes/sec)
Sun Nov 13 12:55:05 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 12:55:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:55:05 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:55:05 2011: TPIU fitted.
Sun Nov 13 12:55:05 2011: ETM fitted.
Sun Nov 13 12:55:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:55:05 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:55:05 2011: Target reset
Sun Nov 13 12:55:13 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 12:55:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 12:55:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 12:55:29 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 12:55:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 12:55:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 12:55:29 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 12:55:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:55:29 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:55:29 2011: TPIU fitted.
Sun Nov 13 12:55:29 2011: ETM fitted.
Sun Nov 13 12:55:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:55:30 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:55:30 2011: Initial reset was performed
Sun Nov 13 12:55:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 12:55:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 12:55:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 12:55:31 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sun Nov 13 12:55:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 12:55:31 2011: Target reset
Sun Nov 13 12:55:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 12:55:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:55:33 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:55:33 2011: TPIU fitted.
Sun Nov 13 12:55:33 2011: ETM fitted.
Sun Nov 13 12:55:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:55:33 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:55:35 2011: 65528 bytes downloaded into FLASH and verified (14.63 Kbytes/sec)
Sun Nov 13 12:55:35 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 12:55:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:55:35 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:55:35 2011: TPIU fitted.
Sun Nov 13 12:55:35 2011: ETM fitted.
Sun Nov 13 12:55:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:55:35 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:55:35 2011: Target reset
Sun Nov 13 12:55:43 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 
Sun Nov 13 12:58:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 12:58:15 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 12:58:15 2011: TPIU fitted.
Sun Nov 13 12:58:15 2011: ETM fitted.
Sun Nov 13 12:58:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 12:58:15 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 12:58:15 2011: Target reset
Sun Nov 13 12:58:19 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:21 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:22 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:23 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:25 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:26 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:27 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:28 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:29 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:30 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:34 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:58:37 2011: Breakpoint hit: Code @ main.c:1223.11, type: default (auto) 
Sun Nov 13 12:58:45 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:59:04 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:59:06 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:59:07 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:59:09 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:59:10 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:59:11 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 
Sun Nov 13 12:59:12 2011: Breakpoint hit: Code @ GraphicLcd.c:364.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 13:05:18 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 13:05:18 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 13:05:18 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 13:05:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 13:05:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 13:05:18 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 13:05:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:05:18 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:05:18 2011: TPIU fitted.
Sun Nov 13 13:05:18 2011: ETM fitted.
Sun Nov 13 13:05:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:05:19 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:05:19 2011: Initial reset was performed
Sun Nov 13 13:05:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 13:05:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 13:05:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 13:05:20 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sun Nov 13 13:05:20 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 13:05:20 2011: Target reset
Sun Nov 13 13:05:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 13:05:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:05:25 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:05:25 2011: TPIU fitted.
Sun Nov 13 13:05:25 2011: ETM fitted.
Sun Nov 13 13:05:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:05:25 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:05:28 2011: 133732 bytes downloaded into FLASH and verified (15.89 Kbytes/sec)
Sun Nov 13 13:05:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 13:05:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:05:28 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:05:28 2011: TPIU fitted.
Sun Nov 13 13:05:28 2011: ETM fitted.
Sun Nov 13 13:05:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:05:28 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:05:28 2011: Target reset
Sun Nov 13 13:05:36 2011: Breakpoint hit: Code @ main.c:1240.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 13:08:57 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 13:08:57 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 13:08:57 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 13:08:57 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 13:08:57 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 13:08:57 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 13:08:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:08:57 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:08:57 2011: TPIU fitted.
Sun Nov 13 13:08:57 2011: ETM fitted.
Sun Nov 13 13:08:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:08:58 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:08:58 2011: Initial reset was performed
Sun Nov 13 13:08:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 13:08:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 13:08:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 13:08:58 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 13:08:58 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 13:08:58 2011: Target reset
Sun Nov 13 13:09:04 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 13:09:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:09:04 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:09:04 2011: TPIU fitted.
Sun Nov 13 13:09:04 2011: ETM fitted.
Sun Nov 13 13:09:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:09:04 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:09:07 2011: 133740 bytes downloaded into FLASH and verified (15.86 Kbytes/sec)
Sun Nov 13 13:09:07 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 13:09:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:09:07 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:09:07 2011: TPIU fitted.
Sun Nov 13 13:09:07 2011: ETM fitted.
Sun Nov 13 13:09:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:09:07 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:09:07 2011: Target reset
Sun Nov 13 13:10:04 2011: The stack pointer for stack 'CSTACK' (currently 0x200034B0) is outside the stack range (0x2000B6A8 to 0x2001A6A8)


 << Logging to file resumes >> 

Sun Nov 13 13:16:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 13:16:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 13:16:07 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 13:16:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 13:16:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 13:16:07 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 13:16:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:16:07 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:16:07 2011: TPIU fitted.
Sun Nov 13 13:16:07 2011: ETM fitted.
Sun Nov 13 13:16:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:16:08 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:16:08 2011: Initial reset was performed
Sun Nov 13 13:16:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 13:16:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 13:16:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 13:16:09 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 13:16:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 13:16:09 2011: Target reset
Sun Nov 13 13:16:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 13:16:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:16:14 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:16:14 2011: TPIU fitted.
Sun Nov 13 13:16:14 2011: ETM fitted.
Sun Nov 13 13:16:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:16:14 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:16:17 2011: 133740 bytes downloaded into FLASH and verified (15.83 Kbytes/sec)
Sun Nov 13 13:16:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 13:16:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:16:17 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:16:17 2011: TPIU fitted.
Sun Nov 13 13:16:17 2011: ETM fitted.
Sun Nov 13 13:16:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:16:17 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:16:17 2011: Target reset
Sun Nov 13 13:16:32 2011: Breakpoint hit: Code @ main.c:1102.6, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 13:17:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 13:17:31 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 13:17:31 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 13:17:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 13:17:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 13:17:31 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 13:17:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:17:31 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:17:31 2011: TPIU fitted.
Sun Nov 13 13:17:31 2011: ETM fitted.
Sun Nov 13 13:17:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:17:32 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:17:32 2011: Initial reset was performed
Sun Nov 13 13:17:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 13:17:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 13:17:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 13:17:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 13:17:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 13:17:33 2011: Target reset
Sun Nov 13 13:17:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 13:17:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:17:38 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:17:38 2011: TPIU fitted.
Sun Nov 13 13:17:38 2011: ETM fitted.
Sun Nov 13 13:17:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:17:38 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:17:41 2011: 133740 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Sun Nov 13 13:17:41 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 13:17:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:17:41 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:17:41 2011: TPIU fitted.
Sun Nov 13 13:17:41 2011: ETM fitted.
Sun Nov 13 13:17:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:17:41 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:17:41 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 13:18:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 13:18:11 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 13:18:11 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 13:18:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 13:18:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 13:18:11 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 13:18:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:18:11 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:18:11 2011: TPIU fitted.
Sun Nov 13 13:18:11 2011: ETM fitted.
Sun Nov 13 13:18:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:18:12 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:18:12 2011: Initial reset was performed
Sun Nov 13 13:18:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 13:18:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 13:18:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 13:18:13 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sun Nov 13 13:18:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 13:18:13 2011: Target reset
Sun Nov 13 13:18:18 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 13:18:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:18:18 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:18:18 2011: TPIU fitted.
Sun Nov 13 13:18:18 2011: ETM fitted.
Sun Nov 13 13:18:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:18:18 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:18:21 2011: 133740 bytes downloaded into FLASH and verified (15.89 Kbytes/sec)
Sun Nov 13 13:18:21 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 13:18:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:18:21 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:18:21 2011: TPIU fitted.
Sun Nov 13 13:18:21 2011: ETM fitted.
Sun Nov 13 13:18:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:18:21 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:18:21 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 13:38:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 13:38:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 13:38:10 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 13:38:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 13:38:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 13:38:10 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 13:38:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:38:10 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:38:10 2011: TPIU fitted.
Sun Nov 13 13:38:10 2011: ETM fitted.
Sun Nov 13 13:38:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:38:11 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:38:11 2011: Initial reset was performed
Sun Nov 13 13:38:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 13:38:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 13:38:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 13:38:11 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 13:38:11 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 13:38:11 2011: Target reset
Sun Nov 13 13:38:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 13:38:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:38:17 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:38:17 2011: TPIU fitted.
Sun Nov 13 13:38:17 2011: ETM fitted.
Sun Nov 13 13:38:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:38:17 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:38:20 2011: 133772 bytes downloaded into FLASH and verified (16.14 Kbytes/sec)
Sun Nov 13 13:38:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 13:38:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:38:20 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:38:20 2011: TPIU fitted.
Sun Nov 13 13:38:20 2011: ETM fitted.
Sun Nov 13 13:38:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:38:20 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:38:20 2011: Target reset
Sun Nov 13 13:47:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 13:47:25 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 13:47:25 2011: TPIU fitted.
Sun Nov 13 13:47:25 2011: ETM fitted.
Sun Nov 13 13:47:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 13:47:25 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 13:47:25 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 14:07:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:07:02 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:07:02 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:07:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:07:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:07:02 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:07:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:07:02 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:07:02 2011: TPIU fitted.
Sun Nov 13 14:07:02 2011: ETM fitted.
Sun Nov 13 14:07:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:07:03 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:07:03 2011: Initial reset was performed
Sun Nov 13 14:07:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:07:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:07:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:07:04 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:07:04 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:07:04 2011: Target reset
Sun Nov 13 14:07:09 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:07:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:07:09 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:07:09 2011: TPIU fitted.
Sun Nov 13 14:07:09 2011: ETM fitted.
Sun Nov 13 14:07:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:07:09 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:07:12 2011: 133796 bytes downloaded into FLASH and verified (15.84 Kbytes/sec)
Sun Nov 13 14:07:12 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:07:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:07:12 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:07:12 2011: TPIU fitted.
Sun Nov 13 14:07:12 2011: ETM fitted.
Sun Nov 13 14:07:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:07:12 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:07:12 2011: Target reset
Sun Nov 13 14:07:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:07:41 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:07:41 2011: TPIU fitted.
Sun Nov 13 14:07:41 2011: ETM fitted.
Sun Nov 13 14:07:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:07:41 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:07:41 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 14:07:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:07:56 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:07:56 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:07:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:07:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:07:56 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:07:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:07:56 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:07:56 2011: TPIU fitted.
Sun Nov 13 14:07:56 2011: ETM fitted.
Sun Nov 13 14:07:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:07:57 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:07:57 2011: Initial reset was performed
Sun Nov 13 14:07:57 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:07:57 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:07:57 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:07:57 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:07:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:07:57 2011: Target reset
Sun Nov 13 14:08:03 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:08:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:08:03 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:08:03 2011: TPIU fitted.
Sun Nov 13 14:08:03 2011: ETM fitted.
Sun Nov 13 14:08:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:08:03 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:08:06 2011: 133772 bytes downloaded into FLASH and verified (15.93 Kbytes/sec)
Sun Nov 13 14:08:06 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:08:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:08:06 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:08:06 2011: TPIU fitted.
Sun Nov 13 14:08:06 2011: ETM fitted.
Sun Nov 13 14:08:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:08:06 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:08:06 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 14:08:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:08:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:08:44 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:08:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:08:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:08:44 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:08:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:08:45 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:08:45 2011: TPIU fitted.
Sun Nov 13 14:08:45 2011: ETM fitted.
Sun Nov 13 14:08:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:08:45 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:08:45 2011: Initial reset was performed
Sun Nov 13 14:08:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:08:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:08:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:08:46 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:08:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:08:46 2011: Target reset
Sun Nov 13 14:08:51 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:08:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:08:51 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:08:51 2011: TPIU fitted.
Sun Nov 13 14:08:51 2011: ETM fitted.
Sun Nov 13 14:08:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:08:51 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:08:54 2011: 133772 bytes downloaded into FLASH and verified (15.83 Kbytes/sec)
Sun Nov 13 14:08:54 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:08:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:08:54 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:08:54 2011: TPIU fitted.
Sun Nov 13 14:08:54 2011: ETM fitted.
Sun Nov 13 14:08:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:08:54 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:08:54 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 14:09:48 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:09:49 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:09:49 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:09:49 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:09:49 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:09:49 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:09:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:09:49 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:09:49 2011: TPIU fitted.
Sun Nov 13 14:09:49 2011: ETM fitted.
Sun Nov 13 14:09:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:09:49 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:09:49 2011: Initial reset was performed
Sun Nov 13 14:09:50 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:09:50 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:09:50 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:09:50 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:09:50 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:09:50 2011: Target reset
Sun Nov 13 14:09:55 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:09:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:09:56 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:09:56 2011: TPIU fitted.
Sun Nov 13 14:09:56 2011: ETM fitted.
Sun Nov 13 14:09:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:09:56 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:09:58 2011: 133772 bytes downloaded into FLASH and verified (15.87 Kbytes/sec)
Sun Nov 13 14:09:58 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:09:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:09:58 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:09:58 2011: TPIU fitted.
Sun Nov 13 14:09:58 2011: ETM fitted.
Sun Nov 13 14:09:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:09:58 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:09:58 2011: Target reset
Sun Nov 13 14:13:35 2011: Breakpoint hit: Code @ GraphicLcd.c:709.7, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 14:17:20 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:17:20 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:17:20 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:17:20 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:17:20 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:17:20 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:17:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:17:20 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:17:20 2011: TPIU fitted.
Sun Nov 13 14:17:21 2011: ETM fitted.
Sun Nov 13 14:17:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:17:21 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:17:21 2011: Initial reset was performed
Sun Nov 13 14:17:21 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:17:21 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:17:21 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:17:22 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:17:22 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:17:22 2011: Target reset
Sun Nov 13 14:17:27 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:17:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:17:27 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:17:27 2011: TPIU fitted.
Sun Nov 13 14:17:27 2011: ETM fitted.
Sun Nov 13 14:17:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:17:27 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:17:30 2011: 133796 bytes downloaded into FLASH and verified (15.81 Kbytes/sec)
Sun Nov 13 14:17:30 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:17:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:17:30 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:17:30 2011: TPIU fitted.
Sun Nov 13 14:17:30 2011: ETM fitted.
Sun Nov 13 14:17:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:17:30 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:17:30 2011: Target reset
Sun Nov 13 14:17:44 2011: Breakpoint hit: Code @ GraphicLcd.c:709.7, type: default (auto) 
Sun Nov 13 14:25:35 2011: Breakpoint hit: Code @ GraphicLcd.c:458.6, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 14:29:23 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:29:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:29:24 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:29:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:29:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:29:24 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:29:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:29:24 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:29:24 2011: TPIU fitted.
Sun Nov 13 14:29:24 2011: ETM fitted.
Sun Nov 13 14:29:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:29:25 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:29:25 2011: Initial reset was performed
Sun Nov 13 14:29:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:29:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:29:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:29:25 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:29:25 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:29:25 2011: Target reset
Sun Nov 13 14:29:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:29:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:29:31 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:29:31 2011: TPIU fitted.
Sun Nov 13 14:29:31 2011: ETM fitted.
Sun Nov 13 14:29:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:29:31 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:29:33 2011: 133772 bytes downloaded into FLASH and verified (15.93 Kbytes/sec)
Sun Nov 13 14:29:33 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:29:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:29:34 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:29:34 2011: TPIU fitted.
Sun Nov 13 14:29:34 2011: ETM fitted.
Sun Nov 13 14:29:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:29:34 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:29:34 2011: Target reset
Sun Nov 13 14:29:41 2011: Breakpoint hit: Code @ GraphicLcd.c:458.6, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 14:33:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:33:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:33:01 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:33:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:33:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:33:01 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:33:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:33:01 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:33:01 2011: TPIU fitted.
Sun Nov 13 14:33:01 2011: ETM fitted.
Sun Nov 13 14:33:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:33:01 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:33:01 2011: Initial reset was performed
Sun Nov 13 14:33:01 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:33:01 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:33:01 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:33:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:33:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:33:02 2011: Target reset
Sun Nov 13 14:33:07 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:33:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:33:07 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:33:07 2011: TPIU fitted.
Sun Nov 13 14:33:07 2011: ETM fitted.
Sun Nov 13 14:33:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:33:08 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:33:10 2011: 133756 bytes downloaded into FLASH and verified (15.98 Kbytes/sec)
Sun Nov 13 14:33:10 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:33:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:33:10 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:33:10 2011: TPIU fitted.
Sun Nov 13 14:33:10 2011: ETM fitted.
Sun Nov 13 14:33:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:33:10 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:33:10 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 14:34:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:34:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:34:36 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:34:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:34:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:34:36 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:34:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:34:37 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:34:37 2011: TPIU fitted.
Sun Nov 13 14:34:37 2011: ETM fitted.
Sun Nov 13 14:34:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:34:37 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:34:37 2011: Initial reset was performed
Sun Nov 13 14:34:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:34:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:34:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:34:38 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Nov 13 14:34:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:34:38 2011: Target reset
Sun Nov 13 14:34:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:34:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:34:43 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:34:43 2011: TPIU fitted.
Sun Nov 13 14:34:43 2011: ETM fitted.
Sun Nov 13 14:34:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:34:43 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:34:46 2011: 133756 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Sun Nov 13 14:34:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:34:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:34:46 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:34:46 2011: TPIU fitted.
Sun Nov 13 14:34:46 2011: ETM fitted.
Sun Nov 13 14:34:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:34:46 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:34:46 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 14:43:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:43:02 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:43:02 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:43:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:43:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:43:02 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:43:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:43:02 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:43:02 2011: TPIU fitted.
Sun Nov 13 14:43:02 2011: ETM fitted.
Sun Nov 13 14:43:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:43:03 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:43:03 2011: Initial reset was performed
Sun Nov 13 14:43:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:43:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:43:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:43:04 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:43:04 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:43:04 2011: Target reset
Sun Nov 13 14:43:09 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:43:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:43:09 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:43:09 2011: TPIU fitted.
Sun Nov 13 14:43:09 2011: ETM fitted.
Sun Nov 13 14:43:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:43:09 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:43:12 2011: 133756 bytes downloaded into FLASH and verified (15.71 Kbytes/sec)
Sun Nov 13 14:43:12 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:43:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:43:12 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:43:12 2011: TPIU fitted.
Sun Nov 13 14:43:12 2011: ETM fitted.
Sun Nov 13 14:43:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:43:12 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:43:12 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 14:43:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:43:32 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:43:32 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:43:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:43:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:43:32 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:43:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:43:32 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:43:32 2011: TPIU fitted.
Sun Nov 13 14:43:32 2011: ETM fitted.
Sun Nov 13 14:43:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:43:33 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:43:33 2011: Initial reset was performed
Sun Nov 13 14:43:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:43:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:43:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:43:34 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:43:34 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:43:34 2011: Target reset
Sun Nov 13 14:43:39 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:43:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:43:39 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:43:39 2011: TPIU fitted.
Sun Nov 13 14:43:39 2011: ETM fitted.
Sun Nov 13 14:43:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:43:39 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:43:42 2011: 133756 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Sun Nov 13 14:43:42 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:43:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:43:42 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:43:42 2011: TPIU fitted.
Sun Nov 13 14:43:42 2011: ETM fitted.
Sun Nov 13 14:43:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:43:42 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:43:42 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 14:48:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:48:04 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:48:04 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:48:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:48:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:48:04 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:48:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:48:04 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:48:04 2011: TPIU fitted.
Sun Nov 13 14:48:04 2011: ETM fitted.
Sun Nov 13 14:48:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:48:05 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:48:05 2011: Initial reset was performed
Sun Nov 13 14:48:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:48:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:48:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:48:06 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:48:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:48:06 2011: Target reset
Sun Nov 13 14:48:11 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:48:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:48:11 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:48:11 2011: TPIU fitted.
Sun Nov 13 14:48:11 2011: ETM fitted.
Sun Nov 13 14:48:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:48:11 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:48:14 2011: 133756 bytes downloaded into FLASH and verified (16.14 Kbytes/sec)
Sun Nov 13 14:48:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:48:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:48:14 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:48:14 2011: TPIU fitted.
Sun Nov 13 14:48:14 2011: ETM fitted.
Sun Nov 13 14:48:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:48:14 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:48:14 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 14:48:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:48:52 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:48:52 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:48:52 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:48:52 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:48:52 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:48:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:48:52 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:48:52 2011: TPIU fitted.
Sun Nov 13 14:48:53 2011: ETM fitted.
Sun Nov 13 14:48:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:48:53 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:48:53 2011: Initial reset was performed
Sun Nov 13 14:48:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:48:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:48:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:48:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:48:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:48:54 2011: Target reset
Sun Nov 13 14:48:59 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:48:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:48:59 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:48:59 2011: TPIU fitted.
Sun Nov 13 14:48:59 2011: ETM fitted.
Sun Nov 13 14:48:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:48:59 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:49:02 2011: 133748 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Sun Nov 13 14:49:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:49:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:49:02 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:49:02 2011: TPIU fitted.
Sun Nov 13 14:49:02 2011: ETM fitted.
Sun Nov 13 14:49:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:49:02 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:49:02 2011: Target reset
Sun Nov 13 14:50:21 2011: Breakpoint hit: Code @ Display.c:398.52, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 14:51:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:51:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:51:21 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:51:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:51:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:51:21 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:51:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:51:21 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:51:21 2011: TPIU fitted.
Sun Nov 13 14:51:21 2011: ETM fitted.
Sun Nov 13 14:51:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:51:22 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:51:22 2011: Initial reset was performed
Sun Nov 13 14:51:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:51:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:51:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:51:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:51:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:51:23 2011: Target reset
Sun Nov 13 14:51:28 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:51:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:51:28 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:51:28 2011: TPIU fitted.
Sun Nov 13 14:51:28 2011: ETM fitted.
Sun Nov 13 14:51:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:51:28 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:51:31 2011: 133756 bytes downloaded into FLASH and verified (16.14 Kbytes/sec)
Sun Nov 13 14:51:31 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:51:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:51:31 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:51:31 2011: TPIU fitted.
Sun Nov 13 14:51:31 2011: ETM fitted.
Sun Nov 13 14:51:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:51:31 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:51:31 2011: Target reset
Sun Nov 13 14:51:53 2011: Breakpoint hit: Code @ Display.c:398.21, type: default (auto) 
Sun Nov 13 14:56:02 2011: Breakpoint hit: Code @ Display.c:446.4, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 13 14:56:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:56:58 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:56:58 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:56:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:56:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:56:58 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:56:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:56:58 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:56:58 2011: TPIU fitted.
Sun Nov 13 14:56:58 2011: ETM fitted.
Sun Nov 13 14:56:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:56:59 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:56:59 2011: Initial reset was performed
Sun Nov 13 14:56:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:56:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:56:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:57:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:57:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:57:00 2011: Target reset
Sun Nov 13 14:57:05 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:57:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:57:05 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:57:05 2011: TPIU fitted.
Sun Nov 13 14:57:05 2011: ETM fitted.
Sun Nov 13 14:57:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:57:05 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:57:08 2011: 133748 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Sun Nov 13 14:57:08 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:57:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:57:08 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:57:08 2011: TPIU fitted.
Sun Nov 13 14:57:08 2011: ETM fitted.
Sun Nov 13 14:57:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:57:08 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:57:08 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 14:58:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 14:58:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 14:58:21 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 14:58:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 14:58:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 14:58:21 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 14:58:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:58:21 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:58:21 2011: TPIU fitted.
Sun Nov 13 14:58:21 2011: ETM fitted.
Sun Nov 13 14:58:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:58:22 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:58:22 2011: Initial reset was performed
Sun Nov 13 14:58:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 14:58:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 14:58:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 14:58:22 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 14:58:22 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 14:58:22 2011: Target reset
Sun Nov 13 14:58:28 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 14:58:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:58:28 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:58:28 2011: TPIU fitted.
Sun Nov 13 14:58:28 2011: ETM fitted.
Sun Nov 13 14:58:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:58:28 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:58:30 2011: 133756 bytes downloaded into FLASH and verified (16.08 Kbytes/sec)
Sun Nov 13 14:58:30 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 14:58:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 14:58:30 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 14:58:30 2011: TPIU fitted.
Sun Nov 13 14:58:30 2011: ETM fitted.
Sun Nov 13 14:58:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 14:58:30 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 14:58:30 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 15:03:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 15:03:35 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 15:03:35 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 15:03:35 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 15:03:35 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 15:03:35 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 15:03:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:03:35 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:03:35 2011: TPIU fitted.
Sun Nov 13 15:03:35 2011: ETM fitted.
Sun Nov 13 15:03:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:03:36 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:03:36 2011: Initial reset was performed
Sun Nov 13 15:03:36 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 15:03:36 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 15:03:36 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 15:03:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 15:03:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 15:03:37 2011: Target reset
Sun Nov 13 15:03:42 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 15:03:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:03:42 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:03:42 2011: TPIU fitted.
Sun Nov 13 15:03:42 2011: ETM fitted.
Sun Nov 13 15:03:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:03:42 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:03:45 2011: 133764 bytes downloaded into FLASH and verified (16.17 Kbytes/sec)
Sun Nov 13 15:03:45 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 15:03:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:03:45 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:03:45 2011: TPIU fitted.
Sun Nov 13 15:03:45 2011: ETM fitted.
Sun Nov 13 15:03:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:03:45 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:03:45 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 15:06:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 15:06:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 15:06:39 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 15:06:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 15:06:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 15:06:39 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 15:06:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:06:39 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:06:39 2011: TPIU fitted.
Sun Nov 13 15:06:39 2011: ETM fitted.
Sun Nov 13 15:06:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:06:40 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:06:40 2011: Initial reset was performed
Sun Nov 13 15:06:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 15:06:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 15:06:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 15:06:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 15:06:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 15:06:41 2011: Target reset
Sun Nov 13 15:06:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 15:06:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:06:46 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:06:46 2011: TPIU fitted.
Sun Nov 13 15:06:46 2011: ETM fitted.
Sun Nov 13 15:06:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:06:46 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:06:49 2011: 133756 bytes downloaded into FLASH and verified (16.17 Kbytes/sec)
Sun Nov 13 15:06:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 15:06:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:06:49 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:06:49 2011: TPIU fitted.
Sun Nov 13 15:06:49 2011: ETM fitted.
Sun Nov 13 15:06:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:06:49 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:06:49 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 15:07:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 15:07:11 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 15:07:11 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 15:07:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 15:07:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 15:07:11 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 15:07:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:07:11 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:07:11 2011: TPIU fitted.
Sun Nov 13 15:07:11 2011: ETM fitted.
Sun Nov 13 15:07:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:07:12 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:07:12 2011: Initial reset was performed
Sun Nov 13 15:07:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 15:07:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 15:07:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 15:07:13 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 15:07:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 15:07:13 2011: Target reset
Sun Nov 13 15:07:18 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 15:07:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:07:18 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:07:18 2011: TPIU fitted.
Sun Nov 13 15:07:18 2011: ETM fitted.
Sun Nov 13 15:07:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:07:18 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:07:21 2011: 133756 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Sun Nov 13 15:07:21 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 15:07:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:07:21 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:07:21 2011: TPIU fitted.
Sun Nov 13 15:07:21 2011: ETM fitted.
Sun Nov 13 15:07:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:07:21 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:07:21 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 15:07:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 15:07:54 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 15:07:54 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 15:07:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 15:07:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 15:07:54 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 15:07:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:07:54 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:07:54 2011: TPIU fitted.
Sun Nov 13 15:07:54 2011: ETM fitted.
Sun Nov 13 15:07:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:07:55 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:07:55 2011: Initial reset was performed
Sun Nov 13 15:07:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 15:07:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 15:07:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 15:07:56 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 15:07:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 15:07:56 2011: Target reset
Sun Nov 13 15:08:01 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 15:08:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:08:01 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:08:01 2011: TPIU fitted.
Sun Nov 13 15:08:01 2011: ETM fitted.
Sun Nov 13 15:08:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:08:01 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:08:04 2011: 133756 bytes downloaded into FLASH and verified (16.08 Kbytes/sec)
Sun Nov 13 15:08:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 15:08:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:08:04 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:08:04 2011: TPIU fitted.
Sun Nov 13 15:08:04 2011: ETM fitted.
Sun Nov 13 15:08:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:08:04 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:08:04 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 13 15:08:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 13 15:08:27 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 13 15:08:27 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 13 15:08:27 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 13 15:08:27 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 13 15:08:27 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 13 15:08:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:08:27 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:08:27 2011: TPIU fitted.
Sun Nov 13 15:08:27 2011: ETM fitted.
Sun Nov 13 15:08:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:08:28 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:08:28 2011: Initial reset was performed
Sun Nov 13 15:08:28 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 13 15:08:28 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 13 15:08:28 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 13 15:08:28 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 13 15:08:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 13 15:08:28 2011: Target reset
Sun Nov 13 15:08:34 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 13 15:08:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:08:34 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:08:34 2011: TPIU fitted.
Sun Nov 13 15:08:34 2011: ETM fitted.
Sun Nov 13 15:08:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:08:34 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:08:36 2011: 133764 bytes downloaded into FLASH and verified (16.11 Kbytes/sec)
Sun Nov 13 15:08:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 13 15:08:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 13 15:08:36 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 13 15:08:36 2011: TPIU fitted.
Sun Nov 13 15:08:36 2011: ETM fitted.
Sun Nov 13 15:08:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 13 15:08:36 2011: Hardware reset with strategy 0 was performed
Sun Nov 13 15:08:36 2011: Target reset


 << Logging to file resumes >> 

Tue Nov 15 01:02:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 15 01:02:38 2011: Fatal error: Can not connect to J-Link via USB.   Session aborted!
Tue Nov 15 01:02:38 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 15 01:02:38 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Tue Nov 15 02:49:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 15 02:49:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 15 02:49:33 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 15 02:49:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 15 02:49:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 15 02:49:33 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 15 02:49:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 15 02:49:33 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 15 02:49:33 2011: TPIU fitted.
Tue Nov 15 02:49:33 2011: ETM fitted.
Tue Nov 15 02:49:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 15 02:49:34 2011: Hardware reset with strategy 0 was performed
Tue Nov 15 02:49:34 2011: Initial reset was performed
Tue Nov 15 02:49:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 15 02:49:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 15 02:49:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 15 02:49:35 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Nov 15 02:49:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 15 02:49:35 2011: Target reset
Tue Nov 15 02:49:40 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 15 02:49:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 15 02:49:40 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 15 02:49:40 2011: TPIU fitted.
Tue Nov 15 02:49:40 2011: ETM fitted.
Tue Nov 15 02:49:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 15 02:49:40 2011: Hardware reset with strategy 0 was performed
Tue Nov 15 02:49:43 2011: 133764 bytes downloaded into FLASH and verified (15.86 Kbytes/sec)
Tue Nov 15 02:49:43 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 15 02:49:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 15 02:49:43 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 15 02:49:43 2011: TPIU fitted.
Tue Nov 15 02:49:43 2011: ETM fitted.
Tue Nov 15 02:49:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 15 02:49:43 2011: Hardware reset with strategy 0 was performed
Tue Nov 15 02:49:43 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 16 23:19:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 16 23:19:41 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 16 23:19:41 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 16 23:19:41 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 16 23:19:41 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 16 23:19:41 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 16 23:19:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:19:41 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:19:41 2011: TPIU fitted.
Wed Nov 16 23:19:41 2011: ETM fitted.
Wed Nov 16 23:19:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:19:42 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:19:42 2011: Initial reset was performed
Wed Nov 16 23:19:42 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 16 23:19:42 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 16 23:19:42 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 16 23:19:42 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 16 23:19:42 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 16 23:19:42 2011: Target reset
Wed Nov 16 23:19:47 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 16 23:19:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:19:48 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:19:48 2011: TPIU fitted.
Wed Nov 16 23:19:48 2011: ETM fitted.
Wed Nov 16 23:19:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:19:48 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:19:51 2011: 133764 bytes downloaded into FLASH and verified (15.60 Kbytes/sec)
Wed Nov 16 23:19:51 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 16 23:19:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:19:51 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:19:51 2011: TPIU fitted.
Wed Nov 16 23:19:51 2011: ETM fitted.
Wed Nov 16 23:19:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:19:51 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:19:51 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 16 23:25:18 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 16 23:25:19 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 16 23:25:19 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 16 23:25:19 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 16 23:25:19 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 16 23:25:19 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 16 23:25:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:25:19 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:25:19 2011: TPIU fitted.
Wed Nov 16 23:25:19 2011: ETM fitted.
Wed Nov 16 23:25:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:25:20 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:25:20 2011: Initial reset was performed
Wed Nov 16 23:25:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 16 23:25:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 16 23:25:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 16 23:25:20 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 16 23:25:20 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 16 23:25:20 2011: Target reset
Wed Nov 16 23:25:26 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 16 23:25:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:25:26 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:25:26 2011: TPIU fitted.
Wed Nov 16 23:25:26 2011: ETM fitted.
Wed Nov 16 23:25:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:25:26 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:25:28 2011: 133980 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Wed Nov 16 23:25:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 16 23:25:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:25:29 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:25:29 2011: TPIU fitted.
Wed Nov 16 23:25:29 2011: ETM fitted.
Wed Nov 16 23:25:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:25:29 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:25:29 2011: Target reset
Wed Nov 16 23:25:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:25:47 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:25:47 2011: TPIU fitted.
Wed Nov 16 23:25:47 2011: ETM fitted.
Wed Nov 16 23:25:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:25:47 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:25:47 2011: Target reset
Wed Nov 16 23:25:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:25:48 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:25:48 2011: TPIU fitted.
Wed Nov 16 23:25:48 2011: ETM fitted.
Wed Nov 16 23:25:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:25:48 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:25:48 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 16 23:45:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 16 23:45:06 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 16 23:45:06 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 16 23:45:06 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 16 23:45:06 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 16 23:45:06 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 16 23:45:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:45:06 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:45:06 2011: TPIU fitted.
Wed Nov 16 23:45:06 2011: ETM fitted.
Wed Nov 16 23:45:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:45:07 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:45:07 2011: Initial reset was performed
Wed Nov 16 23:45:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 16 23:45:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 16 23:45:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 16 23:45:07 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 16 23:45:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 16 23:45:07 2011: Target reset
Wed Nov 16 23:45:13 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 16 23:45:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:45:13 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:45:13 2011: TPIU fitted.
Wed Nov 16 23:45:13 2011: ETM fitted.
Wed Nov 16 23:45:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:45:13 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:45:15 2011: 133980 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Wed Nov 16 23:45:15 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 16 23:45:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:45:15 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:45:15 2011: TPIU fitted.
Wed Nov 16 23:45:15 2011: ETM fitted.
Wed Nov 16 23:45:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:45:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:45:15 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 16 23:47:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 16 23:47:14 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 16 23:47:14 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 16 23:47:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 16 23:47:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 16 23:47:14 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 16 23:47:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:47:14 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:47:14 2011: TPIU fitted.
Wed Nov 16 23:47:14 2011: ETM fitted.
Wed Nov 16 23:47:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:47:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:47:15 2011: Initial reset was performed
Wed Nov 16 23:47:15 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 16 23:47:15 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 16 23:47:15 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 16 23:47:15 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 16 23:47:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 16 23:47:15 2011: Target reset
Wed Nov 16 23:47:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 16 23:47:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:47:21 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:47:21 2011: TPIU fitted.
Wed Nov 16 23:47:21 2011: ETM fitted.
Wed Nov 16 23:47:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:47:21 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:47:23 2011: 133980 bytes downloaded into FLASH and verified (16.01 Kbytes/sec)
Wed Nov 16 23:47:23 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 16 23:47:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 16 23:47:23 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 16 23:47:23 2011: TPIU fitted.
Wed Nov 16 23:47:23 2011: ETM fitted.
Wed Nov 16 23:47:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 16 23:47:24 2011: Hardware reset with strategy 0 was performed
Wed Nov 16 23:47:24 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 02:10:42 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:10:42 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:10:42 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:10:42 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:10:42 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:10:42 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:10:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:10:42 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:10:42 2011: TPIU fitted.
Thu Nov 17 02:10:42 2011: ETM fitted.
Thu Nov 17 02:10:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:10:43 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:10:43 2011: Initial reset was performed
Thu Nov 17 02:10:43 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:10:43 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:10:43 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:10:43 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Nov 17 02:10:43 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:10:43 2011: Target reset
Thu Nov 17 02:10:49 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:10:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:10:49 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:10:49 2011: TPIU fitted.
Thu Nov 17 02:10:49 2011: ETM fitted.
Thu Nov 17 02:10:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:10:49 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:10:52 2011: 134844 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Thu Nov 17 02:10:52 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:10:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:10:52 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:10:52 2011: TPIU fitted.
Thu Nov 17 02:10:52 2011: ETM fitted.
Thu Nov 17 02:10:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:10:52 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:10:52 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 02:14:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:14:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:14:33 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:14:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:14:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:14:33 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:14:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:14:33 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:14:33 2011: TPIU fitted.
Thu Nov 17 02:14:33 2011: ETM fitted.
Thu Nov 17 02:14:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:14:34 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:14:34 2011: Initial reset was performed
Thu Nov 17 02:14:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:14:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:14:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:14:35 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 02:14:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:14:35 2011: Target reset
Thu Nov 17 02:14:40 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:14:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:14:40 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:14:40 2011: TPIU fitted.
Thu Nov 17 02:14:40 2011: ETM fitted.
Thu Nov 17 02:14:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:14:40 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:14:43 2011: 134844 bytes downloaded into FLASH and verified (16.08 Kbytes/sec)
Thu Nov 17 02:14:43 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:14:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:14:43 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:14:43 2011: TPIU fitted.
Thu Nov 17 02:14:43 2011: ETM fitted.
Thu Nov 17 02:14:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:14:43 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:14:43 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 02:26:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:26:40 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:26:40 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:26:40 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:26:40 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:26:40 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:26:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:26:40 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:26:41 2011: TPIU fitted.
Thu Nov 17 02:26:41 2011: ETM fitted.
Thu Nov 17 02:26:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:26:41 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:26:41 2011: Initial reset was performed
Thu Nov 17 02:26:41 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:26:41 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:26:41 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:26:42 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Nov 17 02:26:42 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:26:42 2011: Target reset
Thu Nov 17 02:26:47 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:26:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:26:47 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:26:47 2011: TPIU fitted.
Thu Nov 17 02:26:47 2011: ETM fitted.
Thu Nov 17 02:26:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:26:47 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:26:50 2011: 134852 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Thu Nov 17 02:26:50 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:26:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:26:50 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:26:50 2011: TPIU fitted.
Thu Nov 17 02:26:50 2011: ETM fitted.
Thu Nov 17 02:26:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:26:50 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:26:50 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 02:32:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:32:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:32:10 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:32:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:32:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:32:10 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:32:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:32:11 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:32:11 2011: TPIU fitted.
Thu Nov 17 02:32:11 2011: ETM fitted.
Thu Nov 17 02:32:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:32:11 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:32:11 2011: Initial reset was performed
Thu Nov 17 02:32:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:32:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:32:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:32:12 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 02:32:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:32:12 2011: Target reset
Thu Nov 17 02:32:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:32:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:32:17 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:32:17 2011: TPIU fitted.
Thu Nov 17 02:32:17 2011: ETM fitted.
Thu Nov 17 02:32:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:32:17 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:32:20 2011: 134852 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Thu Nov 17 02:32:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:32:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:32:20 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:32:20 2011: TPIU fitted.
Thu Nov 17 02:32:20 2011: ETM fitted.
Thu Nov 17 02:32:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:32:20 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:32:20 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 02:35:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:35:11 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:35:11 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:35:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:35:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:35:11 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:35:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:35:11 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:35:11 2011: TPIU fitted.
Thu Nov 17 02:35:11 2011: ETM fitted.
Thu Nov 17 02:35:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:35:12 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:35:12 2011: Initial reset was performed
Thu Nov 17 02:35:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:35:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:35:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:35:12 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Nov 17 02:35:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:35:12 2011: Target reset
Thu Nov 17 02:35:18 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:35:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:35:18 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:35:18 2011: TPIU fitted.
Thu Nov 17 02:35:18 2011: ETM fitted.
Thu Nov 17 02:35:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:35:18 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:35:21 2011: 134852 bytes downloaded into FLASH and verified (15.87 Kbytes/sec)
Thu Nov 17 02:35:21 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:35:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:35:21 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:35:21 2011: TPIU fitted.
Thu Nov 17 02:35:21 2011: ETM fitted.
Thu Nov 17 02:35:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:35:21 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:35:21 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 02:36:41 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:36:41 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:36:41 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:36:41 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:36:41 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:36:41 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:36:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:36:42 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:36:42 2011: TPIU fitted.
Thu Nov 17 02:36:42 2011: ETM fitted.
Thu Nov 17 02:36:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:36:42 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:36:42 2011: Initial reset was performed
Thu Nov 17 02:36:42 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:36:42 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:36:42 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:36:43 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 02:36:43 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:36:43 2011: Target reset
Thu Nov 17 02:36:48 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:36:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:36:48 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:36:48 2011: TPIU fitted.
Thu Nov 17 02:36:48 2011: ETM fitted.
Thu Nov 17 02:36:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:36:48 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:36:51 2011: 134852 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Thu Nov 17 02:36:51 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:36:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:36:51 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:36:51 2011: TPIU fitted.
Thu Nov 17 02:36:51 2011: ETM fitted.
Thu Nov 17 02:36:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:36:51 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:36:51 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 02:39:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:39:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:39:01 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:39:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:39:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:39:01 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:39:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:39:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:39:02 2011: TPIU fitted.
Thu Nov 17 02:39:02 2011: ETM fitted.
Thu Nov 17 02:39:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:39:02 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:39:02 2011: Initial reset was performed
Thu Nov 17 02:39:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:39:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:39:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:39:03 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 02:39:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:39:03 2011: Target reset
Thu Nov 17 02:39:08 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:39:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:39:08 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:39:08 2011: TPIU fitted.
Thu Nov 17 02:39:08 2011: ETM fitted.
Thu Nov 17 02:39:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:39:08 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:39:11 2011: 134852 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Thu Nov 17 02:39:11 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:39:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:39:11 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:39:11 2011: TPIU fitted.
Thu Nov 17 02:39:11 2011: ETM fitted.
Thu Nov 17 02:39:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:39:11 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:39:11 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 02:40:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:40:16 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:40:16 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:40:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:40:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:40:16 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:40:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:40:16 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:40:16 2011: TPIU fitted.
Thu Nov 17 02:40:16 2011: ETM fitted.
Thu Nov 17 02:40:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:40:17 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:40:17 2011: Initial reset was performed
Thu Nov 17 02:40:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:40:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:40:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:40:18 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 02:40:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:40:18 2011: Target reset
Thu Nov 17 02:40:23 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:40:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:40:23 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:40:23 2011: TPIU fitted.
Thu Nov 17 02:40:23 2011: ETM fitted.
Thu Nov 17 02:40:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:40:23 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:40:26 2011: 134852 bytes downloaded into FLASH and verified (15.81 Kbytes/sec)
Thu Nov 17 02:40:26 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:40:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:40:26 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:40:26 2011: TPIU fitted.
Thu Nov 17 02:40:26 2011: ETM fitted.
Thu Nov 17 02:40:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:40:26 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:40:26 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 02:42:23 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:42:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:42:24 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:42:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:42:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:42:24 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:42:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:42:24 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:42:24 2011: TPIU fitted.
Thu Nov 17 02:42:24 2011: ETM fitted.
Thu Nov 17 02:42:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:42:24 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:42:24 2011: Initial reset was performed
Thu Nov 17 02:42:24 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:42:24 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:42:24 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:42:25 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 02:42:25 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:42:25 2011: Target reset
Thu Nov 17 02:42:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:42:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:42:31 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:42:31 2011: TPIU fitted.
Thu Nov 17 02:42:31 2011: ETM fitted.
Thu Nov 17 02:42:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:42:31 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:42:33 2011: 134852 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Thu Nov 17 02:42:33 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:42:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:42:33 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:42:33 2011: TPIU fitted.
Thu Nov 17 02:42:33 2011: ETM fitted.
Thu Nov 17 02:42:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:42:33 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:42:33 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 02:43:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:43:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:43:01 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:43:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:43:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:43:01 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:43:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:43:01 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:43:01 2011: TPIU fitted.
Thu Nov 17 02:43:01 2011: ETM fitted.
Thu Nov 17 02:43:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:43:02 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:43:02 2011: Initial reset was performed
Thu Nov 17 02:43:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:43:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:43:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:43:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 02:43:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:43:02 2011: Target reset
Thu Nov 17 02:43:08 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:43:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:43:08 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:43:08 2011: TPIU fitted.
Thu Nov 17 02:43:08 2011: ETM fitted.
Thu Nov 17 02:43:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:43:08 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:43:11 2011: 134852 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Thu Nov 17 02:43:11 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:43:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:43:11 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:43:11 2011: TPIU fitted.
Thu Nov 17 02:43:11 2011: ETM fitted.
Thu Nov 17 02:43:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:43:11 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:43:11 2011: Target reset
Thu Nov 17 02:44:27 2011: Breakpoint hit: Code @ GraphicLcd.c:462.11, type: default (auto) 


 << Logging to file resumes >> 

Thu Nov 17 02:45:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:45:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:45:10 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:45:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:45:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:45:10 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:45:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:45:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:45:10 2011: TPIU fitted.
Thu Nov 17 02:45:10 2011: ETM fitted.
Thu Nov 17 02:45:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:45:11 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:45:11 2011: Initial reset was performed
Thu Nov 17 02:45:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:45:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:45:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:45:11 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 02:45:11 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:45:11 2011: Target reset
Thu Nov 17 02:45:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:45:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:45:17 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:45:17 2011: TPIU fitted.
Thu Nov 17 02:45:17 2011: ETM fitted.
Thu Nov 17 02:45:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:45:17 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:45:19 2011: 134644 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Thu Nov 17 02:45:19 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:45:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:45:19 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:45:19 2011: TPIU fitted.
Thu Nov 17 02:45:19 2011: ETM fitted.
Thu Nov 17 02:45:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:45:19 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:45:20 2011: Target reset
Thu Nov 17 02:46:16 2011: Breakpoint hit: Code @ GraphicLcd.c:462.11, type: default (auto) 


 << Logging to file resumes >> 

Thu Nov 17 02:48:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 02:48:03 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 02:48:03 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 02:48:03 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 02:48:03 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 02:48:03 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 02:48:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:48:03 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:48:03 2011: TPIU fitted.
Thu Nov 17 02:48:03 2011: ETM fitted.
Thu Nov 17 02:48:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:48:03 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:48:03 2011: Initial reset was performed
Thu Nov 17 02:48:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 02:48:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 02:48:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 02:48:04 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 02:48:04 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 02:48:04 2011: Target reset
Thu Nov 17 02:48:10 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 02:48:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:48:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:48:10 2011: TPIU fitted.
Thu Nov 17 02:48:10 2011: ETM fitted.
Thu Nov 17 02:48:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:48:10 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:48:12 2011: 134644 bytes downloaded into FLASH and verified (16.09 Kbytes/sec)
Thu Nov 17 02:48:12 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 02:48:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 02:48:12 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 02:48:12 2011: TPIU fitted.
Thu Nov 17 02:48:12 2011: ETM fitted.
Thu Nov 17 02:48:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 02:48:12 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 02:48:12 2011: Target reset
Thu Nov 17 02:48:29 2011: Breakpoint hit: Code @ GraphicLcd.c:462.11, type: default (auto) 


 << Logging to file resumes >> 

Thu Nov 17 10:08:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 10:08:32 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 10:08:32 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 10:08:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 10:08:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 10:08:32 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 10:08:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 10:08:32 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 10:08:32 2011: TPIU fitted.
Thu Nov 17 10:08:32 2011: ETM fitted.
Thu Nov 17 10:08:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 10:08:32 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 10:08:32 2011: Initial reset was performed
Thu Nov 17 10:08:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 10:08:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 10:08:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 10:08:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 10:08:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 10:08:33 2011: Target reset
Thu Nov 17 10:08:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 10:08:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 10:08:38 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 10:08:38 2011: TPIU fitted.
Thu Nov 17 10:08:38 2011: ETM fitted.
Thu Nov 17 10:08:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 10:08:39 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 10:08:42 2011: 134652 bytes downloaded into FLASH and verified (15.64 Kbytes/sec)
Thu Nov 17 10:08:42 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 10:08:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 10:08:42 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 10:08:42 2011: TPIU fitted.
Thu Nov 17 10:08:42 2011: ETM fitted.
Thu Nov 17 10:08:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 10:08:42 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 10:08:42 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 11:33:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 11:33:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 11:33:29 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 11:33:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 11:33:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 11:33:29 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 11:33:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 11:33:29 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 11:33:29 2011: TPIU fitted.
Thu Nov 17 11:33:29 2011: ETM fitted.
Thu Nov 17 11:33:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 11:33:30 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 11:33:30 2011: Initial reset was performed
Thu Nov 17 11:33:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 11:33:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 11:33:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 11:33:30 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Nov 17 11:33:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 11:33:30 2011: Target reset
Thu Nov 17 11:33:36 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 11:33:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 11:33:36 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 11:33:36 2011: TPIU fitted.
Thu Nov 17 11:33:36 2011: ETM fitted.
Thu Nov 17 11:33:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 11:33:36 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 11:33:39 2011: 134772 bytes downloaded into FLASH and verified (16.07 Kbytes/sec)
Thu Nov 17 11:33:39 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 11:33:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 11:33:39 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 11:33:39 2011: TPIU fitted.
Thu Nov 17 11:33:39 2011: ETM fitted.
Thu Nov 17 11:33:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 11:33:39 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 11:33:39 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 11:48:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 11:48:40 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 11:48:40 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 11:48:40 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 11:48:40 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 11:48:40 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 11:48:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 11:48:40 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 11:48:40 2011: TPIU fitted.
Thu Nov 17 11:48:40 2011: ETM fitted.
Thu Nov 17 11:48:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 11:48:41 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 11:48:41 2011: Initial reset was performed
Thu Nov 17 11:48:41 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 11:48:41 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 11:48:41 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 11:48:42 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Nov 17 11:48:42 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 11:48:42 2011: Target reset
Thu Nov 17 11:48:47 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 11:48:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 11:48:47 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 11:48:47 2011: TPIU fitted.
Thu Nov 17 11:48:47 2011: ETM fitted.
Thu Nov 17 11:48:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 11:48:47 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 11:48:50 2011: 134908 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Thu Nov 17 11:48:50 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 11:48:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 11:48:50 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 11:48:50 2011: TPIU fitted.
Thu Nov 17 11:48:50 2011: ETM fitted.
Thu Nov 17 11:48:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 11:48:50 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 11:48:50 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 12:08:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 12:08:52 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 12:08:52 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 12:08:52 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 12:08:52 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 12:08:52 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 12:08:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 12:08:52 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 12:08:52 2011: TPIU fitted.
Thu Nov 17 12:08:52 2011: ETM fitted.
Thu Nov 17 12:08:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 12:08:53 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 12:08:53 2011: Initial reset was performed
Thu Nov 17 12:08:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 12:08:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 12:08:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 12:08:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 12:08:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 12:08:54 2011: Target reset
Thu Nov 17 12:08:59 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 12:08:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 12:08:59 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 12:08:59 2011: TPIU fitted.
Thu Nov 17 12:08:59 2011: ETM fitted.
Thu Nov 17 12:08:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 12:08:59 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 12:09:02 2011: 134904 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Thu Nov 17 12:09:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 12:09:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 12:09:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 12:09:02 2011: TPIU fitted.
Thu Nov 17 12:09:02 2011: ETM fitted.
Thu Nov 17 12:09:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 12:09:02 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 12:09:02 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 12:09:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 12:09:12 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 12:09:12 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 12:09:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 12:09:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 12:09:12 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 12:09:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 12:09:13 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 12:09:13 2011: TPIU fitted.
Thu Nov 17 12:09:13 2011: ETM fitted.
Thu Nov 17 12:09:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 12:09:13 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 12:09:13 2011: Initial reset was performed
Thu Nov 17 12:09:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 12:09:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 12:09:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 12:09:14 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 12:09:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 12:09:14 2011: Target reset
Thu Nov 17 12:09:19 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 12:09:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 12:09:19 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 12:09:19 2011: TPIU fitted.
Thu Nov 17 12:09:19 2011: ETM fitted.
Thu Nov 17 12:09:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 12:09:19 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 12:09:22 2011: 134904 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Thu Nov 17 12:09:22 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 12:09:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 12:09:22 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 12:09:22 2011: TPIU fitted.
Thu Nov 17 12:09:22 2011: ETM fitted.
Thu Nov 17 12:09:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 12:09:22 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 12:09:22 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 16:26:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 16:26:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 16:26:10 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 16:26:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 16:26:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 16:26:10 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 16:26:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 16:26:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 16:26:10 2011: TPIU fitted.
Thu Nov 17 16:26:10 2011: ETM fitted.
Thu Nov 17 16:26:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 16:26:11 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 16:26:11 2011: Initial reset was performed
Thu Nov 17 16:26:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 16:26:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 16:26:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 16:26:12 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 16:26:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 16:26:12 2011: Target reset
Thu Nov 17 16:26:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 16:26:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 16:26:17 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 16:26:17 2011: TPIU fitted.
Thu Nov 17 16:26:17 2011: ETM fitted.
Thu Nov 17 16:26:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 16:26:17 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 16:26:20 2011: 134928 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Thu Nov 17 16:26:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 16:26:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 16:26:20 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 16:26:20 2011: TPIU fitted.
Thu Nov 17 16:26:20 2011: ETM fitted.
Thu Nov 17 16:26:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 16:26:20 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 16:26:20 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 17 16:26:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 16:26:51 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 16:26:51 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 16:26:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 16:26:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 16:26:51 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 16:26:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 16:26:51 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 16:26:51 2011: TPIU fitted.
Thu Nov 17 16:26:51 2011: ETM fitted.
Thu Nov 17 16:26:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 16:26:52 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 16:26:52 2011: Initial reset was performed
Thu Nov 17 16:26:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 16:26:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 16:26:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 16:26:52 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Nov 17 16:26:52 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 16:26:52 2011: Target reset
Thu Nov 17 16:26:58 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 16:26:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 16:26:58 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 16:26:58 2011: TPIU fitted.
Thu Nov 17 16:26:58 2011: ETM fitted.
Thu Nov 17 16:26:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 16:26:58 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 16:27:00 2011: 134928 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Thu Nov 17 16:27:00 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 16:27:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 16:27:00 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 16:27:00 2011: TPIU fitted.
Thu Nov 17 16:27:00 2011: ETM fitted.
Thu Nov 17 16:27:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 16:27:00 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 16:27:00 2011: Target reset
Thu Nov 17 16:27:34 2011: Breakpoint hit: Code @ main.c:1276.29, type: default (auto) 
Thu Nov 17 16:27:37 2011: Breakpoint hit: Code @ main.c:1276.7, type: default (auto) 
Thu Nov 17 16:27:38 2011: Breakpoint hit: Code @ main.c:1276.7, type: default (auto) 
Thu Nov 17 16:27:40 2011: Breakpoint hit: Code @ main.c:1276.7, type: default (auto) 


 << Logging to file resumes >> 

Thu Nov 17 16:30:57 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 17 16:30:57 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 17 16:30:57 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 17 16:30:57 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 17 16:30:57 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 17 16:30:57 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 17 16:30:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 16:30:58 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 16:30:58 2011: TPIU fitted.
Thu Nov 17 16:30:58 2011: ETM fitted.
Thu Nov 17 16:30:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 16:30:58 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 16:30:58 2011: Initial reset was performed
Thu Nov 17 16:30:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 17 16:30:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 17 16:30:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 17 16:30:59 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 17 16:30:59 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 17 16:30:59 2011: Target reset
Thu Nov 17 16:31:04 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 17 16:31:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 16:31:04 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 16:31:04 2011: TPIU fitted.
Thu Nov 17 16:31:04 2011: ETM fitted.
Thu Nov 17 16:31:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 16:31:04 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 16:31:07 2011: 134660 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Thu Nov 17 16:31:07 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 17 16:31:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 16:31:07 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 16:31:07 2011: TPIU fitted.
Thu Nov 17 16:31:07 2011: ETM fitted.
Thu Nov 17 16:31:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 17 16:31:07 2011: Hardware reset with strategy 0 was performed
Thu Nov 17 16:31:07 2011: Target reset
Thu Nov 17 21:08:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 17 21:08:12 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 17 21:08:12 2011: TPIU fitted.
Thu Nov 17 21:08:12 2011: ETM fitted.
Thu Nov 17 21:08:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Fri Nov 18 14:17:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Nov 18 14:17:32 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Nov 18 14:17:32 2011: JLINK command: device = STM32F207xx, return = 0

Fri Nov 18 14:17:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Nov 18 14:17:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Nov 18 14:17:32 2011: JTAG speed is initially set to: 32 kHz
Fri Nov 18 14:17:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 18 14:17:32 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 18 14:17:32 2011: TPIU fitted.
Fri Nov 18 14:17:32 2011: ETM fitted.
Fri Nov 18 14:17:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 18 14:17:33 2011: Hardware reset with strategy 0 was performed
Fri Nov 18 14:17:33 2011: Initial reset was performed
Fri Nov 18 14:17:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Nov 18 14:17:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Nov 18 14:17:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Nov 18 14:17:34 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Fri Nov 18 14:17:34 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Nov 18 14:17:34 2011: Target reset
Fri Nov 18 14:17:39 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Nov 18 14:17:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 18 14:17:39 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 18 14:17:39 2011: TPIU fitted.
Fri Nov 18 14:17:39 2011: ETM fitted.
Fri Nov 18 14:17:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 18 14:17:39 2011: Hardware reset with strategy 0 was performed
Fri Nov 18 14:17:42 2011: 134660 bytes downloaded into FLASH and verified (15.97 Kbytes/sec)
Fri Nov 18 14:17:42 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Nov 18 14:17:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 18 14:17:42 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 18 14:17:42 2011: TPIU fitted.
Fri Nov 18 14:17:42 2011: ETM fitted.
Fri Nov 18 14:17:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 18 14:17:42 2011: Hardware reset with strategy 0 was performed
Fri Nov 18 14:17:42 2011: Target reset
Fri Nov 18 14:18:02 2011: Breakpoint hit: Code @ main.c:669.11, type: default (auto) 
Fri Nov 18 14:18:30 2011: Breakpoint hit: Code @ main.c:669.11, type: default (auto) 
Fri Nov 18 14:19:32 2011: Breakpoint hit: Code @ stm32f2xx_it.c:181.6, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 20 14:36:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 20 14:36:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 20 14:36:39 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 20 14:36:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 20 14:36:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 20 14:36:39 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 20 14:36:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 20 14:36:39 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 20 14:36:39 2011: TPIU fitted.
Sun Nov 20 14:36:39 2011: ETM fitted.
Sun Nov 20 14:36:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 20 14:36:40 2011: Hardware reset with strategy 0 was performed
Sun Nov 20 14:36:40 2011: Initial reset was performed
Sun Nov 20 14:36:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 20 14:36:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 20 14:36:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 20 14:36:40 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Sun Nov 20 14:36:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 20 14:36:40 2011: Target reset
Sun Nov 20 14:36:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 20 14:36:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 20 14:36:46 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 20 14:36:46 2011: TPIU fitted.
Sun Nov 20 14:36:46 2011: ETM fitted.
Sun Nov 20 14:36:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 20 14:36:46 2011: Hardware reset with strategy 0 was performed
Sun Nov 20 14:36:49 2011: 134724 bytes downloaded into FLASH and verified (15.77 Kbytes/sec)
Sun Nov 20 14:36:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 20 14:36:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 20 14:36:49 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 20 14:36:49 2011: TPIU fitted.
Sun Nov 20 14:36:49 2011: ETM fitted.
Sun Nov 20 14:36:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 20 14:36:49 2011: Hardware reset with strategy 0 was performed
Sun Nov 20 14:36:49 2011: Target reset
Sun Nov 20 21:08:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 20 21:08:15 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 20 21:08:15 2011: TPIU fitted.
Sun Nov 20 21:08:15 2011: ETM fitted.
Sun Nov 20 21:08:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Mon Nov 21 10:19:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 21 10:19:57 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 21 10:19:57 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 21 10:19:57 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 21 10:19:57 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 21 10:19:57 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 21 10:19:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 21 10:19:57 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 21 10:19:57 2011: TPIU fitted.
Mon Nov 21 10:19:57 2011: ETM fitted.
Mon Nov 21 10:19:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 21 10:19:58 2011: Hardware reset with strategy 0 was performed
Mon Nov 21 10:19:58 2011: Initial reset was performed
Mon Nov 21 10:19:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 21 10:19:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 21 10:19:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 21 10:19:58 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 21 10:19:58 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 21 10:19:58 2011: Target reset
Mon Nov 21 10:20:04 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 21 10:20:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 21 10:20:04 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 21 10:20:04 2011: TPIU fitted.
Mon Nov 21 10:20:04 2011: ETM fitted.
Mon Nov 21 10:20:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 21 10:20:04 2011: Hardware reset with strategy 0 was performed
Mon Nov 21 10:20:07 2011: 134724 bytes downloaded into FLASH and verified (15.80 Kbytes/sec)
Mon Nov 21 10:20:07 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 21 10:20:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 21 10:20:07 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 21 10:20:07 2011: TPIU fitted.
Mon Nov 21 10:20:07 2011: ETM fitted.
Mon Nov 21 10:20:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 21 10:20:07 2011: Hardware reset with strategy 0 was performed
Mon Nov 21 10:20:07 2011: Target reset
Mon Nov 21 10:23:10 2011: Breakpoint hit: Code @ Wifi.c:613.21, type: default (auto) 
Mon Nov 21 10:23:13 2011: Breakpoint hit: Code @ Wifi.c:625.41, type: default (auto) 
Mon Nov 21 10:23:58 2011: Breakpoint hit: Code @ Wifi.c:625.41, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 21 16:10:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 21 16:10:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 21 16:10:07 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 21 16:10:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 21 16:10:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 21 16:10:07 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 21 16:10:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 21 16:10:07 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 21 16:10:07 2011: TPIU fitted.
Mon Nov 21 16:10:07 2011: ETM fitted.
Mon Nov 21 16:10:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 21 16:10:08 2011: Hardware reset with strategy 0 was performed
Mon Nov 21 16:10:08 2011: Initial reset was performed
Mon Nov 21 16:10:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 21 16:10:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 21 16:10:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 21 16:10:09 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 21 16:10:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 21 16:10:09 2011: Target reset
Mon Nov 21 16:10:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 21 16:10:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 21 16:10:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 21 16:10:14 2011: TPIU fitted.
Mon Nov 21 16:10:14 2011: ETM fitted.
Mon Nov 21 16:10:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 21 16:10:14 2011: Hardware reset with strategy 0 was performed
Mon Nov 21 16:10:17 2011: 134660 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Mon Nov 21 16:10:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 21 16:10:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 21 16:10:17 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 21 16:10:17 2011: TPIU fitted.
Mon Nov 21 16:10:17 2011: ETM fitted.
Mon Nov 21 16:10:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 21 16:10:17 2011: Hardware reset with strategy 0 was performed
Mon Nov 21 16:10:17 2011: Target reset
Mon Nov 21 21:08:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 21 21:08:21 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 21 21:08:21 2011: TPIU fitted.
Mon Nov 21 21:08:21 2011: ETM fitted.
Mon Nov 21 21:08:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Tue Nov 22 10:55:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 22 10:55:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 22 10:55:24 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 22 10:55:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 22 10:55:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 22 10:55:24 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 22 10:55:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 22 10:55:24 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 22 10:55:24 2011: TPIU fitted.
Tue Nov 22 10:55:24 2011: ETM fitted.
Tue Nov 22 10:55:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 22 10:55:25 2011: Hardware reset with strategy 0 was performed
Tue Nov 22 10:55:25 2011: Initial reset was performed
Tue Nov 22 10:55:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 22 10:55:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 22 10:55:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 22 10:55:26 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Nov 22 10:55:26 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 22 10:55:26 2011: Target reset
Tue Nov 22 10:55:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 22 10:55:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 22 10:55:31 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 22 10:55:31 2011: TPIU fitted.
Tue Nov 22 10:55:31 2011: ETM fitted.
Tue Nov 22 10:55:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 22 10:55:31 2011: Hardware reset with strategy 0 was performed
Tue Nov 22 10:55:34 2011: 134660 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Tue Nov 22 10:55:34 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 22 10:55:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 22 10:55:34 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 22 10:55:34 2011: TPIU fitted.
Tue Nov 22 10:55:34 2011: ETM fitted.
Tue Nov 22 10:55:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 22 10:55:34 2011: Hardware reset with strategy 0 was performed
Tue Nov 22 10:55:34 2011: Target reset
Tue Nov 22 21:08:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 22 21:08:18 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 22 21:08:18 2011: TPIU fitted.
Tue Nov 22 21:08:18 2011: ETM fitted.
Tue Nov 22 21:08:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Wed Nov 23 02:18:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 02:18:56 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 02:18:56 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 02:18:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 02:18:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 02:18:56 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 02:18:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 02:18:56 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 02:18:57 2011: TPIU fitted.
Wed Nov 23 02:18:57 2011: ETM fitted.
Wed Nov 23 02:18:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 02:18:57 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 02:18:57 2011: Initial reset was performed
Wed Nov 23 02:18:57 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 02:18:57 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 02:18:57 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 02:18:58 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 23 02:18:58 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 02:18:58 2011: Target reset
Wed Nov 23 02:19:02 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 02:19:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 02:19:02 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 02:19:02 2011: TPIU fitted.
Wed Nov 23 02:19:02 2011: ETM fitted.
Wed Nov 23 02:19:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 02:19:03 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 02:19:04 2011: 65584 bytes downloaded into FLASH and verified (10.07 Kbytes/sec)
Wed Nov 23 02:19:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 02:19:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 02:19:04 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 02:19:04 2011: TPIU fitted.
Wed Nov 23 02:19:04 2011: ETM fitted.
Wed Nov 23 02:19:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 02:19:04 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 02:19:04 2011: Target reset
Wed Nov 23 02:19:31 2011: Breakpoint hit: Code @ main.c:1232.2, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 23 11:48:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 11:48:51 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 11:48:51 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 11:48:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 11:48:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 11:48:51 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 11:48:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 11:48:51 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 11:48:51 2011: TPIU fitted.
Wed Nov 23 11:48:51 2011: ETM fitted.
Wed Nov 23 11:48:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 11:48:52 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 11:48:52 2011: Initial reset was performed
Wed Nov 23 11:48:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 11:48:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 11:48:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 11:48:53 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 23 11:48:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 11:48:53 2011: Target reset
Wed Nov 23 11:48:57 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 11:48:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 11:48:57 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 11:48:57 2011: TPIU fitted.
Wed Nov 23 11:48:57 2011: ETM fitted.
Wed Nov 23 11:48:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 11:48:57 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 11:48:59 2011: 65584 bytes downloaded into FLASH and verified (10.05 Kbytes/sec)
Wed Nov 23 11:48:59 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 11:48:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 11:48:59 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 11:48:59 2011: TPIU fitted.
Wed Nov 23 11:48:59 2011: ETM fitted.
Wed Nov 23 11:48:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 11:48:59 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 11:48:59 2011: Target reset
Wed Nov 23 11:49:17 2011: Breakpoint hit: Code @ main.c:1229.6, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 23 11:50:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 11:50:18 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 11:50:18 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 11:50:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 11:50:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 11:50:18 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 11:50:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 11:50:18 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 11:50:18 2011: TPIU fitted.
Wed Nov 23 11:50:18 2011: ETM fitted.
Wed Nov 23 11:50:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 11:50:18 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 11:50:18 2011: Initial reset was performed
Wed Nov 23 11:50:18 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 11:50:18 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 11:50:18 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 11:50:19 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 23 11:50:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 11:50:19 2011: Target reset
Wed Nov 23 11:50:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 11:50:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 11:50:25 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 11:50:25 2011: TPIU fitted.
Wed Nov 23 11:50:25 2011: ETM fitted.
Wed Nov 23 11:50:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 11:50:25 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 11:50:27 2011: 134660 bytes downloaded into FLASH and verified (16.03 Kbytes/sec)
Wed Nov 23 11:50:27 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 11:50:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 11:50:27 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 11:50:27 2011: TPIU fitted.
Wed Nov 23 11:50:27 2011: ETM fitted.
Wed Nov 23 11:50:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 11:50:27 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 11:50:27 2011: Target reset
Wed Nov 23 11:50:37 2011: Breakpoint hit: Code @ main.c:1243.11, type: default (auto) 
Wed Nov 23 11:54:58 2011: Breakpoint hit: Code @ main.c:1243.11, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 23 11:55:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 11:55:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 11:55:07 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 11:55:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 11:55:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 11:55:07 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 11:55:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 11:55:07 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 11:55:07 2011: TPIU fitted.
Wed Nov 23 11:55:07 2011: ETM fitted.
Wed Nov 23 11:55:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 11:55:08 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 11:55:08 2011: Initial reset was performed
Wed Nov 23 11:55:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 11:55:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 11:55:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 11:55:08 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 23 11:55:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 11:55:08 2011: Target reset
Wed Nov 23 11:55:13 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 11:55:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 11:55:13 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 11:55:13 2011: TPIU fitted.
Wed Nov 23 11:55:13 2011: ETM fitted.
Wed Nov 23 11:55:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 11:55:13 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 11:55:14 2011: 65584 bytes downloaded into FLASH and verified (10.15 Kbytes/sec)
Wed Nov 23 11:55:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 11:55:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 11:55:14 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 11:55:14 2011: TPIU fitted.
Wed Nov 23 11:55:14 2011: ETM fitted.
Wed Nov 23 11:55:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 11:55:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 11:55:15 2011: Target reset
Wed Nov 23 11:55:26 2011: Breakpoint hit: Code @ main.c:1391.2, type: default (auto) 
Wed Nov 23 11:55:47 2011: Breakpoint hit: Code @ main.c:1229.6, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 23 12:06:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 12:06:32 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 12:06:32 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 12:06:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 12:06:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 12:06:32 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 12:06:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:06:32 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:06:32 2011: TPIU fitted.
Wed Nov 23 12:06:32 2011: ETM fitted.
Wed Nov 23 12:06:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:06:33 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:06:33 2011: Initial reset was performed
Wed Nov 23 12:06:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 12:06:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 12:06:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 12:06:33 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Wed Nov 23 12:06:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 12:06:33 2011: Target reset
Wed Nov 23 12:06:39 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 12:06:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:06:39 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:06:39 2011: TPIU fitted.
Wed Nov 23 12:06:39 2011: ETM fitted.
Wed Nov 23 12:06:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:06:39 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:06:42 2011: 134660 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Wed Nov 23 12:06:42 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 12:06:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:06:42 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:06:42 2011: TPIU fitted.
Wed Nov 23 12:06:42 2011: ETM fitted.
Wed Nov 23 12:06:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:06:42 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:06:42 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 23 12:07:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 12:07:49 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 12:07:49 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 12:07:49 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 12:07:49 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 12:07:49 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 12:07:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:07:49 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:07:49 2011: TPIU fitted.
Wed Nov 23 12:07:49 2011: ETM fitted.
Wed Nov 23 12:07:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:07:50 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:07:50 2011: Initial reset was performed
Wed Nov 23 12:07:50 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 12:07:50 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 12:07:50 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 12:07:50 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 23 12:07:50 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 12:07:50 2011: Target reset
Wed Nov 23 12:07:56 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 12:07:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:07:56 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:07:56 2011: TPIU fitted.
Wed Nov 23 12:07:56 2011: ETM fitted.
Wed Nov 23 12:07:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:07:56 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:07:59 2011: 134676 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Wed Nov 23 12:07:59 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 12:07:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:07:59 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:07:59 2011: TPIU fitted.
Wed Nov 23 12:07:59 2011: ETM fitted.
Wed Nov 23 12:07:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:07:59 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:07:59 2011: Target reset
Wed Nov 23 12:08:06 2011: Breakpoint hit: Code @ main.c:1243.11, type: default (auto) 
Wed Nov 23 12:08:08 2011: Breakpoint hit: Code @ main.c:1243.11, type: default (auto) 
Wed Nov 23 12:08:27 2011: Breakpoint hit: Code @ Key_Process.c:156.17, type: default (auto) 
Wed Nov 23 12:09:35 2011: Breakpoint hit: Code @ Key_Process.c:153.17, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 23 12:11:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 12:11:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 12:11:21 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 12:11:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 12:11:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 12:11:21 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 12:11:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:11:21 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:11:21 2011: TPIU fitted.
Wed Nov 23 12:11:21 2011: ETM fitted.
Wed Nov 23 12:11:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:11:22 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:11:22 2011: Initial reset was performed
Wed Nov 23 12:11:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 12:11:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 12:11:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 12:11:23 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Nov 23 12:11:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 12:11:23 2011: Target reset
Wed Nov 23 12:11:28 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 12:11:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:11:28 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:11:28 2011: TPIU fitted.
Wed Nov 23 12:11:28 2011: ETM fitted.
Wed Nov 23 12:11:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:11:28 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:11:31 2011: 134752 bytes downloaded into FLASH and verified (16.07 Kbytes/sec)
Wed Nov 23 12:11:31 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 12:11:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:11:31 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:11:31 2011: TPIU fitted.
Wed Nov 23 12:11:31 2011: ETM fitted.
Wed Nov 23 12:11:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:11:31 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:11:31 2011: Target reset
Wed Nov 23 12:14:08 2011: Breakpoint hit: Code @ Key_Process.c:153.17, type: default (auto) 
Wed Nov 23 12:14:47 2011: Breakpoint hit: Code @ Key_Process.c:153.17, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 23 12:21:37 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 12:21:37 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 12:21:37 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 12:21:37 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 12:21:37 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 12:21:37 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 12:21:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:21:37 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:21:37 2011: TPIU fitted.
Wed Nov 23 12:21:37 2011: ETM fitted.
Wed Nov 23 12:21:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:21:38 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:21:38 2011: Initial reset was performed
Wed Nov 23 12:21:38 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 12:21:38 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 12:21:38 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 12:21:39 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 23 12:21:39 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 12:21:39 2011: Target reset
Wed Nov 23 12:21:44 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 12:21:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:21:44 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:21:44 2011: TPIU fitted.
Wed Nov 23 12:21:44 2011: ETM fitted.
Wed Nov 23 12:21:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:21:44 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:21:47 2011: 134776 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Wed Nov 23 12:21:47 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 12:21:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 12:21:47 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 12:21:47 2011: TPIU fitted.
Wed Nov 23 12:21:47 2011: ETM fitted.
Wed Nov 23 12:21:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 12:21:47 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 12:21:47 2011: Target reset
Wed Nov 23 12:34:40 2011: Breakpoint hit: Code @ Key_Process.c:154.17, type: default (auto) 
Wed Nov 23 12:34:52 2011: Breakpoint hit: Code @ Key_Process.c:154.17, type: default (auto) 
Wed Nov 23 12:35:27 2011: Breakpoint hit: Code @ Key_Process.c:154.17, type: default (auto) 
Wed Nov 23 13:44:37 2011: Breakpoint hit: Code @ Key_Process.c:154.17, type: default (auto) 
Wed Nov 23 13:44:57 2011: Breakpoint hit: Code @ Key_Process.c:153.17, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 23 13:48:37 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 13:48:37 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 13:48:37 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 13:48:37 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 13:48:37 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 13:48:37 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 13:48:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 13:48:37 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 13:48:37 2011: TPIU fitted.
Wed Nov 23 13:48:37 2011: ETM fitted.
Wed Nov 23 13:48:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 13:48:38 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 13:48:38 2011: Initial reset was performed
Wed Nov 23 13:48:38 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 13:48:38 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 13:48:38 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 13:48:39 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 23 13:48:39 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 13:48:39 2011: Target reset
Wed Nov 23 13:48:44 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 13:48:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 13:48:44 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 13:48:44 2011: TPIU fitted.
Wed Nov 23 13:48:44 2011: ETM fitted.
Wed Nov 23 13:48:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 13:48:44 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 13:48:47 2011: 134776 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Wed Nov 23 13:48:47 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 13:48:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 13:48:47 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 13:48:47 2011: TPIU fitted.
Wed Nov 23 13:48:47 2011: ETM fitted.
Wed Nov 23 13:48:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 13:48:47 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 13:48:47 2011: Target reset
Wed Nov 23 13:49:09 2011: Breakpoint hit: Code @ Key_Process.c:153.17, type: default (auto) 
Wed Nov 23 13:49:47 2011: Breakpoint hit: Code @ Memory.c:280.3, type: default (auto) 
Wed Nov 23 13:50:41 2011: Breakpoint hit: Code @ Memory.c:280.3, type: default (auto) 
Wed Nov 23 13:51:37 2011: Breakpoint hit: Code @ Memory.c:280.3, type: default (auto) 
Wed Nov 23 13:51:53 2011: Breakpoint hit: Code @ Memory.c:280.3, type: default (auto) 
Wed Nov 23 13:52:07 2011: Breakpoint hit: Code @ Memory.c:280.3, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 23 13:54:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 13:54:31 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 13:54:31 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 13:54:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 13:54:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 13:54:31 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 13:54:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 13:54:31 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 13:54:31 2011: TPIU fitted.
Wed Nov 23 13:54:31 2011: ETM fitted.
Wed Nov 23 13:54:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 13:54:32 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 13:54:32 2011: Initial reset was performed
Wed Nov 23 13:54:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 13:54:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 13:54:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 13:54:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 23 13:54:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 13:54:32 2011: Target reset
Wed Nov 23 13:54:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 13:54:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 13:54:38 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 13:54:38 2011: TPIU fitted.
Wed Nov 23 13:54:38 2011: ETM fitted.
Wed Nov 23 13:54:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 13:54:38 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 13:54:40 2011: 134784 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Wed Nov 23 13:54:40 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 13:54:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 13:54:40 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 13:54:40 2011: TPIU fitted.
Wed Nov 23 13:54:40 2011: ETM fitted.
Wed Nov 23 13:54:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 13:54:40 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 13:54:40 2011: Target reset
Wed Nov 23 14:10:52 2011: Breakpoint hit: Code @ Memory.c:280.3, type: default (auto) 
Wed Nov 23 14:10:54 2011: Breakpoint hit: Code @ Memory.c:280.3, type: default (auto) 
Wed Nov 23 14:11:17 2011: Breakpoint hit: Code @ Memory.c:278.13, type: default (auto) 
Wed Nov 23 14:14:04 2011: Breakpoint hit: Code @ Memory.c:278.13, type: default (auto) 
Wed Nov 23 14:14:28 2011: Breakpoint hit: Code @ Memory.c:278.13, type: default (auto) 
Wed Nov 23 14:33:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 14:33:08 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 14:33:08 2011: TPIU fitted.
Wed Nov 23 14:33:08 2011: ETM fitted.
Wed Nov 23 14:33:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 14:33:08 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 14:33:08 2011: Target reset
Wed Nov 23 14:33:52 2011: Breakpoint hit: Code @ Memory.c:279.3, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 23 15:11:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 15:11:57 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 15:11:57 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 15:11:57 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 15:11:57 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 15:11:57 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 15:11:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 15:11:57 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 15:11:57 2011: TPIU fitted.
Wed Nov 23 15:11:57 2011: ETM fitted.
Wed Nov 23 15:11:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 15:11:58 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 15:11:58 2011: Initial reset was performed
Wed Nov 23 15:11:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 15:11:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 15:11:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 15:11:58 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 23 15:11:58 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 15:11:58 2011: Target reset
Wed Nov 23 15:12:04 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 15:12:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 15:12:04 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 15:12:04 2011: TPIU fitted.
Wed Nov 23 15:12:04 2011: ETM fitted.
Wed Nov 23 15:12:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 15:12:04 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 15:12:06 2011: 134748 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Wed Nov 23 15:12:06 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 15:12:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 15:12:06 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 15:12:06 2011: TPIU fitted.
Wed Nov 23 15:12:06 2011: ETM fitted.
Wed Nov 23 15:12:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 15:12:06 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 15:12:06 2011: Target reset
Wed Nov 23 15:12:14 2011: Breakpoint hit: Code @ Memory.c:279.3, type: default (auto) 
Wed Nov 23 15:13:01 2011: Breakpoint hit: Code @ Memory.c:279.3, type: default (auto) 
Wed Nov 23 15:16:04 2011: Breakpoint hit: Code @ Memory.c:279.3, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 23 15:17:09 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 15:17:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 15:17:10 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 15:17:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 15:17:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 15:17:10 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 15:17:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 15:17:10 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 15:17:10 2011: TPIU fitted.
Wed Nov 23 15:17:10 2011: ETM fitted.
Wed Nov 23 15:17:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 15:17:11 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 15:17:11 2011: Initial reset was performed
Wed Nov 23 15:17:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 15:17:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 15:17:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 15:17:11 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 23 15:17:11 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 15:17:11 2011: Target reset
Wed Nov 23 15:17:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 15:17:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 15:17:17 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 15:17:17 2011: TPIU fitted.
Wed Nov 23 15:17:17 2011: ETM fitted.
Wed Nov 23 15:17:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 15:17:17 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 15:17:20 2011: 134748 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Wed Nov 23 15:17:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 15:17:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 15:17:20 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 15:17:20 2011: TPIU fitted.
Wed Nov 23 15:17:20 2011: ETM fitted.
Wed Nov 23 15:17:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 15:17:20 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 15:17:20 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 23 15:31:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 23 15:31:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 23 15:31:39 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 23 15:31:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 23 15:31:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 23 15:31:39 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 23 15:31:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 15:31:39 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 15:31:39 2011: TPIU fitted.
Wed Nov 23 15:31:39 2011: ETM fitted.
Wed Nov 23 15:31:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 15:31:40 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 15:31:40 2011: Initial reset was performed
Wed Nov 23 15:31:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 23 15:31:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 23 15:31:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 23 15:31:40 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Nov 23 15:31:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 23 15:31:40 2011: Target reset
Wed Nov 23 15:31:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 23 15:31:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 15:31:46 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 15:31:46 2011: TPIU fitted.
Wed Nov 23 15:31:46 2011: ETM fitted.
Wed Nov 23 15:31:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 15:31:46 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 15:31:49 2011: 134764 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Wed Nov 23 15:31:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 23 15:31:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 15:31:49 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 15:31:49 2011: TPIU fitted.
Wed Nov 23 15:31:49 2011: ETM fitted.
Wed Nov 23 15:31:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 23 15:31:49 2011: Hardware reset with strategy 0 was performed
Wed Nov 23 15:31:49 2011: Target reset
Wed Nov 23 21:08:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 23 21:08:19 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 23 21:08:19 2011: TPIU fitted.
Wed Nov 23 21:08:19 2011: ETM fitted.
Wed Nov 23 21:08:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Thu Nov 24 14:42:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 24 14:42:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 24 14:42:29 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 24 14:42:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 24 14:42:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 24 14:42:29 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 24 14:42:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 24 14:42:30 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 24 14:42:30 2011: TPIU fitted.
Thu Nov 24 14:42:30 2011: ETM fitted.
Thu Nov 24 14:42:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 24 14:42:30 2011: Hardware reset with strategy 0 was performed
Thu Nov 24 14:42:30 2011: Initial reset was performed
Thu Nov 24 14:42:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 24 14:42:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 24 14:42:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 24 14:42:31 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Nov 24 14:42:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 24 14:42:31 2011: Target reset
Thu Nov 24 14:42:36 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 24 14:42:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 24 14:42:36 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 24 14:42:36 2011: TPIU fitted.
Thu Nov 24 14:42:36 2011: ETM fitted.
Thu Nov 24 14:42:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 24 14:42:36 2011: Hardware reset with strategy 0 was performed
Thu Nov 24 14:42:39 2011: 134764 bytes downloaded into FLASH and verified (16.35 Kbytes/sec)
Thu Nov 24 14:42:39 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 24 14:42:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 24 14:42:39 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 24 14:42:39 2011: TPIU fitted.
Thu Nov 24 14:42:39 2011: ETM fitted.
Thu Nov 24 14:42:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 24 14:42:39 2011: Hardware reset with strategy 0 was performed
Thu Nov 24 14:42:39 2011: Target reset


 << Logging to file resumes >> 

Thu Nov 24 15:09:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Nov 24 15:09:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Nov 24 15:09:39 2011: JLINK command: device = STM32F207xx, return = 0

Thu Nov 24 15:09:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Nov 24 15:09:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Nov 24 15:09:39 2011: JTAG speed is initially set to: 32 kHz
Thu Nov 24 15:09:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 24 15:09:40 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 24 15:09:40 2011: TPIU fitted.
Thu Nov 24 15:09:40 2011: ETM fitted.
Thu Nov 24 15:09:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 24 15:09:40 2011: Hardware reset with strategy 0 was performed
Thu Nov 24 15:09:40 2011: Initial reset was performed
Thu Nov 24 15:09:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Nov 24 15:09:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Nov 24 15:09:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Nov 24 15:09:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Nov 24 15:09:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Nov 24 15:09:41 2011: Target reset
Thu Nov 24 15:09:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Nov 24 15:09:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 24 15:09:46 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 24 15:09:46 2011: TPIU fitted.
Thu Nov 24 15:09:46 2011: ETM fitted.
Thu Nov 24 15:09:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 24 15:09:46 2011: Hardware reset with strategy 0 was performed
Thu Nov 24 15:09:49 2011: 134764 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Thu Nov 24 15:09:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Nov 24 15:09:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Nov 24 15:09:49 2011: Found Cortex-M3 r2p0, Little endian.
Thu Nov 24 15:09:49 2011: TPIU fitted.
Thu Nov 24 15:09:49 2011: ETM fitted.
Thu Nov 24 15:09:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Nov 24 15:09:49 2011: Hardware reset with strategy 0 was performed
Thu Nov 24 15:09:49 2011: Target reset
Fri Nov 25 15:04:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Nov 25 15:04:07 2011: Found Cortex-M3 r2p0, Little endian.
Fri Nov 25 15:04:07 2011: TPIU fitted.
Fri Nov 25 15:04:07 2011: ETM fitted.
Fri Nov 25 15:04:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Nov 25 21:42:31 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sun Nov 27 18:11:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 27 18:11:22 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 27 18:11:22 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 27 18:11:22 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 27 18:11:22 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 27 18:11:22 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 27 18:11:22 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 18:11:22 2011: Initial reset was performed
Sun Nov 27 18:27:44 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Sun Nov 27 18:27:44 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 27 18:27:44 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Sun Nov 27 18:27:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 27 18:27:47 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 27 18:27:47 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 27 18:27:47 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 27 18:27:47 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 27 18:27:47 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 27 18:27:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 18:27:47 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 18:27:48 2011: TPIU fitted.
Sun Nov 27 18:27:48 2011: ETM fitted.
Sun Nov 27 18:27:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 18:27:48 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 18:27:48 2011: Initial reset was performed
Sun Nov 27 18:27:48 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 27 18:27:48 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 27 18:27:48 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 27 18:27:49 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 27 18:27:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 27 18:27:49 2011: Target reset
Sun Nov 27 18:27:54 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 27 18:27:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 18:27:54 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 18:27:54 2011: TPIU fitted.
Sun Nov 27 18:27:54 2011: ETM fitted.
Sun Nov 27 18:27:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 18:27:54 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 18:27:57 2011: 134764 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Sun Nov 27 18:27:57 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 27 18:27:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 18:27:57 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 18:27:57 2011: TPIU fitted.
Sun Nov 27 18:27:57 2011: ETM fitted.
Sun Nov 27 18:27:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 18:27:57 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 18:27:57 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 27 18:41:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 27 18:41:05 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 27 18:41:05 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 27 18:41:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 27 18:41:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 27 18:41:05 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 27 18:41:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 18:41:05 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 18:41:05 2011: TPIU fitted.
Sun Nov 27 18:41:05 2011: ETM fitted.
Sun Nov 27 18:41:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 18:41:06 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 18:41:06 2011: Initial reset was performed
Sun Nov 27 18:41:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 27 18:41:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 27 18:41:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 27 18:41:07 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Nov 27 18:41:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 27 18:41:07 2011: Target reset
Sun Nov 27 18:41:12 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 27 18:41:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 18:41:12 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 18:41:12 2011: TPIU fitted.
Sun Nov 27 18:41:12 2011: ETM fitted.
Sun Nov 27 18:41:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 18:41:12 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 18:41:15 2011: 134820 bytes downloaded into FLASH and verified (16.08 Kbytes/sec)
Sun Nov 27 18:41:15 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 27 18:41:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 18:41:15 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 18:41:15 2011: TPIU fitted.
Sun Nov 27 18:41:15 2011: ETM fitted.
Sun Nov 27 18:41:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 18:41:15 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 18:41:15 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 27 19:01:50 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 27 19:01:50 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 27 19:01:50 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 27 19:01:50 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 27 19:01:50 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 27 19:01:50 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 27 19:01:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 19:01:50 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 19:01:50 2011: TPIU fitted.
Sun Nov 27 19:01:50 2011: ETM fitted.
Sun Nov 27 19:01:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 19:01:51 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 19:01:51 2011: Initial reset was performed
Sun Nov 27 19:01:51 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 27 19:01:51 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 27 19:01:51 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 27 19:01:51 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 27 19:01:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 27 19:01:51 2011: Target reset
Sun Nov 27 19:01:57 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 27 19:01:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 19:01:57 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 19:01:57 2011: TPIU fitted.
Sun Nov 27 19:01:57 2011: ETM fitted.
Sun Nov 27 19:01:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 19:01:57 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 19:02:00 2011: 134820 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Sun Nov 27 19:02:00 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 27 19:02:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 19:02:00 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 19:02:00 2011: TPIU fitted.
Sun Nov 27 19:02:00 2011: ETM fitted.
Sun Nov 27 19:02:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 19:02:00 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 19:02:00 2011: Target reset
Sun Nov 27 19:04:25 2011: Breakpoint hit: Code @ Drive_Process.c:179.16, type: default (auto) 


 << Logging to file resumes >> 

Sun Nov 27 19:04:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 27 19:04:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 27 19:04:44 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 27 19:04:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 27 19:04:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 27 19:04:44 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 27 19:04:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 19:04:44 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 19:04:44 2011: TPIU fitted.
Sun Nov 27 19:04:44 2011: ETM fitted.
Sun Nov 27 19:04:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 19:04:45 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 19:04:45 2011: Initial reset was performed
Sun Nov 27 19:04:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 27 19:04:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 27 19:04:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 27 19:04:46 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Nov 27 19:04:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 27 19:04:46 2011: Target reset
Sun Nov 27 19:04:51 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 27 19:04:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 19:04:51 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 19:04:51 2011: TPIU fitted.
Sun Nov 27 19:04:51 2011: ETM fitted.
Sun Nov 27 19:04:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 19:04:51 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 19:04:54 2011: 134820 bytes downloaded into FLASH and verified (16.30 Kbytes/sec)
Sun Nov 27 19:04:54 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 27 19:04:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 19:04:54 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 19:04:54 2011: TPIU fitted.
Sun Nov 27 19:04:54 2011: ETM fitted.
Sun Nov 27 19:04:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 19:04:54 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 19:04:54 2011: Target reset


 << Logging to file resumes >> 

Sun Nov 27 19:05:20 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Nov 27 19:05:20 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Nov 27 19:05:20 2011: JLINK command: device = STM32F207xx, return = 0

Sun Nov 27 19:05:20 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Nov 27 19:05:20 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Nov 27 19:05:20 2011: JTAG speed is initially set to: 32 kHz
Sun Nov 27 19:05:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 19:05:21 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 19:05:21 2011: TPIU fitted.
Sun Nov 27 19:05:21 2011: ETM fitted.
Sun Nov 27 19:05:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 19:05:21 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 19:05:21 2011: Initial reset was performed
Sun Nov 27 19:05:21 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Nov 27 19:05:21 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Nov 27 19:05:21 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Nov 27 19:05:22 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Nov 27 19:05:22 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Nov 27 19:05:22 2011: Target reset
Sun Nov 27 19:05:27 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Nov 27 19:05:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 19:05:27 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 19:05:27 2011: TPIU fitted.
Sun Nov 27 19:05:27 2011: ETM fitted.
Sun Nov 27 19:05:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 19:05:27 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 19:05:30 2011: 134820 bytes downloaded into FLASH and verified (16.30 Kbytes/sec)
Sun Nov 27 19:05:30 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Nov 27 19:05:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Nov 27 19:05:30 2011: Found Cortex-M3 r2p0, Little endian.
Sun Nov 27 19:05:30 2011: TPIU fitted.
Sun Nov 27 19:05:30 2011: ETM fitted.
Sun Nov 27 19:05:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Nov 27 19:05:30 2011: Hardware reset with strategy 0 was performed
Sun Nov 27 19:05:30 2011: Target reset
Sun Nov 27 19:05:44 2011: Breakpoint hit: Code @ Drive_Process.c:179.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 00:23:50 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 00:23:50 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 00:23:50 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 00:23:50 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 00:23:50 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 00:23:50 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 00:23:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:23:51 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:23:51 2011: TPIU fitted.
Mon Nov 28 00:23:51 2011: ETM fitted.
Mon Nov 28 00:23:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:23:51 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:23:51 2011: Initial reset was performed
Mon Nov 28 00:23:51 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 00:23:51 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 00:23:51 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 00:23:52 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 00:23:52 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 00:23:52 2011: Target reset
Mon Nov 28 00:23:57 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 00:23:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:23:57 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:23:57 2011: TPIU fitted.
Mon Nov 28 00:23:57 2011: ETM fitted.
Mon Nov 28 00:23:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:23:57 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:24:00 2011: 134700 bytes downloaded into FLASH and verified (16.41 Kbytes/sec)
Mon Nov 28 00:24:00 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 00:24:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:24:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:24:00 2011: TPIU fitted.
Mon Nov 28 00:24:00 2011: ETM fitted.
Mon Nov 28 00:24:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:24:00 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:24:00 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 00:26:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 00:26:16 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 00:26:16 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 00:26:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 00:26:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 00:26:16 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 00:26:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:26:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:26:16 2011: TPIU fitted.
Mon Nov 28 00:26:16 2011: ETM fitted.
Mon Nov 28 00:26:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:26:17 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:26:17 2011: Initial reset was performed
Mon Nov 28 00:26:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 00:26:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 00:26:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 00:26:18 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 00:26:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 00:26:18 2011: Target reset
Mon Nov 28 00:26:23 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 00:26:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:26:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:26:23 2011: TPIU fitted.
Mon Nov 28 00:26:23 2011: ETM fitted.
Mon Nov 28 00:26:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:26:23 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:26:26 2011: 134700 bytes downloaded into FLASH and verified (16.41 Kbytes/sec)
Mon Nov 28 00:26:26 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 00:26:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:26:26 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:26:26 2011: TPIU fitted.
Mon Nov 28 00:26:26 2011: ETM fitted.
Mon Nov 28 00:26:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:26:26 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:26:26 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 00:27:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 00:27:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 00:27:33 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 00:27:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 00:27:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 00:27:33 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 00:27:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:27:33 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:27:33 2011: TPIU fitted.
Mon Nov 28 00:27:33 2011: ETM fitted.
Mon Nov 28 00:27:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:27:34 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:27:34 2011: Initial reset was performed
Mon Nov 28 00:27:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 00:27:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 00:27:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 00:27:35 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 00:27:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 00:27:35 2011: Target reset
Mon Nov 28 00:27:40 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 00:27:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:27:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:27:40 2011: TPIU fitted.
Mon Nov 28 00:27:40 2011: ETM fitted.
Mon Nov 28 00:27:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:27:40 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:27:43 2011: 134668 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Mon Nov 28 00:27:43 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 00:27:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:27:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:27:43 2011: TPIU fitted.
Mon Nov 28 00:27:43 2011: ETM fitted.
Mon Nov 28 00:27:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:27:43 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:27:43 2011: Target reset
Mon Nov 28 00:30:02 2011: Breakpoint hit: Code @ PC_COM.c:534.11, type: default (auto) 
Mon Nov 28 00:30:13 2011: Breakpoint hit: Code @ PC_COM.c:534.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 00:30:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 00:30:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 00:30:39 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 00:30:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 00:30:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 00:30:39 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 00:30:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:30:39 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:30:39 2011: TPIU fitted.
Mon Nov 28 00:30:39 2011: ETM fitted.
Mon Nov 28 00:30:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:30:40 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:30:40 2011: Initial reset was performed
Mon Nov 28 00:30:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 00:30:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 00:30:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 00:30:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 00:30:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 00:30:41 2011: Target reset
Mon Nov 28 00:30:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 00:30:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:30:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:30:46 2011: TPIU fitted.
Mon Nov 28 00:30:46 2011: ETM fitted.
Mon Nov 28 00:30:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:30:46 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:30:49 2011: 134700 bytes downloaded into FLASH and verified (16.44 Kbytes/sec)
Mon Nov 28 00:30:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 00:30:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:30:49 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:30:49 2011: TPIU fitted.
Mon Nov 28 00:30:49 2011: ETM fitted.
Mon Nov 28 00:30:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:30:49 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:30:49 2011: Target reset
Mon Nov 28 00:31:02 2011: Breakpoint hit: Code @ PC_COM.c:534.11, type: default (auto) 
Mon Nov 28 00:31:07 2011: Breakpoint hit: Code @ PC_COM.c:534.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 00:32:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 00:32:11 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 00:32:11 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 00:32:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 00:32:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 00:32:11 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 00:32:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:32:11 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:32:11 2011: TPIU fitted.
Mon Nov 28 00:32:11 2011: ETM fitted.
Mon Nov 28 00:32:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:32:12 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:32:12 2011: Initial reset was performed
Mon Nov 28 00:32:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 00:32:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 00:32:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 00:32:13 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 00:32:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 00:32:13 2011: Target reset
Mon Nov 28 00:32:18 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 00:32:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:32:18 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:32:18 2011: TPIU fitted.
Mon Nov 28 00:32:18 2011: ETM fitted.
Mon Nov 28 00:32:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:32:18 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:32:21 2011: 134700 bytes downloaded into FLASH and verified (16.35 Kbytes/sec)
Mon Nov 28 00:32:21 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 00:32:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:32:21 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:32:21 2011: TPIU fitted.
Mon Nov 28 00:32:21 2011: ETM fitted.
Mon Nov 28 00:32:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:32:21 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:32:21 2011: Target reset
Mon Nov 28 00:33:17 2011: Breakpoint hit: Code @ Drive_Process.c:184.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 00:35:42 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 00:35:42 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 00:35:42 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 00:35:42 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 00:35:42 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 00:35:42 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 00:35:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:35:42 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:35:42 2011: TPIU fitted.
Mon Nov 28 00:35:42 2011: ETM fitted.
Mon Nov 28 00:35:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:35:43 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:35:43 2011: Initial reset was performed
Mon Nov 28 00:35:43 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 00:35:43 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 00:35:43 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 00:35:44 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 00:35:44 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 00:35:44 2011: Target reset
Mon Nov 28 00:35:49 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 00:35:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:35:49 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:35:49 2011: TPIU fitted.
Mon Nov 28 00:35:49 2011: ETM fitted.
Mon Nov 28 00:35:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:35:49 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:35:52 2011: 134700 bytes downloaded into FLASH and verified (16.41 Kbytes/sec)
Mon Nov 28 00:35:52 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 00:35:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:35:52 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:35:52 2011: TPIU fitted.
Mon Nov 28 00:35:52 2011: ETM fitted.
Mon Nov 28 00:35:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:35:52 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:35:52 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 00:38:19 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 00:38:19 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 00:38:19 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 00:38:19 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 00:38:19 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 00:38:19 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 00:38:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:38:19 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:38:19 2011: TPIU fitted.
Mon Nov 28 00:38:19 2011: ETM fitted.
Mon Nov 28 00:38:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:38:20 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:38:20 2011: Initial reset was performed
Mon Nov 28 00:38:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 00:38:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 00:38:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 00:38:21 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 00:38:21 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 00:38:21 2011: Target reset
Mon Nov 28 00:38:26 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 00:38:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:38:26 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:38:26 2011: TPIU fitted.
Mon Nov 28 00:38:26 2011: ETM fitted.
Mon Nov 28 00:38:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:38:26 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:38:29 2011: 134700 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Mon Nov 28 00:38:29 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 00:38:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:38:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:38:29 2011: TPIU fitted.
Mon Nov 28 00:38:29 2011: ETM fitted.
Mon Nov 28 00:38:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:38:29 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:38:29 2011: Target reset
Mon Nov 28 00:41:01 2011: Breakpoint hit: Code @ Drive_Process.c:181.21, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 00:41:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 00:41:22 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 00:41:22 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 00:41:22 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 00:41:22 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 00:41:22 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 00:41:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:41:22 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:41:22 2011: TPIU fitted.
Mon Nov 28 00:41:22 2011: ETM fitted.
Mon Nov 28 00:41:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:41:23 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:41:23 2011: Initial reset was performed
Mon Nov 28 00:41:23 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 00:41:23 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 00:41:23 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 00:41:23 2011: 712 bytes downloaded and verified (1.53 Kbytes/sec)
Mon Nov 28 00:41:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 00:41:23 2011: Target reset
Mon Nov 28 00:41:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 00:41:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:41:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:41:29 2011: TPIU fitted.
Mon Nov 28 00:41:29 2011: ETM fitted.
Mon Nov 28 00:41:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:41:29 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:41:31 2011: 134700 bytes downloaded into FLASH and verified (16.44 Kbytes/sec)
Mon Nov 28 00:41:31 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 00:41:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 00:41:31 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 00:41:31 2011: TPIU fitted.
Mon Nov 28 00:41:31 2011: ETM fitted.
Mon Nov 28 00:41:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 00:41:31 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 00:41:31 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 01:24:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 01:24:14 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 01:24:14 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 01:24:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 01:24:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 01:24:14 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 01:24:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:24:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:24:14 2011: TPIU fitted.
Mon Nov 28 01:24:14 2011: ETM fitted.
Mon Nov 28 01:24:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:24:15 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:24:15 2011: Initial reset was performed
Mon Nov 28 01:24:15 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 01:24:15 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 01:24:15 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 01:24:15 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 01:24:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 01:24:15 2011: Target reset
Mon Nov 28 01:24:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 01:24:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:24:21 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:24:21 2011: TPIU fitted.
Mon Nov 28 01:24:21 2011: ETM fitted.
Mon Nov 28 01:24:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:24:21 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:24:23 2011: 134724 bytes downloaded into FLASH and verified (16.29 Kbytes/sec)
Mon Nov 28 01:24:23 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 01:24:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:24:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:24:23 2011: TPIU fitted.
Mon Nov 28 01:24:23 2011: ETM fitted.
Mon Nov 28 01:24:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:24:23 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:24:23 2011: Target reset
Mon Nov 28 01:31:51 2011: Breakpoint hit: Code @ Drive_Process.c:125.16, type: default (auto) 
Mon Nov 28 01:32:13 2011: Breakpoint hit: Code @ Drive_Process.c:135.6, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 01:35:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 01:35:17 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 01:35:17 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 01:35:17 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 01:35:17 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 01:35:17 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 01:35:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:35:17 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:35:17 2011: TPIU fitted.
Mon Nov 28 01:35:17 2011: ETM fitted.
Mon Nov 28 01:35:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:35:17 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:35:17 2011: Initial reset was performed
Mon Nov 28 01:35:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 01:35:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 01:35:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 01:35:18 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 01:35:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 01:35:18 2011: Target reset
Mon Nov 28 01:35:23 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 01:35:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:35:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:35:23 2011: TPIU fitted.
Mon Nov 28 01:35:23 2011: ETM fitted.
Mon Nov 28 01:35:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:35:23 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:35:26 2011: 134748 bytes downloaded into FLASH and verified (16.42 Kbytes/sec)
Mon Nov 28 01:35:26 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 01:35:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:35:26 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:35:26 2011: TPIU fitted.
Mon Nov 28 01:35:26 2011: ETM fitted.
Mon Nov 28 01:35:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:35:26 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:35:26 2011: Target reset
Mon Nov 28 01:35:32 2011: Breakpoint hit: Code @ Drive_Process.c:135.6, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 01:43:50 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 01:43:51 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 01:43:51 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 01:43:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 01:43:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 01:43:51 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 01:43:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:43:51 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:43:51 2011: TPIU fitted.
Mon Nov 28 01:43:51 2011: ETM fitted.
Mon Nov 28 01:43:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:43:51 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:43:51 2011: Initial reset was performed
Mon Nov 28 01:43:51 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 01:43:51 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 01:43:51 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 01:43:52 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 01:43:52 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 01:43:52 2011: Target reset
Mon Nov 28 01:43:57 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 01:43:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:43:57 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:43:57 2011: TPIU fitted.
Mon Nov 28 01:43:57 2011: ETM fitted.
Mon Nov 28 01:43:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:43:57 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:44:00 2011: 134756 bytes downloaded into FLASH and verified (16.29 Kbytes/sec)
Mon Nov 28 01:44:00 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 01:44:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:44:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:44:00 2011: TPIU fitted.
Mon Nov 28 01:44:00 2011: ETM fitted.
Mon Nov 28 01:44:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:44:00 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:44:00 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 01:45:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 01:45:06 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 01:45:06 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 01:45:06 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 01:45:06 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 01:45:06 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 01:45:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:45:07 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:45:07 2011: TPIU fitted.
Mon Nov 28 01:45:07 2011: ETM fitted.
Mon Nov 28 01:45:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:45:07 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:45:07 2011: Initial reset was performed
Mon Nov 28 01:45:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 01:45:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 01:45:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 01:45:08 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 01:45:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 01:45:08 2011: Target reset
Mon Nov 28 01:45:13 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 01:45:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:45:13 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:45:13 2011: TPIU fitted.
Mon Nov 28 01:45:13 2011: ETM fitted.
Mon Nov 28 01:45:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:45:13 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:45:16 2011: 134764 bytes downloaded into FLASH and verified (16.45 Kbytes/sec)
Mon Nov 28 01:45:16 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 01:45:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:45:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:45:16 2011: TPIU fitted.
Mon Nov 28 01:45:16 2011: ETM fitted.
Mon Nov 28 01:45:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:45:16 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:45:16 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 01:46:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 01:46:08 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 01:46:08 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 01:46:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 01:46:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 01:46:08 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 01:46:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:46:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:46:08 2011: TPIU fitted.
Mon Nov 28 01:46:08 2011: ETM fitted.
Mon Nov 28 01:46:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:46:09 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:46:09 2011: Initial reset was performed
Mon Nov 28 01:46:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 01:46:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 01:46:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 01:46:10 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Mon Nov 28 01:46:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 01:46:10 2011: Target reset
Mon Nov 28 01:46:15 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 01:46:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:46:15 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:46:15 2011: TPIU fitted.
Mon Nov 28 01:46:15 2011: ETM fitted.
Mon Nov 28 01:46:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:46:15 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:46:18 2011: 134748 bytes downloaded into FLASH and verified (16.38 Kbytes/sec)
Mon Nov 28 01:46:18 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 01:46:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:46:18 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:46:18 2011: TPIU fitted.
Mon Nov 28 01:46:18 2011: ETM fitted.
Mon Nov 28 01:46:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:46:18 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:46:18 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 01:54:22 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 01:54:23 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 01:54:23 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 01:54:23 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 01:54:23 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 01:54:23 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 01:54:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:54:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:54:23 2011: TPIU fitted.
Mon Nov 28 01:54:23 2011: ETM fitted.
Mon Nov 28 01:54:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:54:23 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:54:23 2011: Initial reset was performed
Mon Nov 28 01:54:23 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 01:54:23 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 01:54:23 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 01:54:24 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 01:54:24 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 01:54:24 2011: Target reset
Mon Nov 28 01:54:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 01:54:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:54:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:54:29 2011: TPIU fitted.
Mon Nov 28 01:54:29 2011: ETM fitted.
Mon Nov 28 01:54:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:54:29 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:54:32 2011: 134756 bytes downloaded into FLASH and verified (16.35 Kbytes/sec)
Mon Nov 28 01:54:32 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 01:54:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:54:32 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:54:32 2011: TPIU fitted.
Mon Nov 28 01:54:32 2011: ETM fitted.
Mon Nov 28 01:54:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:54:32 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:54:32 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 01:59:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 01:59:43 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 01:59:43 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 01:59:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 01:59:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 01:59:43 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 01:59:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:59:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:59:43 2011: TPIU fitted.
Mon Nov 28 01:59:43 2011: ETM fitted.
Mon Nov 28 01:59:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:59:44 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:59:44 2011: Initial reset was performed
Mon Nov 28 01:59:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 01:59:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 01:59:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 01:59:45 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 01:59:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 01:59:45 2011: Target reset
Mon Nov 28 01:59:50 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 01:59:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:59:50 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:59:50 2011: TPIU fitted.
Mon Nov 28 01:59:50 2011: ETM fitted.
Mon Nov 28 01:59:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:59:50 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:59:53 2011: 134772 bytes downloaded into FLASH and verified (16.39 Kbytes/sec)
Mon Nov 28 01:59:53 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 01:59:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 01:59:53 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 01:59:53 2011: TPIU fitted.
Mon Nov 28 01:59:53 2011: ETM fitted.
Mon Nov 28 01:59:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 01:59:53 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 01:59:53 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 02:05:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 02:05:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 02:05:24 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 02:05:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 02:05:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 02:05:24 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 02:05:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 02:05:25 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 02:05:25 2011: TPIU fitted.
Mon Nov 28 02:05:25 2011: ETM fitted.
Mon Nov 28 02:05:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 02:05:25 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 02:05:25 2011: Initial reset was performed
Mon Nov 28 02:05:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 02:05:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 02:05:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 02:05:26 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 02:05:26 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 02:05:26 2011: Target reset
Mon Nov 28 02:05:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 02:05:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 02:05:31 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 02:05:31 2011: TPIU fitted.
Mon Nov 28 02:05:31 2011: ETM fitted.
Mon Nov 28 02:05:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 02:05:31 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 02:05:34 2011: 134772 bytes downloaded into FLASH and verified (16.52 Kbytes/sec)
Mon Nov 28 02:05:34 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 02:05:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 02:05:34 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 02:05:34 2011: TPIU fitted.
Mon Nov 28 02:05:34 2011: ETM fitted.
Mon Nov 28 02:05:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 02:05:34 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 02:05:34 2011: Target reset
Mon Nov 28 02:05:43 2011: Breakpoint hit: Code @ Drive_Process.c:125.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 02:41:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 02:41:06 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 02:41:06 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 02:41:06 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 02:41:06 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 02:41:06 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 02:41:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 02:41:06 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 02:41:06 2011: TPIU fitted.
Mon Nov 28 02:41:06 2011: ETM fitted.
Mon Nov 28 02:41:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 02:41:07 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 02:41:07 2011: Initial reset was performed
Mon Nov 28 02:41:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 02:41:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 02:41:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 02:41:07 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 02:41:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 02:41:07 2011: Target reset
Mon Nov 28 02:41:13 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 02:41:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 02:41:13 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 02:41:13 2011: TPIU fitted.
Mon Nov 28 02:41:13 2011: ETM fitted.
Mon Nov 28 02:41:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 02:41:13 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 02:41:16 2011: 134748 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Mon Nov 28 02:41:16 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 02:41:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 02:41:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 02:41:16 2011: TPIU fitted.
Mon Nov 28 02:41:16 2011: ETM fitted.
Mon Nov 28 02:41:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 02:41:16 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 02:41:16 2011: Target reset
Mon Nov 28 02:41:21 2011: Breakpoint hit: Code @ Drive_Process.c:137.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 03:50:50 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 03:50:51 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 03:50:51 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 03:50:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 03:50:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 03:50:51 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 03:50:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:50:51 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:50:51 2011: TPIU fitted.
Mon Nov 28 03:50:51 2011: ETM fitted.
Mon Nov 28 03:50:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:50:52 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:50:52 2011: Initial reset was performed
Mon Nov 28 03:50:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 03:50:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 03:50:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 03:50:52 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 03:50:52 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 03:50:52 2011: Target reset
Mon Nov 28 03:50:58 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 03:50:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:50:58 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:50:58 2011: TPIU fitted.
Mon Nov 28 03:50:58 2011: ETM fitted.
Mon Nov 28 03:50:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:50:58 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:51:00 2011: 134948 bytes downloaded into FLASH and verified (16.28 Kbytes/sec)
Mon Nov 28 03:51:00 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 03:51:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:51:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:51:00 2011: TPIU fitted.
Mon Nov 28 03:51:00 2011: ETM fitted.
Mon Nov 28 03:51:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:51:00 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:51:00 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 03:51:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 03:51:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 03:51:33 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 03:51:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 03:51:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 03:51:33 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 03:51:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:51:33 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:51:33 2011: TPIU fitted.
Mon Nov 28 03:51:33 2011: ETM fitted.
Mon Nov 28 03:51:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:51:34 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:51:34 2011: Initial reset was performed
Mon Nov 28 03:51:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 03:51:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 03:51:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 03:51:35 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 03:51:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 03:51:35 2011: Target reset
Mon Nov 28 03:51:40 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 03:51:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:51:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:51:40 2011: TPIU fitted.
Mon Nov 28 03:51:40 2011: ETM fitted.
Mon Nov 28 03:51:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:51:40 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:51:43 2011: 134948 bytes downloaded into FLASH and verified (16.16 Kbytes/sec)
Mon Nov 28 03:51:43 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 03:51:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:51:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:51:43 2011: TPIU fitted.
Mon Nov 28 03:51:43 2011: ETM fitted.
Mon Nov 28 03:51:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:51:43 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:51:43 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 03:54:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 03:54:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 03:54:33 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 03:54:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 03:54:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 03:54:33 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 03:54:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:54:34 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:54:34 2011: TPIU fitted.
Mon Nov 28 03:54:34 2011: ETM fitted.
Mon Nov 28 03:54:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:54:34 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:54:34 2011: Initial reset was performed
Mon Nov 28 03:54:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 03:54:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 03:54:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 03:54:35 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 03:54:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 03:54:35 2011: Target reset
Mon Nov 28 03:54:40 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 03:54:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:54:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:54:40 2011: TPIU fitted.
Mon Nov 28 03:54:40 2011: ETM fitted.
Mon Nov 28 03:54:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:54:40 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:54:43 2011: 134948 bytes downloaded into FLASH and verified (16.31 Kbytes/sec)
Mon Nov 28 03:54:43 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 03:54:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:54:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:54:43 2011: TPIU fitted.
Mon Nov 28 03:54:43 2011: ETM fitted.
Mon Nov 28 03:54:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:54:43 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:54:43 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 03:55:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 03:55:52 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 03:55:52 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 03:55:52 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 03:55:52 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 03:55:52 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 03:55:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:55:53 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:55:53 2011: TPIU fitted.
Mon Nov 28 03:55:53 2011: ETM fitted.
Mon Nov 28 03:55:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:55:53 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:55:53 2011: Initial reset was performed
Mon Nov 28 03:55:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 03:55:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 03:55:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 03:55:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 03:55:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 03:55:54 2011: Target reset
Mon Nov 28 03:55:59 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 03:55:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:55:59 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:55:59 2011: TPIU fitted.
Mon Nov 28 03:55:59 2011: ETM fitted.
Mon Nov 28 03:55:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:55:59 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:56:02 2011: 134932 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Mon Nov 28 03:56:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 03:56:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 03:56:02 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 03:56:02 2011: TPIU fitted.
Mon Nov 28 03:56:02 2011: ETM fitted.
Mon Nov 28 03:56:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 03:56:02 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 03:56:02 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 04:00:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 04:00:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 04:00:29 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 04:00:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 04:00:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 04:00:29 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 04:00:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:00:30 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:00:30 2011: TPIU fitted.
Mon Nov 28 04:00:30 2011: ETM fitted.
Mon Nov 28 04:00:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:00:30 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:00:30 2011: Initial reset was performed
Mon Nov 28 04:00:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 04:00:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 04:00:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 04:00:31 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 04:00:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 04:00:31 2011: Target reset
Mon Nov 28 04:00:36 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 04:00:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:00:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:00:36 2011: TPIU fitted.
Mon Nov 28 04:00:36 2011: ETM fitted.
Mon Nov 28 04:00:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:00:36 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:00:39 2011: 135016 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Mon Nov 28 04:00:39 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 04:00:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:00:39 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:00:39 2011: TPIU fitted.
Mon Nov 28 04:00:39 2011: ETM fitted.
Mon Nov 28 04:00:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:00:39 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:00:39 2011: Target reset
Mon Nov 28 04:01:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:01:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:01:08 2011: TPIU fitted.
Mon Nov 28 04:01:08 2011: ETM fitted.
Mon Nov 28 04:01:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:01:08 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:01:08 2011: Target reset
Mon Nov 28 04:01:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:01:18 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:01:18 2011: TPIU fitted.
Mon Nov 28 04:01:18 2011: ETM fitted.
Mon Nov 28 04:01:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:01:18 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:01:18 2011: Target reset
Mon Nov 28 04:04:36 2011: Breakpoint hit: Code @ usbh_usr.c:644.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 04:09:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 04:09:04 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 04:09:04 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 04:09:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 04:09:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 04:09:04 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 04:09:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:09:04 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:09:04 2011: TPIU fitted.
Mon Nov 28 04:09:04 2011: ETM fitted.
Mon Nov 28 04:09:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:09:05 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:09:05 2011: Initial reset was performed
Mon Nov 28 04:09:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 04:09:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 04:09:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 04:09:06 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 04:09:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 04:09:06 2011: Target reset
Mon Nov 28 04:09:11 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 04:09:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:09:11 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:09:11 2011: TPIU fitted.
Mon Nov 28 04:09:11 2011: ETM fitted.
Mon Nov 28 04:09:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:09:11 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:09:14 2011: 135048 bytes downloaded into FLASH and verified (16.45 Kbytes/sec)
Mon Nov 28 04:09:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 04:09:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:09:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:09:14 2011: TPIU fitted.
Mon Nov 28 04:09:14 2011: ETM fitted.
Mon Nov 28 04:09:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:09:14 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:09:14 2011: Target reset
Mon Nov 28 04:09:27 2011: Breakpoint hit: Code @ usbh_usr.c:644.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 04:14:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 04:14:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 04:14:21 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 04:14:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 04:14:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 04:14:21 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 04:14:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:14:21 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:14:22 2011: TPIU fitted.
Mon Nov 28 04:14:22 2011: ETM fitted.
Mon Nov 28 04:14:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:14:22 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:14:22 2011: Initial reset was performed
Mon Nov 28 04:14:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 04:14:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 04:14:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 04:14:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 04:14:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 04:14:23 2011: Target reset
Mon Nov 28 04:14:28 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 04:14:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:14:28 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:14:28 2011: TPIU fitted.
Mon Nov 28 04:14:28 2011: ETM fitted.
Mon Nov 28 04:14:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:14:28 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:14:31 2011: 135024 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Mon Nov 28 04:14:31 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 04:14:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:14:31 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:14:31 2011: TPIU fitted.
Mon Nov 28 04:14:31 2011: ETM fitted.
Mon Nov 28 04:14:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:14:31 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:14:31 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 04:22:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 04:22:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 04:22:07 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 04:22:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 04:22:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 04:22:07 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 04:22:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:22:07 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:22:07 2011: TPIU fitted.
Mon Nov 28 04:22:07 2011: ETM fitted.
Mon Nov 28 04:22:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:22:08 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:22:08 2011: Initial reset was performed
Mon Nov 28 04:22:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 04:22:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 04:22:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 04:22:09 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 04:22:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 04:22:09 2011: Target reset
Mon Nov 28 04:22:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 04:22:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:22:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:22:14 2011: TPIU fitted.
Mon Nov 28 04:22:14 2011: ETM fitted.
Mon Nov 28 04:22:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:22:14 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:22:17 2011: 135048 bytes downloaded into FLASH and verified (16.30 Kbytes/sec)
Mon Nov 28 04:22:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 04:22:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:22:17 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:22:17 2011: TPIU fitted.
Mon Nov 28 04:22:17 2011: ETM fitted.
Mon Nov 28 04:22:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:22:17 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:22:17 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 04:22:50 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 04:22:51 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 04:22:51 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 04:22:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 04:22:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 04:22:51 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 04:22:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:22:51 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:22:51 2011: TPIU fitted.
Mon Nov 28 04:22:51 2011: ETM fitted.
Mon Nov 28 04:22:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:22:52 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:22:52 2011: Initial reset was performed
Mon Nov 28 04:22:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 04:22:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 04:22:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 04:22:52 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 04:22:52 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 04:22:52 2011: Target reset
Mon Nov 28 04:22:58 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 04:22:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:22:58 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:22:58 2011: TPIU fitted.
Mon Nov 28 04:22:58 2011: ETM fitted.
Mon Nov 28 04:22:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:22:58 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:23:00 2011: 135048 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Mon Nov 28 04:23:00 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 04:23:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:23:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:23:00 2011: TPIU fitted.
Mon Nov 28 04:23:00 2011: ETM fitted.
Mon Nov 28 04:23:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:23:01 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:23:01 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 04:23:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 04:23:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 04:23:29 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 04:23:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 04:23:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 04:23:29 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 04:23:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:23:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:23:29 2011: TPIU fitted.
Mon Nov 28 04:23:29 2011: ETM fitted.
Mon Nov 28 04:23:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:23:30 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:23:30 2011: Initial reset was performed
Mon Nov 28 04:23:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 04:23:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 04:23:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 04:23:30 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 04:23:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 04:23:30 2011: Target reset
Mon Nov 28 04:23:36 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 04:23:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:23:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:23:36 2011: TPIU fitted.
Mon Nov 28 04:23:36 2011: ETM fitted.
Mon Nov 28 04:23:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:23:36 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:23:38 2011: 135048 bytes downloaded into FLASH and verified (16.39 Kbytes/sec)
Mon Nov 28 04:23:38 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 04:23:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 04:23:38 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 04:23:38 2011: TPIU fitted.
Mon Nov 28 04:23:38 2011: ETM fitted.
Mon Nov 28 04:23:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 04:23:38 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 04:23:38 2011: Target reset
Mon Nov 28 04:33:06 2011: Breakpoint hit: Code @ Memory.c:499.6, type: default (auto) 
Mon Nov 28 04:55:29 2011: Breakpoint hit: Code @ Memory.c:336.7, type: default (auto) 
Mon Nov 28 04:55:56 2011: Breakpoint hit: Code @ Memory.c:307.16, type: default (auto) 
Mon Nov 28 04:58:21 2011: Breakpoint hit: Code @ Memory.c:307.16, type: default (auto) 
Mon Nov 28 05:00:15 2011: Breakpoint hit: Code @ usbh_usr.c:646.21, type: default (auto) 
Mon Nov 28 05:00:51 2011: Breakpoint hit: Code @ usbh_usr.c:669.39, type: default (auto) 
Mon Nov 28 05:02:19 2011: Breakpoint hit: Code @ usbh_usr.c:669.31, type: default (auto) 
Mon Nov 28 05:03:49 2011: Breakpoint hit: Code @ usbh_usr.c:669.31, type: default (auto) 
Mon Nov 28 05:04:05 2011: Breakpoint hit: Code @ usbh_usr.c:669.31, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 05:05:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 05:05:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 05:05:01 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 05:05:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 05:05:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 05:05:01 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 05:05:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:05:01 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:05:01 2011: TPIU fitted.
Mon Nov 28 05:05:01 2011: ETM fitted.
Mon Nov 28 05:05:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 05:05:02 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 05:05:02 2011: Initial reset was performed
Mon Nov 28 05:05:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 05:05:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 05:05:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 05:05:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 05:05:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 05:05:02 2011: Target reset
Mon Nov 28 05:05:07 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 05:05:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:05:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:05:08 2011: TPIU fitted.
Mon Nov 28 05:05:08 2011: ETM fitted.
Mon Nov 28 05:05:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 05:05:08 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 05:05:10 2011: 135028 bytes downloaded into FLASH and verified (16.45 Kbytes/sec)
Mon Nov 28 05:05:10 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 05:05:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:05:10 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:05:10 2011: TPIU fitted.
Mon Nov 28 05:05:10 2011: ETM fitted.
Mon Nov 28 05:05:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 05:05:10 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 05:05:10 2011: Target reset
Mon Nov 28 05:05:30 2011: Breakpoint hit: Code @ usbh_usr.c:646.21, type: default (auto) 
Mon Nov 28 05:05:41 2011: Breakpoint hit: Code @ usbh_usr.c:669.31, type: default (auto) 
Mon Nov 28 05:05:58 2011: Breakpoint hit: Code @ usbh_usr.c:669.31, type: default (auto) 
Mon Nov 28 05:06:01 2011: Breakpoint hit: Code @ usbh_usr.c:669.31, type: default (auto) 
Mon Nov 28 05:06:06 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:08 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:10 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:12 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:14 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:16 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:19 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:21 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:23 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:26 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:28 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:30 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:06:32 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:15:22 2011: Breakpoint hit: Code @ usbh_usr.c:646.21, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 05:20:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 05:20:32 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 05:20:32 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 05:20:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 05:20:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 05:20:32 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 05:20:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:20:32 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:20:32 2011: TPIU fitted.
Mon Nov 28 05:20:32 2011: ETM fitted.
Mon Nov 28 05:20:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 05:20:33 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 05:20:33 2011: Initial reset was performed
Mon Nov 28 05:20:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 05:20:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 05:20:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 05:20:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 05:20:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 05:20:33 2011: Target reset
Mon Nov 28 05:20:39 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 05:20:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:20:39 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:20:39 2011: TPIU fitted.
Mon Nov 28 05:20:39 2011: ETM fitted.
Mon Nov 28 05:20:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 05:20:39 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 05:20:42 2011: 135028 bytes downloaded into FLASH and verified (16.45 Kbytes/sec)
Mon Nov 28 05:20:42 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 05:20:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:20:42 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:20:42 2011: TPIU fitted.
Mon Nov 28 05:20:42 2011: ETM fitted.
Mon Nov 28 05:20:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 05:20:42 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 05:20:42 2011: Target reset
Mon Nov 28 05:25:03 2011: Breakpoint hit: Code @ usbh_usr.c:646.38, type: default (auto) 
Mon Nov 28 05:25:13 2011: Breakpoint hit: Code @ usbh_usr.c:671.36, type: default (auto) 
Mon Nov 28 05:30:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:30:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:30:46 2011: TPIU fitted.
Mon Nov 28 05:30:46 2011: ETM fitted.
Mon Nov 28 05:30:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Mon Nov 28 05:35:09 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 05:35:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 05:35:10 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 05:35:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 05:35:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 05:35:10 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 05:35:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:35:10 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:35:10 2011: TPIU fitted.
Mon Nov 28 05:35:10 2011: ETM fitted.
Mon Nov 28 05:35:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 05:35:11 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 05:35:11 2011: Initial reset was performed
Mon Nov 28 05:35:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 05:35:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 05:35:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 05:35:11 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 05:35:11 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 05:35:11 2011: Target reset
Mon Nov 28 05:35:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 05:35:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:35:17 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:35:17 2011: TPIU fitted.
Mon Nov 28 05:35:17 2011: ETM fitted.
Mon Nov 28 05:35:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 05:35:17 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 05:35:19 2011: 135028 bytes downloaded into FLASH and verified (16.42 Kbytes/sec)
Mon Nov 28 05:35:19 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 05:35:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:35:19 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:35:19 2011: TPIU fitted.
Mon Nov 28 05:35:19 2011: ETM fitted.
Mon Nov 28 05:35:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 05:35:19 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 05:35:19 2011: Target reset
Mon Nov 28 05:51:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 05:51:09 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 05:51:09 2011: TPIU fitted.
Mon Nov 28 05:51:09 2011: ETM fitted.
Mon Nov 28 05:51:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 05:51:09 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 05:51:09 2011: Target reset
Mon Nov 28 05:59:31 2011: Breakpoint hit: Code @ stm32f2xx_it.c:184.12, type: default (auto) 
Mon Nov 28 05:59:36 2011: Breakpoint hit: Code @ stm32f2xx_it.c:184.12, type: default (auto) 
Mon Nov 28 05:59:57 2011: Breakpoint hit: Code @ stm32f2xx_it.c:186.12, type: default (auto) 
Mon Nov 28 06:00:31 2011: Breakpoint hit: Code @ main.c:680.11, type: default (auto) 
Mon Nov 28 06:00:44 2011: Breakpoint hit: Code @ main.c:680.11, type: default (auto) 
Mon Nov 28 06:00:53 2011: Breakpoint hit: Code @ main.c:680.11, type: default (auto) 
Mon Nov 28 06:00:56 2011: Breakpoint hit: Code @ main.c:680.11, type: default (auto) 
Mon Nov 28 06:01:27 2011: Breakpoint hit: Code @ main.c:669.17, type: default (auto) 
Mon Nov 28 06:01:58 2011: Breakpoint hit: Code @ main.c:669.11, type: default (auto) 
Mon Nov 28 06:02:00 2011: Breakpoint hit: Code @ main.c:674.16, type: default (auto) 
Mon Nov 28 06:02:02 2011: Breakpoint hit: Code @ main.c:680.11, type: default (auto) 
Mon Nov 28 06:02:11 2011: Breakpoint hit: Code @ main.c:687.6, type: default (auto) 
Mon Nov 28 06:03:46 2011: Breakpoint hit: Code @ main.c:674.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 06:03:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:03:51 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:03:51 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:03:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:03:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:03:51 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:03:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:03:51 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:03:51 2011: TPIU fitted.
Mon Nov 28 06:03:51 2011: ETM fitted.
Mon Nov 28 06:03:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:03:52 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:03:52 2011: Initial reset was performed
Mon Nov 28 06:03:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:03:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:03:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:03:53 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 06:03:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:03:53 2011: Target reset
Mon Nov 28 06:03:58 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:03:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:03:58 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:03:58 2011: TPIU fitted.
Mon Nov 28 06:03:58 2011: ETM fitted.
Mon Nov 28 06:03:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:03:58 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:04:01 2011: 134980 bytes downloaded into FLASH and verified (16.51 Kbytes/sec)
Mon Nov 28 06:04:01 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:04:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:04:01 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:04:01 2011: TPIU fitted.
Mon Nov 28 06:04:01 2011: ETM fitted.
Mon Nov 28 06:04:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:04:01 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:04:01 2011: Target reset
Mon Nov 28 06:04:15 2011: Breakpoint hit: Code @ main.c:674.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 06:05:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:05:08 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:05:08 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:05:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:05:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:05:08 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:05:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:05:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:05:08 2011: TPIU fitted.
Mon Nov 28 06:05:08 2011: ETM fitted.
Mon Nov 28 06:05:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:05:08 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:05:08 2011: Initial reset was performed
Mon Nov 28 06:05:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:05:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:05:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:05:09 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 06:05:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:05:09 2011: Target reset
Mon Nov 28 06:05:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:05:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:05:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:05:14 2011: TPIU fitted.
Mon Nov 28 06:05:14 2011: ETM fitted.
Mon Nov 28 06:05:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:05:14 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:05:17 2011: 134980 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Mon Nov 28 06:05:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:05:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:05:17 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:05:17 2011: TPIU fitted.
Mon Nov 28 06:05:17 2011: ETM fitted.
Mon Nov 28 06:05:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:05:17 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:05:17 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 06:06:15 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:06:16 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:06:16 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:06:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:06:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:06:16 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:06:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:06:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:06:16 2011: TPIU fitted.
Mon Nov 28 06:06:16 2011: ETM fitted.
Mon Nov 28 06:06:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:06:17 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:06:17 2011: Initial reset was performed
Mon Nov 28 06:06:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:06:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:06:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:06:17 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 06:06:17 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:06:17 2011: Target reset
Mon Nov 28 06:06:22 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:06:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:06:22 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:06:22 2011: TPIU fitted.
Mon Nov 28 06:06:22 2011: ETM fitted.
Mon Nov 28 06:06:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:06:23 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:06:25 2011: 134980 bytes downloaded into FLASH and verified (16.35 Kbytes/sec)
Mon Nov 28 06:06:25 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:06:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:06:25 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:06:25 2011: TPIU fitted.
Mon Nov 28 06:06:25 2011: ETM fitted.
Mon Nov 28 06:06:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:06:25 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:06:25 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 06:07:18 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:07:19 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:07:19 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:07:19 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:07:19 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:07:19 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:07:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:07:19 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:07:19 2011: TPIU fitted.
Mon Nov 28 06:07:19 2011: ETM fitted.
Mon Nov 28 06:07:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:07:20 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:07:20 2011: Initial reset was performed
Mon Nov 28 06:07:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:07:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:07:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:07:20 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 06:07:20 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:07:20 2011: Target reset
Mon Nov 28 06:07:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:07:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:07:26 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:07:26 2011: TPIU fitted.
Mon Nov 28 06:07:26 2011: ETM fitted.
Mon Nov 28 06:07:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:07:26 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:07:28 2011: 134972 bytes downloaded into FLASH and verified (16.32 Kbytes/sec)
Mon Nov 28 06:07:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:07:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:07:28 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:07:28 2011: TPIU fitted.
Mon Nov 28 06:07:28 2011: ETM fitted.
Mon Nov 28 06:07:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:07:28 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:07:28 2011: Target reset
Mon Nov 28 06:08:12 2011: Breakpoint hit: Code @ main.c:730.29, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 06:12:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:12:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:12:07 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:12:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:12:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:12:07 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:12:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:12:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:12:08 2011: TPIU fitted.
Mon Nov 28 06:12:08 2011: ETM fitted.
Mon Nov 28 06:12:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:12:08 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:12:08 2011: Initial reset was performed
Mon Nov 28 06:12:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:12:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:12:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:12:09 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 06:12:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:12:09 2011: Target reset
Mon Nov 28 06:12:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:12:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:12:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:12:14 2011: TPIU fitted.
Mon Nov 28 06:12:14 2011: ETM fitted.
Mon Nov 28 06:12:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:12:14 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:12:17 2011: 134980 bytes downloaded into FLASH and verified (16.44 Kbytes/sec)
Mon Nov 28 06:12:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:12:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:12:17 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:12:17 2011: TPIU fitted.
Mon Nov 28 06:12:17 2011: ETM fitted.
Mon Nov 28 06:12:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:12:17 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:12:17 2011: Target reset
Mon Nov 28 06:12:23 2011: Breakpoint hit: Code @ main.c:730.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 06:12:50 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:12:50 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:12:50 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:12:50 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:12:50 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:12:50 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:12:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:12:50 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:12:50 2011: TPIU fitted.
Mon Nov 28 06:12:50 2011: ETM fitted.
Mon Nov 28 06:12:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:12:51 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:12:51 2011: Initial reset was performed
Mon Nov 28 06:12:51 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:12:51 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:12:51 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:12:52 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 06:12:52 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:12:52 2011: Target reset
Mon Nov 28 06:12:57 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:12:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:12:57 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:12:57 2011: TPIU fitted.
Mon Nov 28 06:12:57 2011: ETM fitted.
Mon Nov 28 06:12:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:12:57 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:13:00 2011: 134980 bytes downloaded into FLASH and verified (16.45 Kbytes/sec)
Mon Nov 28 06:13:00 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:13:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:13:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:13:00 2011: TPIU fitted.
Mon Nov 28 06:13:00 2011: ETM fitted.
Mon Nov 28 06:13:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:13:00 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:13:00 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 06:13:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:13:55 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:13:55 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:13:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:13:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:13:55 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:13:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:13:55 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:13:55 2011: TPIU fitted.
Mon Nov 28 06:13:55 2011: ETM fitted.
Mon Nov 28 06:13:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:13:56 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:13:56 2011: Initial reset was performed
Mon Nov 28 06:13:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:13:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:13:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:13:57 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 06:13:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:13:57 2011: Target reset
Mon Nov 28 06:14:02 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:14:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:14:02 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:14:02 2011: TPIU fitted.
Mon Nov 28 06:14:02 2011: ETM fitted.
Mon Nov 28 06:14:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:14:02 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:14:05 2011: 134972 bytes downloaded into FLASH and verified (16.54 Kbytes/sec)
Mon Nov 28 06:14:05 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:14:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:14:05 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:14:05 2011: TPIU fitted.
Mon Nov 28 06:14:05 2011: ETM fitted.
Mon Nov 28 06:14:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:14:05 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:14:05 2011: Target reset
Mon Nov 28 06:14:22 2011: Breakpoint hit: Code @ main.c:786.11, type: default (auto) 
Mon Nov 28 06:14:45 2011: Breakpoint hit: Code @ main.c:786.11, type: default (auto) 
Mon Nov 28 06:14:48 2011: Breakpoint hit: Code @ main.c:786.11, type: default (auto) 
Mon Nov 28 06:14:49 2011: Breakpoint hit: Code @ main.c:786.11, type: default (auto) 
Mon Nov 28 06:15:02 2011: Breakpoint hit: Code @ main.c:786.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 06:15:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:15:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:15:07 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:15:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:15:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:15:07 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:15:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:15:07 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:15:07 2011: TPIU fitted.
Mon Nov 28 06:15:07 2011: ETM fitted.
Mon Nov 28 06:15:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:15:08 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:15:08 2011: Initial reset was performed
Mon Nov 28 06:15:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:15:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:15:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:15:09 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 06:15:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:15:09 2011: Target reset
Mon Nov 28 06:15:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:15:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:15:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:15:14 2011: TPIU fitted.
Mon Nov 28 06:15:14 2011: ETM fitted.
Mon Nov 28 06:15:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:15:14 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:15:17 2011: 134972 bytes downloaded into FLASH and verified (16.51 Kbytes/sec)
Mon Nov 28 06:15:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:15:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:15:17 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:15:17 2011: TPIU fitted.
Mon Nov 28 06:15:17 2011: ETM fitted.
Mon Nov 28 06:15:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:15:17 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:15:17 2011: Target reset
Mon Nov 28 06:15:26 2011: Breakpoint hit: Code @ main.c:786.11, type: default (auto) 
Mon Nov 28 06:15:32 2011: Breakpoint hit: Code @ main.c:793.20, type: default (auto) 
Mon Nov 28 06:15:38 2011: Breakpoint hit: Code @ main.c:793.13, type: default (auto) 
Mon Nov 28 06:16:58 2011: Breakpoint hit: Code @ main.c:793.21, type: default (auto) 
Mon Nov 28 06:17:51 2011: Breakpoint hit: Code @ main.c:793.13, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 06:18:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:18:04 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:18:04 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:18:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:18:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:18:04 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:18:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:18:04 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:18:05 2011: TPIU fitted.
Mon Nov 28 06:18:05 2011: ETM fitted.
Mon Nov 28 06:18:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:18:05 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:18:05 2011: Initial reset was performed
Mon Nov 28 06:18:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:18:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:18:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:18:06 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 06:18:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:18:06 2011: Target reset
Mon Nov 28 06:18:11 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:18:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:18:11 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:18:11 2011: TPIU fitted.
Mon Nov 28 06:18:11 2011: ETM fitted.
Mon Nov 28 06:18:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:18:11 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:18:14 2011: 134972 bytes downloaded into FLASH and verified (16.41 Kbytes/sec)
Mon Nov 28 06:18:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:18:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:18:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:18:14 2011: TPIU fitted.
Mon Nov 28 06:18:14 2011: ETM fitted.
Mon Nov 28 06:18:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:18:14 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:18:14 2011: Target reset
Mon Nov 28 06:18:25 2011: Breakpoint hit: Code @ main.c:793.13, type: default (auto) 


 << Logging to file resumes >> 

Mon Nov 28 06:50:22 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:50:23 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:50:23 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:50:23 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:50:23 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:50:23 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:50:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:50:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:50:23 2011: TPIU fitted.
Mon Nov 28 06:50:23 2011: ETM fitted.
Mon Nov 28 06:50:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:50:24 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:50:24 2011: Initial reset was performed
Mon Nov 28 06:50:24 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:50:24 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:50:24 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:50:24 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 06:50:24 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:50:24 2011: Target reset
Mon Nov 28 06:50:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:50:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:50:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:50:29 2011: TPIU fitted.
Mon Nov 28 06:50:29 2011: ETM fitted.
Mon Nov 28 06:50:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:50:30 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:50:32 2011: 134956 bytes downloaded into FLASH and verified (16.44 Kbytes/sec)
Mon Nov 28 06:50:32 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:50:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:50:32 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:50:32 2011: TPIU fitted.
Mon Nov 28 06:50:32 2011: ETM fitted.
Mon Nov 28 06:50:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:50:32 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:50:32 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 06:54:03 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 06:54:04 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 06:54:04 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 06:54:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 06:54:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 06:54:04 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 06:54:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:54:04 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:54:04 2011: TPIU fitted.
Mon Nov 28 06:54:04 2011: ETM fitted.
Mon Nov 28 06:54:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:54:04 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:54:04 2011: Initial reset was performed
Mon Nov 28 06:54:04 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 06:54:04 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 06:54:04 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 06:54:05 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 06:54:05 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 06:54:05 2011: Target reset
Mon Nov 28 06:54:10 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 06:54:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:54:10 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:54:10 2011: TPIU fitted.
Mon Nov 28 06:54:10 2011: ETM fitted.
Mon Nov 28 06:54:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:54:10 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:54:13 2011: 135092 bytes downloaded into FLASH and verified (16.43 Kbytes/sec)
Mon Nov 28 06:54:13 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 06:54:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 06:54:13 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 06:54:13 2011: TPIU fitted.
Mon Nov 28 06:54:13 2011: ETM fitted.
Mon Nov 28 06:54:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 06:54:13 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 06:54:13 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 23:06:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 23:06:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 23:06:24 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 23:06:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 23:06:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 23:06:24 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 23:06:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 23:06:24 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 23:06:24 2011: TPIU fitted.
Mon Nov 28 23:06:24 2011: ETM fitted.
Mon Nov 28 23:06:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 23:06:25 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 23:06:25 2011: Initial reset was performed
Mon Nov 28 23:06:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 23:06:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 23:06:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 23:06:26 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Nov 28 23:06:26 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 23:06:26 2011: Target reset
Mon Nov 28 23:06:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 23:06:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 23:06:31 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 23:06:31 2011: TPIU fitted.
Mon Nov 28 23:06:31 2011: ETM fitted.
Mon Nov 28 23:06:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 23:06:31 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 23:06:34 2011: 135028 bytes downloaded into FLASH and verified (15.80 Kbytes/sec)
Mon Nov 28 23:06:34 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 23:06:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 23:06:34 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 23:06:34 2011: TPIU fitted.
Mon Nov 28 23:06:34 2011: ETM fitted.
Mon Nov 28 23:06:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 23:06:34 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 23:06:34 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 23:41:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 23:41:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 23:41:01 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 23:41:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 23:41:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 23:41:01 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 23:41:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 23:41:01 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 23:41:01 2011: TPIU fitted.
Mon Nov 28 23:41:01 2011: ETM fitted.
Mon Nov 28 23:41:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 23:41:02 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 23:41:02 2011: Initial reset was performed
Mon Nov 28 23:41:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 23:41:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 23:41:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 23:41:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 23:41:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 23:41:02 2011: Target reset
Mon Nov 28 23:41:08 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 23:41:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 23:41:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 23:41:08 2011: TPIU fitted.
Mon Nov 28 23:41:08 2011: ETM fitted.
Mon Nov 28 23:41:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 23:41:08 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 23:41:11 2011: 135084 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Mon Nov 28 23:41:11 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 23:41:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 23:41:11 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 23:41:11 2011: TPIU fitted.
Mon Nov 28 23:41:11 2011: ETM fitted.
Mon Nov 28 23:41:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 23:41:11 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 23:41:11 2011: Target reset


 << Logging to file resumes >> 

Mon Nov 28 23:42:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Nov 28 23:42:08 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Nov 28 23:42:08 2011: JLINK command: device = STM32F207xx, return = 0

Mon Nov 28 23:42:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Nov 28 23:42:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Nov 28 23:42:08 2011: JTAG speed is initially set to: 32 kHz
Mon Nov 28 23:42:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 23:42:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 23:42:08 2011: TPIU fitted.
Mon Nov 28 23:42:08 2011: ETM fitted.
Mon Nov 28 23:42:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 23:42:09 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 23:42:09 2011: Initial reset was performed
Mon Nov 28 23:42:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Nov 28 23:42:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Nov 28 23:42:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Nov 28 23:42:09 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Nov 28 23:42:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Nov 28 23:42:09 2011: Target reset
Mon Nov 28 23:42:15 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Nov 28 23:42:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 23:42:15 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 23:42:15 2011: TPIU fitted.
Mon Nov 28 23:42:15 2011: ETM fitted.
Mon Nov 28 23:42:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 23:42:15 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 23:42:17 2011: 135076 bytes downloaded into FLASH and verified (16.27 Kbytes/sec)
Mon Nov 28 23:42:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Nov 28 23:42:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Nov 28 23:42:17 2011: Found Cortex-M3 r2p0, Little endian.
Mon Nov 28 23:42:17 2011: TPIU fitted.
Mon Nov 28 23:42:17 2011: ETM fitted.
Mon Nov 28 23:42:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Nov 28 23:42:18 2011: Hardware reset with strategy 0 was performed
Mon Nov 28 23:42:18 2011: Target reset


 << Logging to file resumes >> 

Tue Nov 29 03:01:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 29 03:01:53 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 29 03:01:53 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 29 03:01:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 29 03:01:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 29 03:01:53 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 29 03:01:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:01:53 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:01:53 2011: TPIU fitted.
Tue Nov 29 03:01:53 2011: ETM fitted.
Tue Nov 29 03:01:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:01:54 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:01:54 2011: Initial reset was performed
Tue Nov 29 03:01:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 29 03:01:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 29 03:01:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 29 03:01:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Nov 29 03:01:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 29 03:01:54 2011: Target reset
Tue Nov 29 03:02:00 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 29 03:02:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:02:00 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:02:00 2011: TPIU fitted.
Tue Nov 29 03:02:00 2011: ETM fitted.
Tue Nov 29 03:02:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:02:00 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:02:02 2011: 136456 bytes downloaded into FLASH and verified (16.53 Kbytes/sec)
Tue Nov 29 03:02:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 29 03:02:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:02:02 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:02:02 2011: TPIU fitted.
Tue Nov 29 03:02:02 2011: ETM fitted.
Tue Nov 29 03:02:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:02:02 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:02:02 2011: Target reset
Tue Nov 29 03:02:35 2011: Breakpoint hit: Code @ main.c:889.12, type: default (auto) 
Tue Nov 29 03:02:48 2011: Breakpoint hit: Code @ main.c:902.11, type: default (auto) 
Tue Nov 29 03:04:28 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 


 << Logging to file resumes >> 

Tue Nov 29 03:09:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 29 03:09:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 29 03:09:21 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 29 03:09:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 29 03:09:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 29 03:09:21 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 29 03:09:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:09:21 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:09:22 2011: TPIU fitted.
Tue Nov 29 03:09:22 2011: ETM fitted.
Tue Nov 29 03:09:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:09:22 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:09:22 2011: Initial reset was performed
Tue Nov 29 03:09:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 29 03:09:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 29 03:09:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 29 03:09:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Nov 29 03:09:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 29 03:09:23 2011: Target reset
Tue Nov 29 03:09:28 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 29 03:09:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:09:28 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:09:28 2011: TPIU fitted.
Tue Nov 29 03:09:28 2011: ETM fitted.
Tue Nov 29 03:09:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:09:28 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:09:31 2011: 136464 bytes downloaded into FLASH and verified (16.53 Kbytes/sec)
Tue Nov 29 03:09:31 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 29 03:09:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:09:31 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:09:31 2011: TPIU fitted.
Tue Nov 29 03:09:31 2011: ETM fitted.
Tue Nov 29 03:09:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:09:31 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:09:31 2011: Target reset
Tue Nov 29 03:09:56 2011: Breakpoint hit: Code @ main.c:902.11, type: default (auto) 
Tue Nov 29 03:10:03 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 
Tue Nov 29 03:10:33 2011: Breakpoint hit: Code @ main.c:902.11, type: default (auto) 
Tue Nov 29 03:10:39 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 


 << Logging to file resumes >> 

Tue Nov 29 03:10:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 29 03:10:56 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 29 03:10:56 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 29 03:10:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 29 03:10:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 29 03:10:56 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 29 03:10:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:10:56 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:10:56 2011: TPIU fitted.
Tue Nov 29 03:10:56 2011: ETM fitted.
Tue Nov 29 03:10:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:10:57 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:10:57 2011: Initial reset was performed
Tue Nov 29 03:10:57 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 29 03:10:57 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 29 03:10:57 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 29 03:10:57 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Tue Nov 29 03:10:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 29 03:10:57 2011: Target reset
Tue Nov 29 03:11:03 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 29 03:11:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:11:03 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:11:03 2011: TPIU fitted.
Tue Nov 29 03:11:03 2011: ETM fitted.
Tue Nov 29 03:11:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:11:03 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:11:05 2011: 136480 bytes downloaded into FLASH and verified (16.50 Kbytes/sec)
Tue Nov 29 03:11:05 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 29 03:11:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:11:05 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:11:05 2011: TPIU fitted.
Tue Nov 29 03:11:05 2011: ETM fitted.
Tue Nov 29 03:11:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:11:05 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:11:06 2011: Target reset
Tue Nov 29 03:11:33 2011: Breakpoint hit: Code @ main.c:902.11, type: default (auto) 
Tue Nov 29 03:11:36 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 
Tue Nov 29 03:11:50 2011: Breakpoint hit: Code @ Drive_Process.c:104.16, type: default (auto) 


 << Logging to file resumes >> 

Tue Nov 29 03:15:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Nov 29 03:15:16 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Nov 29 03:15:16 2011: JLINK command: device = STM32F207xx, return = 0

Tue Nov 29 03:15:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Nov 29 03:15:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Nov 29 03:15:16 2011: JTAG speed is initially set to: 32 kHz
Tue Nov 29 03:15:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:15:16 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:15:16 2011: TPIU fitted.
Tue Nov 29 03:15:16 2011: ETM fitted.
Tue Nov 29 03:15:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:15:17 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:15:17 2011: Initial reset was performed
Tue Nov 29 03:15:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Nov 29 03:15:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Nov 29 03:15:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Nov 29 03:15:18 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Nov 29 03:15:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Nov 29 03:15:18 2011: Target reset
Tue Nov 29 03:15:23 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Nov 29 03:15:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:15:23 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:15:23 2011: TPIU fitted.
Tue Nov 29 03:15:23 2011: ETM fitted.
Tue Nov 29 03:15:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:15:23 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:15:26 2011: 136400 bytes downloaded into FLASH and verified (16.52 Kbytes/sec)
Tue Nov 29 03:15:26 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Nov 29 03:15:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Nov 29 03:15:26 2011: Found Cortex-M3 r2p0, Little endian.
Tue Nov 29 03:15:26 2011: TPIU fitted.
Tue Nov 29 03:15:26 2011: ETM fitted.
Tue Nov 29 03:15:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Nov 29 03:15:26 2011: Hardware reset with strategy 0 was performed
Tue Nov 29 03:15:26 2011: Target reset
Tue Nov 29 03:15:45 2011: Breakpoint hit: Code @ main.c:897.16, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 10:46:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 10:46:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 10:46:44 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 10:46:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 10:46:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 10:46:44 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 10:46:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 10:46:44 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 10:46:44 2011: TPIU fitted.
Wed Nov 30 10:46:44 2011: ETM fitted.
Wed Nov 30 10:46:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 10:46:45 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 10:46:45 2011: Initial reset was performed
Wed Nov 30 10:46:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 10:46:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 10:46:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 10:46:46 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 10:46:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 10:46:46 2011: Target reset
Wed Nov 30 10:46:51 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 10:46:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 10:46:51 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 10:46:51 2011: TPIU fitted.
Wed Nov 30 10:46:51 2011: ETM fitted.
Wed Nov 30 10:46:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 10:46:51 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 10:46:54 2011: 136480 bytes downloaded into FLASH and verified (15.80 Kbytes/sec)
Wed Nov 30 10:46:54 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 10:46:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 10:46:54 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 10:46:54 2011: TPIU fitted.
Wed Nov 30 10:46:54 2011: ETM fitted.
Wed Nov 30 10:46:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 10:46:54 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 10:46:54 2011: Target reset
Wed Nov 30 10:50:57 2011: Breakpoint hit: Code @ main.c:897.16, type: default (auto) 
Wed Nov 30 10:56:15 2011: Fatal error: Target system has no power.   Session aborted!
Wed Nov 30 10:56:15 2011: Failed to clear breakpoint: Driver error.


 << Logging to file resumes >> 

Wed Nov 30 10:58:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 10:58:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 10:58:21 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 10:58:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 10:58:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 10:58:21 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 10:58:21 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 10:58:21 2011: Initial reset was performed
Wed Nov 30 10:58:33 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Wed Nov 30 10:58:33 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 10:58:33 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Wed Nov 30 10:58:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 10:58:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 10:58:44 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 10:58:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 10:58:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 10:58:44 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 10:58:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 10:58:44 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 10:58:44 2011: TPIU fitted.
Wed Nov 30 10:58:44 2011: ETM fitted.
Wed Nov 30 10:58:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 10:58:45 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 10:58:45 2011: Initial reset was performed
Wed Nov 30 10:58:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 10:58:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 10:58:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 10:58:45 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Wed Nov 30 10:58:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 10:58:45 2011: Target reset
Wed Nov 30 10:58:51 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 10:58:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 10:58:51 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 10:58:51 2011: TPIU fitted.
Wed Nov 30 10:58:51 2011: ETM fitted.
Wed Nov 30 10:58:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 10:58:51 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 10:58:54 2011: 136480 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Wed Nov 30 10:58:54 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 10:58:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 10:58:54 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 10:58:54 2011: TPIU fitted.
Wed Nov 30 10:58:54 2011: ETM fitted.
Wed Nov 30 10:58:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 10:58:54 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 10:58:54 2011: Target reset
Wed Nov 30 10:59:23 2011: Breakpoint hit: Code @ main.c:897.16, type: default (auto) 
Wed Nov 30 11:25:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 11:25:50 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 11:25:50 2011: TPIU fitted.
Wed Nov 30 11:25:50 2011: ETM fitted.
Wed Nov 30 11:25:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 11:25:50 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 11:25:50 2011: Target reset
Wed Nov 30 11:27:12 2011: Breakpoint hit: Code @ GPSLIB.c:321.11, type: default (auto) 
Wed Nov 30 11:27:33 2011: Breakpoint hit: Code @ GPSLIB.c:321.11, type: default (auto) 
Wed Nov 30 11:27:38 2011: Breakpoint hit: Code @ GPSLIB.c:321.11, type: default (auto) 
Wed Nov 30 11:27:39 2011: Breakpoint hit: Code @ GPSLIB.c:321.11, type: default (auto) 
Wed Nov 30 11:27:40 2011: Breakpoint hit: Code @ GPSLIB.c:321.11, type: default (auto) 
Wed Nov 30 11:28:17 2011: Breakpoint hit: Code @ GPSLIB.c:325.11, type: default (auto) 
Wed Nov 30 11:28:18 2011: Breakpoint hit: Code @ GPSLIB.c:325.11, type: default (auto) 
Wed Nov 30 11:28:19 2011: Breakpoint hit: Code @ GPSLIB.c:325.11, type: default (auto) 
Wed Nov 30 11:28:48 2011: Breakpoint hit: Code @ GPSLIB.c:325.11, type: default (auto) 
Wed Nov 30 11:29:17 2011: Breakpoint hit: Code @ GPSLIB.c:128.17, type: default (auto) 
Wed Nov 30 11:29:29 2011: Failed to set breakpoint at 0x08021996 (out of breakpoints?)
Wed Nov 30 11:29:29 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 11:30:03 2011: Breakpoint hit: Code @ GPSLIB.c:128.17, type: default (auto) 
Wed Nov 30 11:30:20 2011: Breakpoint hit: Code @ GPSLIB.c:153.10, type: default (auto) 
Wed Nov 30 11:30:45 2011: Breakpoint hit: Code @ GPSLIB.c:217.7, type: default (auto) 
Wed Nov 30 11:30:54 2011: Failed to set breakpoint at 0x08021A70 (out of breakpoints?)
Wed Nov 30 11:30:54 2011: Failed to set breakpoint: Driver error.
Wed Nov 30 11:30:57 2011: Breakpoint hit: Code @ GPSLIB.c:128.17, type: default (auto) 
Wed Nov 30 11:31:01 2011: Breakpoint hit: Code @ GPSLIB.c:217.4, type: default (auto) 
Wed Nov 30 11:31:11 2011: Breakpoint hit: Code @ GPSLIB.c:128.17, type: default (auto) 
Wed Nov 30 11:31:19 2011: Breakpoint hit: Code @ GPSLIB.c:171.11, type: default (auto) 
Wed Nov 30 11:31:23 2011: Breakpoint hit: Code @ GPSLIB.c:171.11, type: default (auto) 
Wed Nov 30 11:31:24 2011: Breakpoint hit: Code @ GPSLIB.c:171.11, type: default (auto) 
Wed Nov 30 11:31:24 2011: Breakpoint hit: Code @ GPSLIB.c:171.11, type: default (auto) 
Wed Nov 30 11:31:25 2011: Breakpoint hit: Code @ GPSLIB.c:171.11, type: default (auto) 
Wed Nov 30 11:31:26 2011: Breakpoint hit: Code @ GPSLIB.c:217.4, type: default (auto) 
Wed Nov 30 11:31:33 2011: Breakpoint hit: Code @ GPSLIB.c:128.17, type: default (auto) 
Wed Nov 30 11:31:42 2011: Breakpoint hit: Code @ GPSLIB.c:331.16, type: default (auto) 
Wed Nov 30 11:31:45 2011: Breakpoint hit: Code @ GPSLIB.c:171.11, type: default (auto) 
Wed Nov 30 11:36:24 2011: Breakpoint hit: Code @ GPSLIB.c:171.11, type: default (auto) 
Wed Nov 30 11:36:30 2011: Failed to set breakpoint at 0x080219B4 (out of breakpoints?)
Wed Nov 30 11:36:30 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 11:36:31 2011: Breakpoint hit: Code @ GPSLIB.c:171.11, type: default (auto) 
Wed Nov 30 11:36:38 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Wed Nov 30 11:36:44 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Wed Nov 30 11:36:45 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 11:49:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 11:49:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 11:49:44 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 11:49:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 11:49:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 11:49:44 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 11:49:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 11:49:44 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 11:49:44 2011: TPIU fitted.
Wed Nov 30 11:49:44 2011: ETM fitted.
Wed Nov 30 11:49:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 11:49:44 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 11:49:44 2011: Initial reset was performed
Wed Nov 30 11:49:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 11:49:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 11:49:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 11:49:45 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 11:49:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 11:49:45 2011: Target reset
Wed Nov 30 11:49:51 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 11:49:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 11:49:51 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 11:49:51 2011: TPIU fitted.
Wed Nov 30 11:49:51 2011: ETM fitted.
Wed Nov 30 11:49:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 11:49:51 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 11:49:53 2011: 136480 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Wed Nov 30 11:49:53 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 11:49:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 11:49:53 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 11:49:53 2011: TPIU fitted.
Wed Nov 30 11:49:53 2011: ETM fitted.
Wed Nov 30 11:49:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 11:49:53 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 11:49:53 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 11:54:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 11:54:32 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 11:54:32 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 11:54:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 11:54:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 11:54:32 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 11:54:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 11:54:32 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 11:54:32 2011: TPIU fitted.
Wed Nov 30 11:54:32 2011: ETM fitted.
Wed Nov 30 11:54:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 11:54:33 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 11:54:33 2011: Initial reset was performed
Wed Nov 30 11:54:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 11:54:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 11:54:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 11:54:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 11:54:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 11:54:33 2011: Target reset
Wed Nov 30 11:54:39 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 11:54:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 11:54:39 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 11:54:39 2011: TPIU fitted.
Wed Nov 30 11:54:39 2011: ETM fitted.
Wed Nov 30 11:54:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 11:54:39 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 11:54:42 2011: 136480 bytes downloaded into FLASH and verified (15.97 Kbytes/sec)
Wed Nov 30 11:54:42 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 11:54:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 11:54:42 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 11:54:42 2011: TPIU fitted.
Wed Nov 30 11:54:42 2011: ETM fitted.
Wed Nov 30 11:54:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 11:54:42 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 11:54:42 2011: Target reset
Wed Nov 30 11:56:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 11:56:23 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 11:56:23 2011: TPIU fitted.
Wed Nov 30 11:56:23 2011: ETM fitted.
Wed Nov 30 11:56:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 11:56:23 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 11:56:23 2011: Target reset
Wed Nov 30 11:56:26 2011: Breakpoint hit: Code @ main.c:1125.6, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 12:05:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 12:05:13 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 12:05:13 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 12:05:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 12:05:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 12:05:13 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 12:05:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 12:05:13 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 12:05:13 2011: TPIU fitted.
Wed Nov 30 12:05:13 2011: ETM fitted.
Wed Nov 30 12:05:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 12:05:14 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 12:05:14 2011: Initial reset was performed
Wed Nov 30 12:05:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 12:05:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 12:05:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 12:05:15 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Wed Nov 30 12:05:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 12:05:15 2011: Target reset
Wed Nov 30 12:05:20 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 12:05:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 12:05:20 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 12:05:20 2011: TPIU fitted.
Wed Nov 30 12:05:20 2011: ETM fitted.
Wed Nov 30 12:05:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 12:05:20 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 12:05:23 2011: 136520 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Wed Nov 30 12:05:23 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 12:05:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 12:05:23 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 12:05:23 2011: TPIU fitted.
Wed Nov 30 12:05:23 2011: ETM fitted.
Wed Nov 30 12:05:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 12:05:23 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 12:05:23 2011: Target reset
Wed Nov 30 12:05:35 2011: Breakpoint hit: Code @ main.c:1125.6, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 13:30:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 13:30:00 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 13:30:00 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 13:30:00 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 13:30:00 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 13:30:00 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 13:30:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:30:00 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:30:00 2011: TPIU fitted.
Wed Nov 30 13:30:00 2011: ETM fitted.
Wed Nov 30 13:30:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:30:01 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:30:01 2011: Initial reset was performed
Wed Nov 30 13:30:01 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 13:30:01 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 13:30:01 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 13:30:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 13:30:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 13:30:02 2011: Target reset
Wed Nov 30 13:30:07 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 13:30:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:30:07 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:30:07 2011: TPIU fitted.
Wed Nov 30 13:30:07 2011: ETM fitted.
Wed Nov 30 13:30:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:30:07 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:30:10 2011: 136544 bytes downloaded into FLASH and verified (15.66 Kbytes/sec)
Wed Nov 30 13:30:10 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 13:30:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:30:10 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:30:10 2011: TPIU fitted.
Wed Nov 30 13:30:10 2011: ETM fitted.
Wed Nov 30 13:30:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:30:10 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:30:10 2011: Target reset
Wed Nov 30 13:31:21 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Wed Nov 30 13:31:54 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 13:32:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 13:32:31 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 13:32:31 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 13:32:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 13:32:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 13:32:31 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 13:32:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:32:31 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:32:32 2011: TPIU fitted.
Wed Nov 30 13:32:32 2011: ETM fitted.
Wed Nov 30 13:32:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:32:32 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:32:32 2011: Initial reset was performed
Wed Nov 30 13:32:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 13:32:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 13:32:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 13:32:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 13:32:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 13:32:33 2011: Target reset
Wed Nov 30 13:32:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 13:32:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:32:38 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:32:38 2011: TPIU fitted.
Wed Nov 30 13:32:38 2011: ETM fitted.
Wed Nov 30 13:32:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:32:38 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:32:41 2011: 136544 bytes downloaded into FLASH and verified (15.77 Kbytes/sec)
Wed Nov 30 13:32:41 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 13:32:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:32:41 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:32:41 2011: TPIU fitted.
Wed Nov 30 13:32:41 2011: ETM fitted.
Wed Nov 30 13:32:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:32:41 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:32:41 2011: Target reset
Wed Nov 30 13:33:14 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Wed Nov 30 13:33:22 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Wed Nov 30 13:33:29 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 13:45:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 13:45:16 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 13:45:16 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 13:45:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 13:45:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 13:45:16 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 13:45:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:45:16 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:45:16 2011: TPIU fitted.
Wed Nov 30 13:45:16 2011: ETM fitted.
Wed Nov 30 13:45:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:45:17 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:45:17 2011: Initial reset was performed
Wed Nov 30 13:45:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 13:45:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 13:45:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 13:45:18 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 13:45:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 13:45:18 2011: Target reset
Wed Nov 30 13:45:23 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 13:45:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:45:23 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:45:23 2011: TPIU fitted.
Wed Nov 30 13:45:23 2011: ETM fitted.
Wed Nov 30 13:45:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:45:23 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:45:26 2011: 136544 bytes downloaded into FLASH and verified (16.16 Kbytes/sec)
Wed Nov 30 13:45:26 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 13:45:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:45:26 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:45:26 2011: TPIU fitted.
Wed Nov 30 13:45:26 2011: ETM fitted.
Wed Nov 30 13:45:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:45:26 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:45:26 2011: Target reset
Wed Nov 30 13:45:55 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 13:46:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 13:46:52 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 13:46:52 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 13:46:52 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 13:46:52 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 13:46:52 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 13:46:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:46:52 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:46:52 2011: TPIU fitted.
Wed Nov 30 13:46:52 2011: ETM fitted.
Wed Nov 30 13:46:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:46:53 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:46:53 2011: Initial reset was performed
Wed Nov 30 13:46:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 13:46:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 13:46:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 13:46:53 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 13:46:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 13:46:53 2011: Target reset
Wed Nov 30 13:46:59 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 13:46:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:46:59 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:46:59 2011: TPIU fitted.
Wed Nov 30 13:46:59 2011: ETM fitted.
Wed Nov 30 13:46:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:46:59 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:47:02 2011: 136544 bytes downloaded into FLASH and verified (15.98 Kbytes/sec)
Wed Nov 30 13:47:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 13:47:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:47:02 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:47:02 2011: TPIU fitted.
Wed Nov 30 13:47:02 2011: ETM fitted.
Wed Nov 30 13:47:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:47:02 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:47:02 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 13:50:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 13:50:05 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 13:50:05 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 13:50:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 13:50:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 13:50:05 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 13:50:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:50:05 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:50:05 2011: TPIU fitted.
Wed Nov 30 13:50:05 2011: ETM fitted.
Wed Nov 30 13:50:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:50:06 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:50:06 2011: Initial reset was performed
Wed Nov 30 13:50:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 13:50:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 13:50:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 13:50:07 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 13:50:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 13:50:07 2011: Target reset
Wed Nov 30 13:50:12 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 13:50:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:50:12 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:50:12 2011: TPIU fitted.
Wed Nov 30 13:50:12 2011: ETM fitted.
Wed Nov 30 13:50:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:50:12 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:50:15 2011: 136544 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Wed Nov 30 13:50:15 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 13:50:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:50:15 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:50:15 2011: TPIU fitted.
Wed Nov 30 13:50:15 2011: ETM fitted.
Wed Nov 30 13:50:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:50:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:50:15 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 13:54:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 13:54:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 13:54:39 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 13:54:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 13:54:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 13:54:39 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 13:54:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:54:39 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:54:39 2011: TPIU fitted.
Wed Nov 30 13:54:39 2011: ETM fitted.
Wed Nov 30 13:54:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:54:40 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:54:40 2011: Initial reset was performed
Wed Nov 30 13:54:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 13:54:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 13:54:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 13:54:40 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Wed Nov 30 13:54:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 13:54:40 2011: Target reset
Wed Nov 30 13:54:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 13:54:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:54:46 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:54:46 2011: TPIU fitted.
Wed Nov 30 13:54:46 2011: ETM fitted.
Wed Nov 30 13:54:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:54:46 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:54:49 2011: 136560 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Wed Nov 30 13:54:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 13:54:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:54:49 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:54:49 2011: TPIU fitted.
Wed Nov 30 13:54:49 2011: ETM fitted.
Wed Nov 30 13:54:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:54:49 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:54:49 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 13:56:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 13:56:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 13:56:21 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 13:56:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 13:56:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 13:56:21 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 13:56:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:56:22 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:56:22 2011: TPIU fitted.
Wed Nov 30 13:56:22 2011: ETM fitted.
Wed Nov 30 13:56:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:56:22 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:56:22 2011: Initial reset was performed
Wed Nov 30 13:56:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 13:56:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 13:56:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 13:56:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 13:56:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 13:56:23 2011: Target reset
Wed Nov 30 13:56:28 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 13:56:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:56:28 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:56:28 2011: TPIU fitted.
Wed Nov 30 13:56:28 2011: ETM fitted.
Wed Nov 30 13:56:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:56:29 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:56:31 2011: 136560 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Wed Nov 30 13:56:31 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 13:56:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:56:31 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:56:31 2011: TPIU fitted.
Wed Nov 30 13:56:31 2011: ETM fitted.
Wed Nov 30 13:56:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:56:31 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:56:31 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 13:57:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 13:57:13 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 13:57:13 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 13:57:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 13:57:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 13:57:13 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 13:57:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:57:14 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:57:14 2011: TPIU fitted.
Wed Nov 30 13:57:14 2011: ETM fitted.
Wed Nov 30 13:57:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:57:14 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:57:14 2011: Initial reset was performed
Wed Nov 30 13:57:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 13:57:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 13:57:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 13:57:15 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Wed Nov 30 13:57:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 13:57:15 2011: Target reset
Wed Nov 30 13:57:20 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 13:57:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:57:20 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:57:20 2011: TPIU fitted.
Wed Nov 30 13:57:20 2011: ETM fitted.
Wed Nov 30 13:57:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:57:21 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:57:23 2011: 136560 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Wed Nov 30 13:57:23 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 13:57:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:57:23 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:57:23 2011: TPIU fitted.
Wed Nov 30 13:57:23 2011: ETM fitted.
Wed Nov 30 13:57:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:57:23 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:57:23 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 13:58:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 13:58:17 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 13:58:17 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 13:58:17 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 13:58:17 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 13:58:17 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 13:58:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:58:17 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:58:17 2011: TPIU fitted.
Wed Nov 30 13:58:17 2011: ETM fitted.
Wed Nov 30 13:58:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:58:18 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:58:18 2011: Initial reset was performed
Wed Nov 30 13:58:18 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 13:58:18 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 13:58:18 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 13:58:19 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 13:58:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 13:58:19 2011: Target reset
Wed Nov 30 13:58:24 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 13:58:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:58:24 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:58:24 2011: TPIU fitted.
Wed Nov 30 13:58:24 2011: ETM fitted.
Wed Nov 30 13:58:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:58:24 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:58:27 2011: 136552 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Wed Nov 30 13:58:27 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 13:58:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 13:58:27 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 13:58:27 2011: TPIU fitted.
Wed Nov 30 13:58:27 2011: ETM fitted.
Wed Nov 30 13:58:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 13:58:27 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 13:58:27 2011: Target reset
Wed Nov 30 14:19:26 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Wed Nov 30 14:19:31 2011: Failed to set breakpoint at 0x08021B02 (out of breakpoints?)
Wed Nov 30 14:19:31 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:19:40 2011: Failed to set breakpoint at 0x08021A26 (out of breakpoints?)
Wed Nov 30 14:19:40 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:19:42 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Wed Nov 30 14:19:45 2011: Failed to set breakpoint at 0x08021B02 (out of breakpoints?)
Wed Nov 30 14:19:45 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:19:48 2011: Failed to set breakpoint at 0x08021A26 (out of breakpoints?)
Wed Nov 30 14:19:48 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:19:49 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Wed Nov 30 14:19:50 2011: Failed to set breakpoint at 0x08021B02 (out of breakpoints?)
Wed Nov 30 14:19:50 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:19:55 2011: Failed to set breakpoint at 0x08021A26 (out of breakpoints?)
Wed Nov 30 14:19:55 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:19:56 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Wed Nov 30 14:19:57 2011: Failed to set breakpoint at 0x08021B02 (out of breakpoints?)
Wed Nov 30 14:19:57 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:20:03 2011: Failed to set breakpoint at 0x08021A26 (out of breakpoints?)
Wed Nov 30 14:20:03 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:20:05 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Wed Nov 30 14:20:05 2011: Failed to set breakpoint at 0x08021B02 (out of breakpoints?)
Wed Nov 30 14:20:05 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:20:08 2011: Failed to set breakpoint at 0x08021A26 (out of breakpoints?)
Wed Nov 30 14:20:08 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:20:09 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Wed Nov 30 14:20:10 2011: Failed to set breakpoint at 0x08021B02 (out of breakpoints?)
Wed Nov 30 14:20:10 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:20:26 2011: Failed to set breakpoint at 0x08021A26 (out of breakpoints?)
Wed Nov 30 14:20:26 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:20:36 2011: Failed to set breakpoint at 0x08021A26 (out of breakpoints?)
Wed Nov 30 14:20:36 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:20:47 2011: Failed to set breakpoint at 0x08021A26 (out of breakpoints?)
Wed Nov 30 14:20:47 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:20:52 2011: Failed to set breakpoint at 0x08021A26 (out of breakpoints?)
Wed Nov 30 14:20:52 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:21:08 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Wed Nov 30 14:30:51 2011: Breakpoint hit: Code @ GPSLIB.c:331.16, type: default (auto) 
Wed Nov 30 14:33:26 2011: Breakpoint hit: Code @ GPSLIB.c:331.16, type: default (auto) 
Wed Nov 30 14:33:44 2011: Breakpoint hit: Code @ GPSLIB.c:331.16, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 14:36:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 14:36:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 14:36:33 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 14:36:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 14:36:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 14:36:33 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 14:36:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 14:36:33 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 14:36:33 2011: TPIU fitted.
Wed Nov 30 14:36:33 2011: ETM fitted.
Wed Nov 30 14:36:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 14:36:34 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 14:36:34 2011: Initial reset was performed
Wed Nov 30 14:36:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 14:36:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 14:36:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 14:36:34 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 14:36:34 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 14:36:34 2011: Target reset
Wed Nov 30 14:36:40 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 14:36:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 14:36:40 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 14:36:40 2011: TPIU fitted.
Wed Nov 30 14:36:40 2011: ETM fitted.
Wed Nov 30 14:36:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 14:36:40 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 14:36:43 2011: 136408 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Wed Nov 30 14:36:43 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 14:36:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 14:36:43 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 14:36:43 2011: TPIU fitted.
Wed Nov 30 14:36:43 2011: ETM fitted.
Wed Nov 30 14:36:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 14:36:43 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 14:36:43 2011: Target reset
Wed Nov 30 14:38:35 2011: Breakpoint hit: Code @ GPSLIB.c:183.19, type: default (auto) 
Wed Nov 30 14:38:38 2011: Breakpoint hit: Code @ GPSLIB.c:188.19, type: default (auto) 
Wed Nov 30 14:40:11 2011: Breakpoint hit: Code @ GPSLIB.c:188.19, type: default (auto) 
Wed Nov 30 14:40:24 2011: Failed to set breakpoint at 0x08021996 (out of breakpoints?)
Wed Nov 30 14:40:24 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:40:30 2011: Failed to set breakpoint at 0x08021996 (out of breakpoints?)
Wed Nov 30 14:40:30 2011: Performance warning: Lack of breakpoints forces single-stepping.
Wed Nov 30 14:40:40 2011: Breakpoint hit: Code @ GPSLIB.c:188.19, type: default (auto) 
Wed Nov 30 14:40:57 2011: Breakpoint hit: Code @ GPSLIB.c:331.16, type: default (auto) 
Wed Nov 30 14:41:16 2011: Breakpoint hit: Code @ GPSLIB.c:188.19, type: default (auto) 
Wed Nov 30 14:42:39 2011: Breakpoint hit: Code @ GPSLIB.c:188.19, type: default (auto) 
Wed Nov 30 14:47:32 2011: Breakpoint hit: Code @ GPSLIB.c:188.19, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 14:49:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 14:49:40 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 14:49:40 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 14:49:40 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 14:49:40 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 14:49:40 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 14:49:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 14:49:40 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 14:49:40 2011: TPIU fitted.
Wed Nov 30 14:49:40 2011: ETM fitted.
Wed Nov 30 14:49:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 14:49:41 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 14:49:41 2011: Initial reset was performed
Wed Nov 30 14:49:41 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 14:49:41 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 14:49:41 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 14:49:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 14:49:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 14:49:41 2011: Target reset
Wed Nov 30 14:49:47 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 14:49:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 14:49:47 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 14:49:47 2011: TPIU fitted.
Wed Nov 30 14:49:47 2011: ETM fitted.
Wed Nov 30 14:49:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 14:49:47 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 14:49:50 2011: 136408 bytes downloaded into FLASH and verified (15.88 Kbytes/sec)
Wed Nov 30 14:49:50 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 14:49:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 14:49:50 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 14:49:50 2011: TPIU fitted.
Wed Nov 30 14:49:50 2011: ETM fitted.
Wed Nov 30 14:49:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 14:49:50 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 14:49:50 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 14:56:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 14:56:59 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 14:56:59 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 14:56:59 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 14:56:59 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 14:56:59 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 14:56:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 14:56:59 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 14:56:59 2011: TPIU fitted.
Wed Nov 30 14:56:59 2011: ETM fitted.
Wed Nov 30 14:56:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 14:56:59 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 14:56:59 2011: Initial reset was performed
Wed Nov 30 14:56:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 14:56:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 14:56:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 14:57:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 14:57:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 14:57:00 2011: Target reset
Wed Nov 30 14:57:06 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 14:57:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 14:57:06 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 14:57:06 2011: TPIU fitted.
Wed Nov 30 14:57:06 2011: ETM fitted.
Wed Nov 30 14:57:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 14:57:06 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 14:57:08 2011: 136408 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Wed Nov 30 14:57:08 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 14:57:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 14:57:08 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 14:57:08 2011: TPIU fitted.
Wed Nov 30 14:57:08 2011: ETM fitted.
Wed Nov 30 14:57:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 14:57:08 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 14:57:08 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 15:02:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:02:58 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:02:58 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:02:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:02:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:02:58 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:02:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:02:58 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:02:58 2011: TPIU fitted.
Wed Nov 30 15:02:58 2011: ETM fitted.
Wed Nov 30 15:02:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:02:59 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:02:59 2011: Initial reset was performed
Wed Nov 30 15:02:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:02:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:02:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:03:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 15:03:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:03:00 2011: Target reset
Wed Nov 30 15:03:05 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:03:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:03:05 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:03:05 2011: TPIU fitted.
Wed Nov 30 15:03:05 2011: ETM fitted.
Wed Nov 30 15:03:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:03:05 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:03:08 2011: 136408 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Wed Nov 30 15:03:08 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:03:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:03:08 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:03:08 2011: TPIU fitted.
Wed Nov 30 15:03:08 2011: ETM fitted.
Wed Nov 30 15:03:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:03:08 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:03:08 2011: Target reset
Wed Nov 30 15:07:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:07:35 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:07:35 2011: TPIU fitted.
Wed Nov 30 15:07:35 2011: ETM fitted.
Wed Nov 30 15:07:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:07:35 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:07:35 2011: Target reset
Wed Nov 30 15:07:52 2011: Breakpoint hit: Code @ DAC_Control.c:74.11, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 15:13:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:13:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:13:01 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:13:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:13:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:13:01 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:13:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:13:02 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:13:02 2011: TPIU fitted.
Wed Nov 30 15:13:02 2011: ETM fitted.
Wed Nov 30 15:13:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:13:02 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:13:02 2011: Initial reset was performed
Wed Nov 30 15:13:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:13:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:13:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:13:03 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 15:13:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:13:03 2011: Target reset
Wed Nov 30 15:13:08 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:13:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:13:08 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:13:08 2011: TPIU fitted.
Wed Nov 30 15:13:08 2011: ETM fitted.
Wed Nov 30 15:13:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:13:09 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:13:11 2011: 136408 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Wed Nov 30 15:13:11 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:13:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:13:11 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:13:11 2011: TPIU fitted.
Wed Nov 30 15:13:11 2011: ETM fitted.
Wed Nov 30 15:13:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:13:11 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:13:11 2011: Target reset
Wed Nov 30 15:13:16 2011: Breakpoint hit: Code @ DAC_Control.c:74.11, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 15:22:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:22:04 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:22:04 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:22:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:22:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:22:04 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:22:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:22:04 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:22:04 2011: TPIU fitted.
Wed Nov 30 15:22:04 2011: ETM fitted.
Wed Nov 30 15:22:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:22:05 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:22:05 2011: Initial reset was performed
Wed Nov 30 15:22:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:22:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:22:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:22:05 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 15:22:05 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:22:05 2011: Target reset
Wed Nov 30 15:22:11 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:22:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:22:11 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:22:11 2011: TPIU fitted.
Wed Nov 30 15:22:11 2011: ETM fitted.
Wed Nov 30 15:22:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:22:11 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:22:14 2011: 136480 bytes downloaded into FLASH and verified (16.09 Kbytes/sec)
Wed Nov 30 15:22:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:22:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:22:14 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:22:14 2011: TPIU fitted.
Wed Nov 30 15:22:14 2011: ETM fitted.
Wed Nov 30 15:22:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:22:14 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:22:14 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 15:23:15 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:23:15 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:23:15 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:23:15 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:23:15 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:23:15 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:23:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:23:15 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:23:15 2011: TPIU fitted.
Wed Nov 30 15:23:15 2011: ETM fitted.
Wed Nov 30 15:23:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:23:16 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:23:16 2011: Initial reset was performed
Wed Nov 30 15:23:16 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:23:16 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:23:16 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:23:17 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 15:23:17 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:23:17 2011: Target reset
Wed Nov 30 15:23:22 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:23:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:23:22 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:23:22 2011: TPIU fitted.
Wed Nov 30 15:23:22 2011: ETM fitted.
Wed Nov 30 15:23:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:23:22 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:23:25 2011: 136624 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Wed Nov 30 15:23:25 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:23:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:23:25 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:23:25 2011: TPIU fitted.
Wed Nov 30 15:23:25 2011: ETM fitted.
Wed Nov 30 15:23:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:23:25 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:23:25 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 15:24:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:24:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:24:29 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:24:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:24:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:24:29 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:24:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:24:29 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:24:29 2011: TPIU fitted.
Wed Nov 30 15:24:29 2011: ETM fitted.
Wed Nov 30 15:24:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:24:30 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:24:30 2011: Initial reset was performed
Wed Nov 30 15:24:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:24:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:24:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:24:30 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 15:24:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:24:30 2011: Target reset
Wed Nov 30 15:24:36 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:24:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:24:36 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:24:36 2011: TPIU fitted.
Wed Nov 30 15:24:36 2011: ETM fitted.
Wed Nov 30 15:24:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:24:36 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:24:39 2011: 136560 bytes downloaded into FLASH and verified (15.95 Kbytes/sec)
Wed Nov 30 15:24:39 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:24:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:24:39 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:24:39 2011: TPIU fitted.
Wed Nov 30 15:24:39 2011: ETM fitted.
Wed Nov 30 15:24:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:24:39 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:24:39 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 15:38:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:38:13 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:38:13 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:38:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:38:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:38:13 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:38:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:38:13 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:38:13 2011: TPIU fitted.
Wed Nov 30 15:38:13 2011: ETM fitted.
Wed Nov 30 15:38:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:38:14 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:38:14 2011: Initial reset was performed
Wed Nov 30 15:38:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:38:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:38:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:38:14 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 15:38:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:38:14 2011: Target reset
Wed Nov 30 15:38:20 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:38:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:38:20 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:38:20 2011: TPIU fitted.
Wed Nov 30 15:38:20 2011: ETM fitted.
Wed Nov 30 15:38:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:38:20 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:38:23 2011: 136552 bytes downloaded into FLASH and verified (16.13 Kbytes/sec)
Wed Nov 30 15:38:23 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:38:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:38:23 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:38:23 2011: TPIU fitted.
Wed Nov 30 15:38:23 2011: ETM fitted.
Wed Nov 30 15:38:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:38:23 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:38:23 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 15:39:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:39:31 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:39:31 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:39:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:39:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:39:31 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:39:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:39:31 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:39:31 2011: TPIU fitted.
Wed Nov 30 15:39:31 2011: ETM fitted.
Wed Nov 30 15:39:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:39:32 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:39:32 2011: Initial reset was performed
Wed Nov 30 15:39:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:39:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:39:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:39:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 15:39:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:39:33 2011: Target reset
Wed Nov 30 15:39:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:39:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:39:38 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:39:38 2011: TPIU fitted.
Wed Nov 30 15:39:38 2011: ETM fitted.
Wed Nov 30 15:39:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:39:38 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:39:41 2011: 136552 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Wed Nov 30 15:39:41 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:39:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:39:41 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:39:41 2011: TPIU fitted.
Wed Nov 30 15:39:41 2011: ETM fitted.
Wed Nov 30 15:39:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:39:41 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:39:41 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 15:40:22 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:40:22 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:40:22 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:40:22 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:40:22 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:40:22 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:40:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:40:22 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:40:22 2011: TPIU fitted.
Wed Nov 30 15:40:22 2011: ETM fitted.
Wed Nov 30 15:40:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:40:23 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:40:23 2011: Initial reset was performed
Wed Nov 30 15:40:23 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:40:23 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:40:23 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:40:24 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 15:40:24 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:40:24 2011: Target reset
Wed Nov 30 15:40:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:40:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:40:29 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:40:29 2011: TPIU fitted.
Wed Nov 30 15:40:29 2011: ETM fitted.
Wed Nov 30 15:40:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:40:29 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:40:32 2011: 136552 bytes downloaded into FLASH and verified (16.16 Kbytes/sec)
Wed Nov 30 15:40:32 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:40:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:40:32 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:40:32 2011: TPIU fitted.
Wed Nov 30 15:40:32 2011: ETM fitted.
Wed Nov 30 15:40:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:40:32 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:40:32 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 15:41:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:41:02 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:41:02 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:41:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:41:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:41:02 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:41:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:41:02 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:41:02 2011: TPIU fitted.
Wed Nov 30 15:41:02 2011: ETM fitted.
Wed Nov 30 15:41:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:41:03 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:41:03 2011: Initial reset was performed
Wed Nov 30 15:41:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:41:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:41:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:41:03 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 15:41:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:41:03 2011: Target reset
Wed Nov 30 15:41:09 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:41:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:41:09 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:41:09 2011: TPIU fitted.
Wed Nov 30 15:41:09 2011: ETM fitted.
Wed Nov 30 15:41:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:41:09 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:41:11 2011: 136560 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Wed Nov 30 15:41:11 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:41:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:41:11 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:41:11 2011: TPIU fitted.
Wed Nov 30 15:41:11 2011: ETM fitted.
Wed Nov 30 15:41:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:41:12 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:41:12 2011: Target reset
Wed Nov 30 15:42:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:42:20 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:42:20 2011: TPIU fitted.
Wed Nov 30 15:42:20 2011: ETM fitted.
Wed Nov 30 15:42:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:42:20 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:42:20 2011: Target reset
Wed Nov 30 15:43:37 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Wed Nov 30 15:44:21 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Wed Nov 30 15:45:10 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Wed Nov 30 15:47:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:47:44 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:47:44 2011: TPIU fitted.
Wed Nov 30 15:47:44 2011: ETM fitted.
Wed Nov 30 15:47:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:47:44 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:47:44 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 15:47:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:47:52 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:47:52 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:47:52 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:47:52 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:47:52 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:47:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:47:52 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:47:52 2011: TPIU fitted.
Wed Nov 30 15:47:52 2011: ETM fitted.
Wed Nov 30 15:47:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:47:53 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:47:53 2011: Initial reset was performed
Wed Nov 30 15:47:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:47:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:47:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:47:53 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Nov 30 15:47:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:47:53 2011: Target reset
Wed Nov 30 15:47:59 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:47:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:47:59 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:47:59 2011: TPIU fitted.
Wed Nov 30 15:47:59 2011: ETM fitted.
Wed Nov 30 15:47:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:47:59 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:48:02 2011: 136560 bytes downloaded into FLASH and verified (16.16 Kbytes/sec)
Wed Nov 30 15:48:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:48:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:48:02 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:48:02 2011: TPIU fitted.
Wed Nov 30 15:48:02 2011: ETM fitted.
Wed Nov 30 15:48:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:48:02 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:48:02 2011: Target reset
Wed Nov 30 15:56:30 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Wed Nov 30 15:56:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:56:39 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:56:39 2011: TPIU fitted.
Wed Nov 30 15:56:39 2011: ETM fitted.
Wed Nov 30 15:56:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:56:39 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:56:39 2011: Target reset
Wed Nov 30 15:56:44 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Wed Nov 30 15:57:26 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 15:59:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 15:59:17 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 15:59:17 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 15:59:17 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 15:59:17 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 15:59:17 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 15:59:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:59:17 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:59:17 2011: TPIU fitted.
Wed Nov 30 15:59:17 2011: ETM fitted.
Wed Nov 30 15:59:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:59:18 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:59:18 2011: Initial reset was performed
Wed Nov 30 15:59:18 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 15:59:18 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 15:59:18 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 15:59:19 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 15:59:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 15:59:19 2011: Target reset
Wed Nov 30 15:59:24 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 15:59:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:59:24 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:59:24 2011: TPIU fitted.
Wed Nov 30 15:59:24 2011: ETM fitted.
Wed Nov 30 15:59:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:59:24 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:59:27 2011: 136560 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Wed Nov 30 15:59:27 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 15:59:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 15:59:27 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 15:59:27 2011: TPIU fitted.
Wed Nov 30 15:59:27 2011: ETM fitted.
Wed Nov 30 15:59:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 15:59:27 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 15:59:27 2011: Target reset
Wed Nov 30 15:59:40 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 16:00:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:00:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:00:01 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:00:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:00:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:00:01 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:00:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:00:01 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:00:01 2011: TPIU fitted.
Wed Nov 30 16:00:01 2011: ETM fitted.
Wed Nov 30 16:00:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:00:02 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:00:02 2011: Initial reset was performed
Wed Nov 30 16:00:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:00:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:00:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:00:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:00:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:00:02 2011: Target reset
Wed Nov 30 16:00:08 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:00:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:00:08 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:00:08 2011: TPIU fitted.
Wed Nov 30 16:00:08 2011: ETM fitted.
Wed Nov 30 16:00:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:00:08 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:00:11 2011: 136560 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Wed Nov 30 16:00:11 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:00:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:00:11 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:00:11 2011: TPIU fitted.
Wed Nov 30 16:00:11 2011: ETM fitted.
Wed Nov 30 16:00:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:00:11 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:00:11 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:01:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:01:14 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:01:14 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:01:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:01:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:01:14 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:01:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:01:14 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:01:14 2011: TPIU fitted.
Wed Nov 30 16:01:14 2011: ETM fitted.
Wed Nov 30 16:01:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:01:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:01:15 2011: Initial reset was performed
Wed Nov 30 16:01:15 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:01:15 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:01:15 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:01:16 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:01:16 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:01:16 2011: Target reset
Wed Nov 30 16:01:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:01:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:01:21 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:01:21 2011: TPIU fitted.
Wed Nov 30 16:01:21 2011: ETM fitted.
Wed Nov 30 16:01:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:01:21 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:01:24 2011: 136560 bytes downloaded into FLASH and verified (15.78 Kbytes/sec)
Wed Nov 30 16:01:24 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:01:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:01:24 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:01:24 2011: TPIU fitted.
Wed Nov 30 16:01:24 2011: ETM fitted.
Wed Nov 30 16:01:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:01:24 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:01:24 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:02:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:02:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:02:33 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:02:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:02:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:02:33 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:02:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:02:33 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:02:33 2011: TPIU fitted.
Wed Nov 30 16:02:33 2011: ETM fitted.
Wed Nov 30 16:02:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:02:34 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:02:34 2011: Initial reset was performed
Wed Nov 30 16:02:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:02:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:02:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:02:35 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:02:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:02:35 2011: Target reset
Wed Nov 30 16:02:40 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:02:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:02:40 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:02:40 2011: TPIU fitted.
Wed Nov 30 16:02:40 2011: ETM fitted.
Wed Nov 30 16:02:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:02:40 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:02:43 2011: 136560 bytes downloaded into FLASH and verified (16.07 Kbytes/sec)
Wed Nov 30 16:02:43 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:02:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:02:43 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:02:43 2011: TPIU fitted.
Wed Nov 30 16:02:43 2011: ETM fitted.
Wed Nov 30 16:02:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:02:43 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:02:43 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:04:19 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:04:19 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:04:19 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:04:19 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:04:19 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:04:19 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:04:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:04:19 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:04:19 2011: TPIU fitted.
Wed Nov 30 16:04:19 2011: ETM fitted.
Wed Nov 30 16:04:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:04:20 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:04:20 2011: Initial reset was performed
Wed Nov 30 16:04:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:04:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:04:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:04:21 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:04:21 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:04:21 2011: Target reset
Wed Nov 30 16:04:26 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:04:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:04:26 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:04:26 2011: TPIU fitted.
Wed Nov 30 16:04:26 2011: ETM fitted.
Wed Nov 30 16:04:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:04:26 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:04:29 2011: 136560 bytes downloaded into FLASH and verified (15.86 Kbytes/sec)
Wed Nov 30 16:04:29 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:04:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:04:29 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:04:29 2011: TPIU fitted.
Wed Nov 30 16:04:29 2011: ETM fitted.
Wed Nov 30 16:04:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:04:29 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:04:29 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:05:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:05:17 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:05:17 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:05:17 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:05:17 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:05:17 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:05:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:05:17 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:05:17 2011: TPIU fitted.
Wed Nov 30 16:05:17 2011: ETM fitted.
Wed Nov 30 16:05:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:05:18 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:05:18 2011: Initial reset was performed
Wed Nov 30 16:05:18 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:05:18 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:05:18 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:05:19 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:05:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:05:19 2011: Target reset
Wed Nov 30 16:05:24 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:05:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:05:24 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:05:24 2011: TPIU fitted.
Wed Nov 30 16:05:24 2011: ETM fitted.
Wed Nov 30 16:05:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:05:24 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:05:27 2011: 136560 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Wed Nov 30 16:05:27 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:05:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:05:27 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:05:27 2011: TPIU fitted.
Wed Nov 30 16:05:27 2011: ETM fitted.
Wed Nov 30 16:05:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:05:27 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:05:27 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:06:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:06:14 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:06:14 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:06:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:06:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:06:14 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:06:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:06:15 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:06:15 2011: TPIU fitted.
Wed Nov 30 16:06:15 2011: ETM fitted.
Wed Nov 30 16:06:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:06:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:06:15 2011: Initial reset was performed
Wed Nov 30 16:06:15 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:06:15 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:06:15 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:06:16 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:06:16 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:06:16 2011: Target reset
Wed Nov 30 16:06:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:06:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:06:21 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:06:21 2011: TPIU fitted.
Wed Nov 30 16:06:21 2011: ETM fitted.
Wed Nov 30 16:06:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:06:22 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:06:24 2011: 136560 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Wed Nov 30 16:06:24 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:06:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:06:24 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:06:24 2011: TPIU fitted.
Wed Nov 30 16:06:24 2011: ETM fitted.
Wed Nov 30 16:06:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:06:24 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:06:24 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:08:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:08:08 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:08:08 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:08:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:08:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:08:08 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:08:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:08:08 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:08:09 2011: TPIU fitted.
Wed Nov 30 16:08:09 2011: ETM fitted.
Wed Nov 30 16:08:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:08:09 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:08:09 2011: Initial reset was performed
Wed Nov 30 16:08:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:08:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:08:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:08:10 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Nov 30 16:08:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:08:10 2011: Target reset
Wed Nov 30 16:08:15 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:08:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:08:15 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:08:15 2011: TPIU fitted.
Wed Nov 30 16:08:15 2011: ETM fitted.
Wed Nov 30 16:08:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:08:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:08:18 2011: 136560 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Wed Nov 30 16:08:18 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:08:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:08:18 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:08:18 2011: TPIU fitted.
Wed Nov 30 16:08:18 2011: ETM fitted.
Wed Nov 30 16:08:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:08:18 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:08:18 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:10:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:10:06 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:10:06 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:10:06 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:10:06 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:10:06 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:10:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:10:06 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:10:06 2011: TPIU fitted.
Wed Nov 30 16:10:06 2011: ETM fitted.
Wed Nov 30 16:10:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:10:07 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:10:07 2011: Initial reset was performed
Wed Nov 30 16:10:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:10:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:10:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:10:08 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Nov 30 16:10:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:10:08 2011: Target reset
Wed Nov 30 16:10:13 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:10:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:10:13 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:10:13 2011: TPIU fitted.
Wed Nov 30 16:10:13 2011: ETM fitted.
Wed Nov 30 16:10:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:10:13 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:10:16 2011: 136560 bytes downloaded into FLASH and verified (16.07 Kbytes/sec)
Wed Nov 30 16:10:16 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:10:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:10:16 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:10:16 2011: TPIU fitted.
Wed Nov 30 16:10:16 2011: ETM fitted.
Wed Nov 30 16:10:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:10:16 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:10:16 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:11:20 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:11:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:11:21 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:11:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:11:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:11:21 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:11:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:11:21 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:11:21 2011: TPIU fitted.
Wed Nov 30 16:11:21 2011: ETM fitted.
Wed Nov 30 16:11:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:11:22 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:11:22 2011: Initial reset was performed
Wed Nov 30 16:11:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:11:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:11:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:11:22 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:11:22 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:11:22 2011: Target reset
Wed Nov 30 16:11:28 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:11:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:11:28 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:11:28 2011: TPIU fitted.
Wed Nov 30 16:11:28 2011: ETM fitted.
Wed Nov 30 16:11:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:11:28 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:11:31 2011: 136560 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Wed Nov 30 16:11:31 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:11:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:11:31 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:11:31 2011: TPIU fitted.
Wed Nov 30 16:11:31 2011: ETM fitted.
Wed Nov 30 16:11:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:11:31 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:11:31 2011: Target reset
Wed Nov 30 16:12:25 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Wed Nov 30 16:13:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:13:14 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:13:14 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:13:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:13:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:13:14 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:13:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:13:14 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:13:14 2011: TPIU fitted.
Wed Nov 30 16:13:14 2011: ETM fitted.
Wed Nov 30 16:13:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:13:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:13:15 2011: Initial reset was performed
Wed Nov 30 16:13:15 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:13:15 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:13:15 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:13:16 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Nov 30 16:13:16 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:13:16 2011: Target reset
Wed Nov 30 16:13:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:13:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:13:21 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:13:21 2011: TPIU fitted.
Wed Nov 30 16:13:21 2011: ETM fitted.
Wed Nov 30 16:13:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:13:21 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:13:24 2011: 136560 bytes downloaded into FLASH and verified (15.89 Kbytes/sec)
Wed Nov 30 16:13:24 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:13:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:13:24 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:13:24 2011: TPIU fitted.
Wed Nov 30 16:13:24 2011: ETM fitted.
Wed Nov 30 16:13:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:13:24 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:13:24 2011: Target reset
Wed Nov 30 16:15:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:15:16 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:15:16 2011: TPIU fitted.
Wed Nov 30 16:15:16 2011: ETM fitted.
Wed Nov 30 16:15:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:15:16 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:15:16 2011: Target reset
Wed Nov 30 16:16:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:16:07 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:16:07 2011: TPIU fitted.
Wed Nov 30 16:16:07 2011: ETM fitted.
Wed Nov 30 16:16:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:16:07 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:16:07 2011: Target reset
Wed Nov 30 16:17:51 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Wed Nov 30 16:18:13 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Wed Nov 30 16:31:37 2011: Breakpoint hit: Code @ Key_Process.c:185.16, type: default (auto) 


 << Logging to file resumes >> 

Wed Nov 30 16:42:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:42:05 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:42:05 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:42:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:42:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:42:05 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:42:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:42:05 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:42:05 2011: TPIU fitted.
Wed Nov 30 16:42:05 2011: ETM fitted.
Wed Nov 30 16:42:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:42:06 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:42:06 2011: Initial reset was performed
Wed Nov 30 16:42:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:42:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:42:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:42:07 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:42:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:42:07 2011: Target reset
Wed Nov 30 16:42:12 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:42:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:42:12 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:42:12 2011: TPIU fitted.
Wed Nov 30 16:42:12 2011: ETM fitted.
Wed Nov 30 16:42:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:42:12 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:42:15 2011: 136560 bytes downloaded into FLASH and verified (15.86 Kbytes/sec)
Wed Nov 30 16:42:15 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:42:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:42:15 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:42:15 2011: TPIU fitted.
Wed Nov 30 16:42:15 2011: ETM fitted.
Wed Nov 30 16:42:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:42:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:42:15 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:52:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:52:14 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:52:14 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:52:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:52:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:52:14 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:52:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:52:14 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:52:14 2011: TPIU fitted.
Wed Nov 30 16:52:14 2011: ETM fitted.
Wed Nov 30 16:52:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:52:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:52:15 2011: Initial reset was performed
Wed Nov 30 16:52:15 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:52:15 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:52:15 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:52:16 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:52:16 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:52:16 2011: Target reset
Wed Nov 30 16:52:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:52:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:52:21 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:52:21 2011: TPIU fitted.
Wed Nov 30 16:52:21 2011: ETM fitted.
Wed Nov 30 16:52:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:52:21 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:52:24 2011: 136560 bytes downloaded into FLASH and verified (15.81 Kbytes/sec)
Wed Nov 30 16:52:24 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:52:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:52:24 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:52:24 2011: TPIU fitted.
Wed Nov 30 16:52:24 2011: ETM fitted.
Wed Nov 30 16:52:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:52:24 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:52:24 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:52:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:52:40 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:52:40 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:52:40 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:52:40 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:52:40 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:52:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:52:40 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:52:40 2011: TPIU fitted.
Wed Nov 30 16:52:40 2011: ETM fitted.
Wed Nov 30 16:52:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:52:41 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:52:41 2011: Initial reset was performed
Wed Nov 30 16:52:41 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:52:41 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:52:41 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:52:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:52:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:52:41 2011: Target reset
Wed Nov 30 16:52:47 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:52:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:52:47 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:52:47 2011: TPIU fitted.
Wed Nov 30 16:52:47 2011: ETM fitted.
Wed Nov 30 16:52:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:52:47 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:52:50 2011: 136560 bytes downloaded into FLASH and verified (15.80 Kbytes/sec)
Wed Nov 30 16:52:50 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:52:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:52:50 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:52:50 2011: TPIU fitted.
Wed Nov 30 16:52:50 2011: ETM fitted.
Wed Nov 30 16:52:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:52:50 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:52:50 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 16:54:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 16:54:46 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 16:54:46 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 16:54:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 16:54:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 16:54:46 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 16:54:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:54:46 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:54:46 2011: TPIU fitted.
Wed Nov 30 16:54:46 2011: ETM fitted.
Wed Nov 30 16:54:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:54:47 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:54:47 2011: Initial reset was performed
Wed Nov 30 16:54:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 16:54:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 16:54:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 16:54:48 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 16:54:48 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 16:54:48 2011: Target reset
Wed Nov 30 16:54:53 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 16:54:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:54:53 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:54:53 2011: TPIU fitted.
Wed Nov 30 16:54:53 2011: ETM fitted.
Wed Nov 30 16:54:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:54:53 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:54:56 2011: 136560 bytes downloaded into FLASH and verified (15.80 Kbytes/sec)
Wed Nov 30 16:54:56 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 16:54:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 16:54:56 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 16:54:56 2011: TPIU fitted.
Wed Nov 30 16:54:56 2011: ETM fitted.
Wed Nov 30 16:54:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 16:54:56 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 16:54:56 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 17:00:18 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 17:00:18 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 17:00:18 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 17:00:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 17:00:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 17:00:18 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 17:00:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:00:18 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:00:18 2011: TPIU fitted.
Wed Nov 30 17:00:18 2011: ETM fitted.
Wed Nov 30 17:00:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:00:19 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:00:19 2011: Initial reset was performed
Wed Nov 30 17:00:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 17:00:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 17:00:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 17:00:19 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 17:00:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 17:00:19 2011: Target reset
Wed Nov 30 17:00:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 17:00:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:00:25 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:00:25 2011: TPIU fitted.
Wed Nov 30 17:00:25 2011: ETM fitted.
Wed Nov 30 17:00:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:00:25 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:00:28 2011: 136560 bytes downloaded into FLASH and verified (15.81 Kbytes/sec)
Wed Nov 30 17:00:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 17:00:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:00:28 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:00:28 2011: TPIU fitted.
Wed Nov 30 17:00:28 2011: ETM fitted.
Wed Nov 30 17:00:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:00:28 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:00:28 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 17:01:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 17:01:49 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 17:01:49 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 17:01:49 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 17:01:49 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 17:01:49 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 17:01:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:01:49 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:01:50 2011: TPIU fitted.
Wed Nov 30 17:01:50 2011: ETM fitted.
Wed Nov 30 17:01:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:01:50 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:01:50 2011: Initial reset was performed
Wed Nov 30 17:01:50 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 17:01:50 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 17:01:50 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 17:01:51 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 17:01:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 17:01:51 2011: Target reset
Wed Nov 30 17:01:56 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 17:01:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:01:56 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:01:56 2011: TPIU fitted.
Wed Nov 30 17:01:56 2011: ETM fitted.
Wed Nov 30 17:01:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:01:56 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:01:59 2011: 136560 bytes downloaded into FLASH and verified (15.75 Kbytes/sec)
Wed Nov 30 17:01:59 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 17:01:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:01:59 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:01:59 2011: TPIU fitted.
Wed Nov 30 17:01:59 2011: ETM fitted.
Wed Nov 30 17:01:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:01:59 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:01:59 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 17:06:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 17:06:32 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 17:06:32 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 17:06:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 17:06:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 17:06:32 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 17:06:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:06:32 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:06:32 2011: TPIU fitted.
Wed Nov 30 17:06:32 2011: ETM fitted.
Wed Nov 30 17:06:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:06:33 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:06:33 2011: Initial reset was performed
Wed Nov 30 17:06:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 17:06:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 17:06:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 17:06:34 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Nov 30 17:06:34 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 17:06:34 2011: Target reset
Wed Nov 30 17:06:39 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 17:06:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:06:39 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:06:39 2011: TPIU fitted.
Wed Nov 30 17:06:39 2011: ETM fitted.
Wed Nov 30 17:06:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:06:39 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:06:42 2011: 136560 bytes downloaded into FLASH and verified (15.81 Kbytes/sec)
Wed Nov 30 17:06:42 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 17:06:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:06:42 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:06:42 2011: TPIU fitted.
Wed Nov 30 17:06:42 2011: ETM fitted.
Wed Nov 30 17:06:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:06:42 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:06:42 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 17:07:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 17:07:05 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 17:07:05 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 17:07:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 17:07:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 17:07:05 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 17:07:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:07:05 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:07:05 2011: TPIU fitted.
Wed Nov 30 17:07:05 2011: ETM fitted.
Wed Nov 30 17:07:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:07:06 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:07:06 2011: Initial reset was performed
Wed Nov 30 17:07:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 17:07:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 17:07:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 17:07:06 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 17:07:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 17:07:06 2011: Target reset
Wed Nov 30 17:07:12 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 17:07:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:07:12 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:07:12 2011: TPIU fitted.
Wed Nov 30 17:07:12 2011: ETM fitted.
Wed Nov 30 17:07:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:07:12 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:07:15 2011: 136560 bytes downloaded into FLASH and verified (15.75 Kbytes/sec)
Wed Nov 30 17:07:15 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 17:07:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:07:15 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:07:15 2011: TPIU fitted.
Wed Nov 30 17:07:15 2011: ETM fitted.
Wed Nov 30 17:07:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:07:15 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:07:15 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 17:08:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 17:08:47 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 17:08:47 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 17:08:47 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 17:08:47 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 17:08:47 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 17:08:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:08:47 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:08:47 2011: TPIU fitted.
Wed Nov 30 17:08:47 2011: ETM fitted.
Wed Nov 30 17:08:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:08:48 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:08:48 2011: Initial reset was performed
Wed Nov 30 17:08:48 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 17:08:48 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 17:08:48 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 17:08:49 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Nov 30 17:08:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 17:08:49 2011: Target reset
Wed Nov 30 17:08:54 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 17:08:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:08:54 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:08:54 2011: TPIU fitted.
Wed Nov 30 17:08:54 2011: ETM fitted.
Wed Nov 30 17:08:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:08:54 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:08:57 2011: 136560 bytes downloaded into FLASH and verified (16.08 Kbytes/sec)
Wed Nov 30 17:08:57 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 17:08:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:08:57 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:08:57 2011: TPIU fitted.
Wed Nov 30 17:08:57 2011: ETM fitted.
Wed Nov 30 17:08:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:08:57 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:08:57 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 17:11:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 17:11:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 17:11:01 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 17:11:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 17:11:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 17:11:01 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 17:11:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:11:02 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:11:02 2011: TPIU fitted.
Wed Nov 30 17:11:02 2011: ETM fitted.
Wed Nov 30 17:11:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:11:02 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:11:02 2011: Initial reset was performed
Wed Nov 30 17:11:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 17:11:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 17:11:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 17:11:03 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 17:11:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 17:11:03 2011: Target reset
Wed Nov 30 17:11:08 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 17:11:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:11:08 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:11:08 2011: TPIU fitted.
Wed Nov 30 17:11:08 2011: ETM fitted.
Wed Nov 30 17:11:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:11:08 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:11:11 2011: 136560 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Wed Nov 30 17:11:11 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 17:11:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:11:11 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:11:11 2011: TPIU fitted.
Wed Nov 30 17:11:11 2011: ETM fitted.
Wed Nov 30 17:11:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:11:11 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:11:11 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 17:14:53 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 17:14:53 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 17:14:53 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 17:14:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 17:14:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 17:14:53 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 17:14:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:14:53 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:14:53 2011: TPIU fitted.
Wed Nov 30 17:14:53 2011: ETM fitted.
Wed Nov 30 17:14:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:14:54 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:14:54 2011: Initial reset was performed
Wed Nov 30 17:14:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 17:14:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 17:14:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 17:14:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Wed Nov 30 17:14:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 17:14:54 2011: Target reset
Wed Nov 30 17:15:00 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 17:15:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:15:00 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:15:00 2011: TPIU fitted.
Wed Nov 30 17:15:00 2011: ETM fitted.
Wed Nov 30 17:15:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:15:00 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:15:03 2011: 136560 bytes downloaded into FLASH and verified (15.98 Kbytes/sec)
Wed Nov 30 17:15:03 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 17:15:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:15:03 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:15:03 2011: TPIU fitted.
Wed Nov 30 17:15:03 2011: ETM fitted.
Wed Nov 30 17:15:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:15:03 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:15:03 2011: Target reset


 << Logging to file resumes >> 

Wed Nov 30 17:35:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Nov 30 17:35:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Nov 30 17:35:29 2011: JLINK command: device = STM32F207xx, return = 0

Wed Nov 30 17:35:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Nov 30 17:35:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Nov 30 17:35:29 2011: JTAG speed is initially set to: 32 kHz
Wed Nov 30 17:35:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:35:29 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:35:29 2011: TPIU fitted.
Wed Nov 30 17:35:29 2011: ETM fitted.
Wed Nov 30 17:35:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:35:30 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:35:30 2011: Initial reset was performed
Wed Nov 30 17:35:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Nov 30 17:35:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Nov 30 17:35:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Nov 30 17:35:31 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Wed Nov 30 17:35:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Nov 30 17:35:31 2011: Target reset
Wed Nov 30 17:35:36 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Nov 30 17:35:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:35:36 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:35:36 2011: TPIU fitted.
Wed Nov 30 17:35:36 2011: ETM fitted.
Wed Nov 30 17:35:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:35:36 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:35:39 2011: 136560 bytes downloaded into FLASH and verified (15.89 Kbytes/sec)
Wed Nov 30 17:35:39 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Nov 30 17:35:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Nov 30 17:35:39 2011: Found Cortex-M3 r2p0, Little endian.
Wed Nov 30 17:35:39 2011: TPIU fitted.
Wed Nov 30 17:35:39 2011: ETM fitted.
Wed Nov 30 17:35:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Nov 30 17:35:39 2011: Hardware reset with strategy 0 was performed
Wed Nov 30 17:35:39 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 10:47:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 10:47:02 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 10:47:02 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 10:47:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 10:47:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 10:47:02 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 10:47:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 10:47:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 10:47:02 2011: TPIU fitted.
Thu Dec 01 10:47:02 2011: ETM fitted.
Thu Dec 01 10:47:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 10:47:03 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 10:47:03 2011: Initial reset was performed
Thu Dec 01 10:47:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 10:47:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 10:47:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 10:47:03 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Dec 01 10:47:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 10:47:03 2011: Target reset
Thu Dec 01 10:47:09 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 10:47:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 10:47:09 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 10:47:09 2011: TPIU fitted.
Thu Dec 01 10:47:09 2011: ETM fitted.
Thu Dec 01 10:47:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 10:47:09 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 10:47:12 2011: 136560 bytes downloaded into FLASH and verified (15.89 Kbytes/sec)
Thu Dec 01 10:47:12 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 10:47:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 10:47:12 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 10:47:12 2011: TPIU fitted.
Thu Dec 01 10:47:12 2011: ETM fitted.
Thu Dec 01 10:47:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 10:47:12 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 10:47:12 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 11:46:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 11:46:00 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 11:46:00 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 11:46:00 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 11:46:00 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 11:46:00 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 11:46:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 11:46:00 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 11:46:00 2011: TPIU fitted.
Thu Dec 01 11:46:00 2011: ETM fitted.
Thu Dec 01 11:46:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 11:46:01 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 11:46:01 2011: Initial reset was performed
Thu Dec 01 11:46:01 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 11:46:01 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 11:46:01 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 11:46:01 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Dec 01 11:46:01 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 11:46:01 2011: Target reset
Thu Dec 01 11:46:07 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 11:46:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 11:46:07 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 11:46:07 2011: TPIU fitted.
Thu Dec 01 11:46:07 2011: ETM fitted.
Thu Dec 01 11:46:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 11:46:07 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 11:46:10 2011: 136480 bytes downloaded into FLASH and verified (15.56 Kbytes/sec)
Thu Dec 01 11:46:10 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 11:46:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 11:46:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 11:46:10 2011: TPIU fitted.
Thu Dec 01 11:46:10 2011: ETM fitted.
Thu Dec 01 11:46:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 11:46:10 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 11:46:10 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 11:50:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 11:50:00 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 11:50:00 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 11:50:00 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 11:50:00 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 11:50:00 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 11:50:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 11:50:00 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 11:50:00 2011: TPIU fitted.
Thu Dec 01 11:50:00 2011: ETM fitted.
Thu Dec 01 11:50:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 11:50:01 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 11:50:01 2011: Initial reset was performed
Thu Dec 01 11:50:01 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 11:50:01 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 11:50:01 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 11:50:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 11:50:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 11:50:02 2011: Target reset
Thu Dec 01 11:50:07 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 11:50:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 11:50:07 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 11:50:07 2011: TPIU fitted.
Thu Dec 01 11:50:07 2011: ETM fitted.
Thu Dec 01 11:50:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 11:50:07 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 11:50:10 2011: 136480 bytes downloaded into FLASH and verified (15.74 Kbytes/sec)
Thu Dec 01 11:50:10 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 11:50:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 11:50:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 11:50:10 2011: TPIU fitted.
Thu Dec 01 11:50:10 2011: ETM fitted.
Thu Dec 01 11:50:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 11:50:10 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 11:50:10 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 11:51:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 11:51:52 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 11:51:52 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 11:51:52 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 11:51:52 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 11:51:52 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 11:51:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 11:51:52 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 11:51:52 2011: TPIU fitted.
Thu Dec 01 11:51:52 2011: ETM fitted.
Thu Dec 01 11:51:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 11:51:53 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 11:51:53 2011: Initial reset was performed
Thu Dec 01 11:51:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 11:51:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 11:51:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 11:51:54 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Dec 01 11:51:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 11:51:54 2011: Target reset
Thu Dec 01 11:51:59 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 11:51:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 11:51:59 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 11:51:59 2011: TPIU fitted.
Thu Dec 01 11:51:59 2011: ETM fitted.
Thu Dec 01 11:51:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 11:51:59 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 11:52:02 2011: 136688 bytes downloaded into FLASH and verified (15.23 Kbytes/sec)
Thu Dec 01 11:52:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 11:52:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 11:52:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 11:52:02 2011: TPIU fitted.
Thu Dec 01 11:52:02 2011: ETM fitted.
Thu Dec 01 11:52:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 11:52:02 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 11:52:02 2011: Target reset
Thu Dec 01 13:24:21 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Thu Dec 01 13:25:03 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 13:25:03 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 13:25:03 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 13:25:03 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 13:25:03 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 13:25:03 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 13:25:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:25:03 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:25:03 2011: TPIU fitted.
Thu Dec 01 13:25:03 2011: ETM fitted.
Thu Dec 01 13:25:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:25:04 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:25:04 2011: Initial reset was performed
Thu Dec 01 13:25:04 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 13:25:04 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 13:25:04 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 13:25:04 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 13:25:04 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 13:25:04 2011: Target reset
Thu Dec 01 13:25:10 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 13:25:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:25:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:25:10 2011: TPIU fitted.
Thu Dec 01 13:25:10 2011: ETM fitted.
Thu Dec 01 13:25:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:25:10 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:25:13 2011: 136680 bytes downloaded into FLASH and verified (15.62 Kbytes/sec)
Thu Dec 01 13:25:13 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 13:25:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:25:13 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:25:13 2011: TPIU fitted.
Thu Dec 01 13:25:13 2011: ETM fitted.
Thu Dec 01 13:25:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:25:13 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:25:13 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 13:26:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 13:26:26 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 13:26:26 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 13:26:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 13:26:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 13:26:26 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 13:26:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:26:27 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:26:27 2011: TPIU fitted.
Thu Dec 01 13:26:27 2011: ETM fitted.
Thu Dec 01 13:26:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:26:27 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:26:27 2011: Initial reset was performed
Thu Dec 01 13:26:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 13:26:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 13:26:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 13:26:28 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 13:26:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 13:26:28 2011: Target reset
Thu Dec 01 13:26:34 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 13:26:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:26:34 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:26:34 2011: TPIU fitted.
Thu Dec 01 13:26:34 2011: ETM fitted.
Thu Dec 01 13:26:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:26:34 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:26:36 2011: 136680 bytes downloaded into FLASH and verified (15.79 Kbytes/sec)
Thu Dec 01 13:26:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 13:26:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:26:36 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:26:36 2011: TPIU fitted.
Thu Dec 01 13:26:36 2011: ETM fitted.
Thu Dec 01 13:26:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:26:37 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:26:37 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 13:31:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 13:31:03 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 13:31:03 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 13:31:03 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 13:31:03 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 13:31:03 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 13:31:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:31:03 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:31:03 2011: TPIU fitted.
Thu Dec 01 13:31:03 2011: ETM fitted.
Thu Dec 01 13:31:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:31:03 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:31:03 2011: Initial reset was performed
Thu Dec 01 13:31:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 13:31:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 13:31:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 13:31:04 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Dec 01 13:31:04 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 13:31:04 2011: Target reset
Thu Dec 01 13:31:10 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 13:31:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:31:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:31:10 2011: TPIU fitted.
Thu Dec 01 13:31:10 2011: ETM fitted.
Thu Dec 01 13:31:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:31:10 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:31:13 2011: 136680 bytes downloaded into FLASH and verified (15.34 Kbytes/sec)
Thu Dec 01 13:31:13 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 13:31:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:31:13 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:31:13 2011: TPIU fitted.
Thu Dec 01 13:31:13 2011: ETM fitted.
Thu Dec 01 13:31:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:31:13 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:31:13 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 13:31:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 13:31:32 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 13:31:32 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 13:31:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 13:31:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 13:31:32 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 13:31:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:31:32 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:31:32 2011: TPIU fitted.
Thu Dec 01 13:31:32 2011: ETM fitted.
Thu Dec 01 13:31:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:31:33 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:31:33 2011: Initial reset was performed
Thu Dec 01 13:31:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 13:31:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 13:31:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 13:31:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 13:31:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 13:31:33 2011: Target reset
Thu Dec 01 13:31:39 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 13:31:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:31:39 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:31:39 2011: TPIU fitted.
Thu Dec 01 13:31:39 2011: ETM fitted.
Thu Dec 01 13:31:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:31:39 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:31:42 2011: 136680 bytes downloaded into FLASH and verified (15.85 Kbytes/sec)
Thu Dec 01 13:31:42 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 13:31:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:31:42 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:31:42 2011: TPIU fitted.
Thu Dec 01 13:31:42 2011: ETM fitted.
Thu Dec 01 13:31:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:31:42 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:31:42 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 13:32:34 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 13:32:34 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 13:32:34 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 13:32:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 13:32:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 13:32:34 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 13:32:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:32:34 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:32:34 2011: TPIU fitted.
Thu Dec 01 13:32:34 2011: ETM fitted.
Thu Dec 01 13:32:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:32:35 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:32:35 2011: Initial reset was performed
Thu Dec 01 13:32:35 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 13:32:35 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 13:32:35 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 13:32:36 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 13:32:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 13:32:36 2011: Target reset
Thu Dec 01 13:32:41 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 13:32:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:32:41 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:32:41 2011: TPIU fitted.
Thu Dec 01 13:32:41 2011: ETM fitted.
Thu Dec 01 13:32:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:32:41 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:32:44 2011: 136680 bytes downloaded into FLASH and verified (15.85 Kbytes/sec)
Thu Dec 01 13:32:44 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 13:32:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:32:44 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:32:44 2011: TPIU fitted.
Thu Dec 01 13:32:44 2011: ETM fitted.
Thu Dec 01 13:32:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:32:44 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:32:44 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 13:36:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 13:36:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 13:36:36 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 13:36:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 13:36:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 13:36:36 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 13:36:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:36:37 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:36:37 2011: TPIU fitted.
Thu Dec 01 13:36:37 2011: ETM fitted.
Thu Dec 01 13:36:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:36:37 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:36:37 2011: Initial reset was performed
Thu Dec 01 13:36:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 13:36:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 13:36:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 13:36:38 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 13:36:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 13:36:38 2011: Target reset
Thu Dec 01 13:36:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 13:36:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:36:43 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:36:43 2011: TPIU fitted.
Thu Dec 01 13:36:43 2011: ETM fitted.
Thu Dec 01 13:36:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:36:43 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:36:46 2011: 136680 bytes downloaded into FLASH and verified (15.88 Kbytes/sec)
Thu Dec 01 13:36:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 13:36:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:36:46 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:36:46 2011: TPIU fitted.
Thu Dec 01 13:36:46 2011: ETM fitted.
Thu Dec 01 13:36:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:36:46 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:36:46 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 13:43:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 13:43:56 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 13:43:56 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 13:43:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 13:43:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 13:43:56 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 13:43:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:43:57 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:43:57 2011: TPIU fitted.
Thu Dec 01 13:43:57 2011: ETM fitted.
Thu Dec 01 13:43:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:43:57 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:43:57 2011: Initial reset was performed
Thu Dec 01 13:43:57 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 13:43:57 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 13:43:57 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 13:43:58 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 13:43:58 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 13:43:58 2011: Target reset
Thu Dec 01 13:44:03 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 13:44:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:44:03 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:44:04 2011: TPIU fitted.
Thu Dec 01 13:44:04 2011: ETM fitted.
Thu Dec 01 13:44:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:44:04 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:44:06 2011: 136680 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Thu Dec 01 13:44:06 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 13:44:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:44:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:44:06 2011: TPIU fitted.
Thu Dec 01 13:44:06 2011: ETM fitted.
Thu Dec 01 13:44:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:44:06 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:44:06 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 13:45:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 13:45:00 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 13:45:00 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 13:45:00 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 13:45:00 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 13:45:00 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 13:45:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:45:01 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:45:01 2011: TPIU fitted.
Thu Dec 01 13:45:01 2011: ETM fitted.
Thu Dec 01 13:45:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:45:01 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:45:01 2011: Initial reset was performed
Thu Dec 01 13:45:01 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 13:45:01 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 13:45:01 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 13:45:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 13:45:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 13:45:02 2011: Target reset
Thu Dec 01 13:45:07 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 13:45:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:45:07 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:45:07 2011: TPIU fitted.
Thu Dec 01 13:45:07 2011: ETM fitted.
Thu Dec 01 13:45:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:45:08 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:45:10 2011: 136688 bytes downloaded into FLASH and verified (15.88 Kbytes/sec)
Thu Dec 01 13:45:10 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 13:45:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 13:45:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 13:45:10 2011: TPIU fitted.
Thu Dec 01 13:45:10 2011: ETM fitted.
Thu Dec 01 13:45:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 13:45:10 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 13:45:10 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 14:13:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 14:13:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 14:13:39 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 14:13:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 14:13:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 14:13:39 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 14:13:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:13:39 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:13:39 2011: TPIU fitted.
Thu Dec 01 14:13:39 2011: ETM fitted.
Thu Dec 01 14:13:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:13:40 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:13:40 2011: Initial reset was performed
Thu Dec 01 14:13:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 14:13:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 14:13:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 14:13:40 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Thu Dec 01 14:13:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 14:13:40 2011: Target reset
Thu Dec 01 14:13:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 14:13:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:13:46 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:13:46 2011: TPIU fitted.
Thu Dec 01 14:13:46 2011: ETM fitted.
Thu Dec 01 14:13:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:13:46 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:13:49 2011: 136688 bytes downloaded into FLASH and verified (15.94 Kbytes/sec)
Thu Dec 01 14:13:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 14:13:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:13:49 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:13:49 2011: TPIU fitted.
Thu Dec 01 14:13:49 2011: ETM fitted.
Thu Dec 01 14:13:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:13:49 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:13:49 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 14:14:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 14:14:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 14:14:39 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 14:14:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 14:14:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 14:14:39 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 14:14:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:14:39 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:14:39 2011: TPIU fitted.
Thu Dec 01 14:14:39 2011: ETM fitted.
Thu Dec 01 14:14:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:14:40 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:14:40 2011: Initial reset was performed
Thu Dec 01 14:14:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 14:14:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 14:14:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 14:14:40 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Thu Dec 01 14:14:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 14:14:40 2011: Target reset
Thu Dec 01 14:14:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 14:14:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:14:46 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:14:46 2011: TPIU fitted.
Thu Dec 01 14:14:46 2011: ETM fitted.
Thu Dec 01 14:14:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:14:46 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:14:49 2011: 136688 bytes downloaded into FLASH and verified (16.06 Kbytes/sec)
Thu Dec 01 14:14:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 14:14:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:14:49 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:14:49 2011: TPIU fitted.
Thu Dec 01 14:14:49 2011: ETM fitted.
Thu Dec 01 14:14:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:14:49 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:14:49 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 14:27:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 14:27:03 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 14:27:03 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 14:27:03 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 14:27:03 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 14:27:03 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 14:27:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:27:03 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:27:03 2011: TPIU fitted.
Thu Dec 01 14:27:03 2011: ETM fitted.
Thu Dec 01 14:27:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:27:04 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:27:04 2011: Initial reset was performed
Thu Dec 01 14:27:04 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 14:27:04 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 14:27:04 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 14:27:04 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 14:27:04 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 14:27:04 2011: Target reset
Thu Dec 01 14:27:10 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 14:27:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:27:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:27:10 2011: TPIU fitted.
Thu Dec 01 14:27:10 2011: ETM fitted.
Thu Dec 01 14:27:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:27:10 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:27:13 2011: 136688 bytes downloaded into FLASH and verified (15.97 Kbytes/sec)
Thu Dec 01 14:27:13 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 14:27:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:27:13 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:27:13 2011: TPIU fitted.
Thu Dec 01 14:27:13 2011: ETM fitted.
Thu Dec 01 14:27:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:27:13 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:27:13 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 14:42:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 14:42:46 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 14:42:46 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 14:42:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 14:42:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 14:42:46 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 14:42:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:42:46 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:42:46 2011: TPIU fitted.
Thu Dec 01 14:42:46 2011: ETM fitted.
Thu Dec 01 14:42:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:42:47 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:42:47 2011: Initial reset was performed
Thu Dec 01 14:42:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 14:42:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 14:42:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 14:42:48 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 14:42:48 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 14:42:48 2011: Target reset
Thu Dec 01 14:42:53 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 14:42:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:42:53 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:42:53 2011: TPIU fitted.
Thu Dec 01 14:42:53 2011: ETM fitted.
Thu Dec 01 14:42:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:42:53 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:42:56 2011: 136672 bytes downloaded into FLASH and verified (15.91 Kbytes/sec)
Thu Dec 01 14:42:56 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 14:42:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:42:56 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:42:56 2011: TPIU fitted.
Thu Dec 01 14:42:56 2011: ETM fitted.
Thu Dec 01 14:42:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:42:56 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:42:56 2011: Target reset
Thu Dec 01 14:43:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:43:43 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:43:43 2011: TPIU fitted.
Thu Dec 01 14:43:43 2011: ETM fitted.
Thu Dec 01 14:43:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:43:44 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:43:44 2011: Target reset
Thu Dec 01 14:44:30 2011: Breakpoint hit: Code @ Key_Process.c:184.16, type: default (auto) 
Thu Dec 01 14:51:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 14:51:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 14:51:06 2011: TPIU fitted.
Thu Dec 01 14:51:06 2011: ETM fitted.
Thu Dec 01 14:51:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 14:51:06 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 14:51:06 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 15:01:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 15:01:32 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 15:01:32 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 15:01:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 15:01:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 15:01:32 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 15:01:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 15:01:32 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 15:01:32 2011: TPIU fitted.
Thu Dec 01 15:01:32 2011: ETM fitted.
Thu Dec 01 15:01:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 15:01:33 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 15:01:33 2011: Initial reset was performed
Thu Dec 01 15:01:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 15:01:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 15:01:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 15:01:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 15:01:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 15:01:33 2011: Target reset
Thu Dec 01 15:01:39 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 15:01:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 15:01:39 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 15:01:39 2011: TPIU fitted.
Thu Dec 01 15:01:39 2011: ETM fitted.
Thu Dec 01 15:01:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 15:01:39 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 15:01:41 2011: 136696 bytes downloaded into FLASH and verified (16.03 Kbytes/sec)
Thu Dec 01 15:01:41 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 15:01:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 15:01:41 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 15:01:41 2011: TPIU fitted.
Thu Dec 01 15:01:41 2011: ETM fitted.
Thu Dec 01 15:01:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 15:01:42 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 15:01:42 2011: Target reset
Thu Dec 01 15:02:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 15:02:53 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 15:02:53 2011: TPIU fitted.
Thu Dec 01 15:02:53 2011: ETM fitted.
Thu Dec 01 15:02:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 15:02:53 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 15:02:53 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 15:37:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 15:37:22 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 15:37:22 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 15:37:22 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 15:37:22 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 15:37:22 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 15:37:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 15:37:22 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 15:37:22 2011: TPIU fitted.
Thu Dec 01 15:37:22 2011: ETM fitted.
Thu Dec 01 15:37:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 15:37:23 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 15:37:23 2011: Initial reset was performed
Thu Dec 01 15:37:23 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 15:37:23 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 15:37:23 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 15:37:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 15:37:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 15:37:23 2011: Target reset
Thu Dec 01 15:37:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 15:37:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 15:37:29 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 15:37:29 2011: TPIU fitted.
Thu Dec 01 15:37:29 2011: ETM fitted.
Thu Dec 01 15:37:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 15:37:29 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 15:37:31 2011: 136152 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Thu Dec 01 15:37:31 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 15:37:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 15:37:31 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 15:37:31 2011: TPIU fitted.
Thu Dec 01 15:37:32 2011: ETM fitted.
Thu Dec 01 15:37:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 15:37:32 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 15:37:32 2011: Target reset
Thu Dec 01 15:38:11 2011: Breakpoint hit: Code @ Drive_Process.c:98.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 01 18:53:25 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 18:53:25 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 18:53:25 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 18:53:25 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 18:53:25 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 18:53:25 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 18:53:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 18:53:25 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 18:53:25 2011: TPIU fitted.
Thu Dec 01 18:53:25 2011: ETM fitted.
Thu Dec 01 18:53:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 18:53:26 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 18:53:26 2011: Initial reset was performed
Thu Dec 01 18:53:26 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 18:53:26 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 18:53:26 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 18:53:27 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Dec 01 18:53:27 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 18:53:27 2011: Target reset
Thu Dec 01 18:53:32 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 18:53:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 18:53:32 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 18:53:32 2011: TPIU fitted.
Thu Dec 01 18:53:32 2011: ETM fitted.
Thu Dec 01 18:53:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 18:53:32 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 18:53:35 2011: 135952 bytes downloaded into FLASH and verified (15.74 Kbytes/sec)
Thu Dec 01 18:53:35 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 18:53:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 18:53:35 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 18:53:35 2011: TPIU fitted.
Thu Dec 01 18:53:35 2011: ETM fitted.
Thu Dec 01 18:53:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 18:53:35 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 18:53:35 2011: Target reset
Thu Dec 01 19:02:10 2011: Breakpoint hit: Code @ Drive_Process.c:98.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 01 23:06:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 23:06:38 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 23:06:38 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 23:06:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 23:06:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 23:06:38 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 23:06:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:06:38 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:06:38 2011: TPIU fitted.
Thu Dec 01 23:06:38 2011: ETM fitted.
Thu Dec 01 23:06:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:06:39 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:06:39 2011: Initial reset was performed
Thu Dec 01 23:06:39 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 23:06:39 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 23:06:39 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 23:06:40 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 23:06:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 23:06:40 2011: Target reset
Thu Dec 01 23:06:45 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 23:06:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:06:45 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:06:45 2011: TPIU fitted.
Thu Dec 01 23:06:45 2011: ETM fitted.
Thu Dec 01 23:06:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:06:45 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:06:48 2011: 135952 bytes downloaded into FLASH and verified (15.62 Kbytes/sec)
Thu Dec 01 23:06:48 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 23:06:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:06:48 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:06:48 2011: TPIU fitted.
Thu Dec 01 23:06:48 2011: ETM fitted.
Thu Dec 01 23:06:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:06:48 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:06:48 2011: Target reset
Thu Dec 01 23:08:51 2011: Breakpoint hit: Code @ Drive_Process.c:98.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 01 23:10:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 23:10:12 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 23:10:12 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 23:10:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 23:10:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 23:10:12 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 23:10:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:10:13 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:10:13 2011: TPIU fitted.
Thu Dec 01 23:10:13 2011: ETM fitted.
Thu Dec 01 23:10:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:10:13 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:10:13 2011: Initial reset was performed
Thu Dec 01 23:10:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 23:10:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 23:10:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 23:10:14 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Dec 01 23:10:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 23:10:14 2011: Target reset
Thu Dec 01 23:10:19 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 23:10:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:10:19 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:10:19 2011: TPIU fitted.
Thu Dec 01 23:10:19 2011: ETM fitted.
Thu Dec 01 23:10:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:10:19 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:10:22 2011: 136000 bytes downloaded into FLASH and verified (15.48 Kbytes/sec)
Thu Dec 01 23:10:22 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 23:10:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:10:22 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:10:22 2011: TPIU fitted.
Thu Dec 01 23:10:22 2011: ETM fitted.
Thu Dec 01 23:10:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:10:23 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:10:23 2011: Target reset
Thu Dec 01 23:10:50 2011: Breakpoint hit: Code @ Drive_Process.c:98.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 01 23:15:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 23:15:12 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 23:15:12 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 23:15:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 23:15:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 23:15:12 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 23:15:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:15:12 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:15:12 2011: TPIU fitted.
Thu Dec 01 23:15:12 2011: ETM fitted.
Thu Dec 01 23:15:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:15:13 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:15:13 2011: Initial reset was performed
Thu Dec 01 23:15:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 23:15:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 23:15:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 23:15:13 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 23:15:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 23:15:13 2011: Target reset
Thu Dec 01 23:15:19 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 23:15:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:15:19 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:15:19 2011: TPIU fitted.
Thu Dec 01 23:15:19 2011: ETM fitted.
Thu Dec 01 23:15:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:15:19 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:15:22 2011: 136016 bytes downloaded into FLASH and verified (15.80 Kbytes/sec)
Thu Dec 01 23:15:22 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 23:15:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:15:22 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:15:22 2011: TPIU fitted.
Thu Dec 01 23:15:22 2011: ETM fitted.
Thu Dec 01 23:15:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:15:22 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:15:22 2011: Target reset
Thu Dec 01 23:16:12 2011: Breakpoint hit: Code @ Drive_Process.c:98.16, type: default (auto) 
Thu Dec 01 23:18:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:18:20 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:18:20 2011: TPIU fitted.
Thu Dec 01 23:18:20 2011: ETM fitted.
Thu Dec 01 23:18:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:18:21 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:18:21 2011: Target reset
Thu Dec 01 23:19:12 2011: Breakpoint hit: Code @ Drive_Process.c:98.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 01 23:24:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 23:24:56 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 23:24:56 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 23:24:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 23:24:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 23:24:56 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 23:24:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:24:56 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:24:56 2011: TPIU fitted.
Thu Dec 01 23:24:56 2011: ETM fitted.
Thu Dec 01 23:24:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:24:57 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:24:57 2011: Initial reset was performed
Thu Dec 01 23:24:57 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 23:24:57 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 23:24:57 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 23:24:58 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Dec 01 23:24:58 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 23:24:58 2011: Target reset
Thu Dec 01 23:25:03 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 23:25:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:25:03 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:25:03 2011: TPIU fitted.
Thu Dec 01 23:25:03 2011: ETM fitted.
Thu Dec 01 23:25:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:25:03 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:25:06 2011: 136008 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Thu Dec 01 23:25:06 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 23:25:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:25:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:25:06 2011: TPIU fitted.
Thu Dec 01 23:25:06 2011: ETM fitted.
Thu Dec 01 23:25:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:25:06 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:25:06 2011: Target reset
Thu Dec 01 23:25:44 2011: Breakpoint hit: Code @ Drive_Process.c:100.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 01 23:28:18 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 23:28:18 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 23:28:18 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 23:28:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 23:28:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 23:28:18 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 23:28:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:28:19 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:28:19 2011: TPIU fitted.
Thu Dec 01 23:28:19 2011: ETM fitted.
Thu Dec 01 23:28:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:28:19 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:28:19 2011: Initial reset was performed
Thu Dec 01 23:28:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 23:28:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 23:28:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 23:28:20 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 23:28:20 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 23:28:20 2011: Target reset
Thu Dec 01 23:28:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 23:28:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:28:25 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:28:25 2011: TPIU fitted.
Thu Dec 01 23:28:25 2011: ETM fitted.
Thu Dec 01 23:28:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:28:26 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:28:28 2011: 136024 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Thu Dec 01 23:28:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 23:28:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:28:28 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:28:28 2011: TPIU fitted.
Thu Dec 01 23:28:28 2011: ETM fitted.
Thu Dec 01 23:28:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:28:28 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:28:28 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 01 23:37:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 23:37:30 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 23:37:30 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 23:37:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 23:37:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 23:37:30 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 23:37:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:37:30 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:37:30 2011: TPIU fitted.
Thu Dec 01 23:37:30 2011: ETM fitted.
Thu Dec 01 23:37:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:37:31 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:37:31 2011: Initial reset was performed
Thu Dec 01 23:37:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 23:37:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 23:37:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 23:37:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 01 23:37:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 23:37:32 2011: Target reset
Thu Dec 01 23:37:37 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 23:37:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:37:37 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:37:37 2011: TPIU fitted.
Thu Dec 01 23:37:37 2011: ETM fitted.
Thu Dec 01 23:37:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:37:37 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:37:40 2011: 136024 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Thu Dec 01 23:37:40 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 23:37:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:37:40 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:37:40 2011: TPIU fitted.
Thu Dec 01 23:37:40 2011: ETM fitted.
Thu Dec 01 23:37:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:37:40 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:37:40 2011: Target reset
Thu Dec 01 23:38:12 2011: Breakpoint hit: Code @ Drive_Process.c:100.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 01 23:43:41 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 01 23:43:41 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 01 23:43:41 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 01 23:43:41 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 01 23:43:41 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 01 23:43:41 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 01 23:43:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:43:41 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:43:41 2011: TPIU fitted.
Thu Dec 01 23:43:41 2011: ETM fitted.
Thu Dec 01 23:43:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:43:42 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:43:42 2011: Initial reset was performed
Thu Dec 01 23:43:42 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 01 23:43:42 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 01 23:43:42 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 01 23:43:42 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Dec 01 23:43:42 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 01 23:43:42 2011: Target reset
Thu Dec 01 23:43:48 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 01 23:43:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:43:48 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:43:48 2011: TPIU fitted.
Thu Dec 01 23:43:48 2011: ETM fitted.
Thu Dec 01 23:43:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:43:48 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:43:51 2011: 136024 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Thu Dec 01 23:43:51 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 01 23:43:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 01 23:43:51 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 01 23:43:51 2011: TPIU fitted.
Thu Dec 01 23:43:51 2011: ETM fitted.
Thu Dec 01 23:43:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 01 23:43:51 2011: Hardware reset with strategy 0 was performed
Thu Dec 01 23:43:51 2011: Target reset
Thu Dec 01 23:44:15 2011: Breakpoint hit: Code @ Drive_Process.c:100.16, type: default (auto) 
Thu Dec 01 23:52:08 2011: Breakpoint hit: Code @ Drive_Process.c:117.16, type: default (auto) 
Fri Dec 02 02:18:42 2011: Breakpoint hit: Code @ Drive_Process.c:117.16, type: default (auto) 
Fri Dec 02 02:18:44 2011: Breakpoint hit: Code @ Drive_Process.c:117.16, type: default (auto) 
Fri Dec 02 02:18:45 2011: Breakpoint hit: Code @ Drive_Process.c:117.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 02 02:45:19 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 02 02:45:19 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 02 02:45:19 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 02 02:45:19 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 02 02:45:19 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 02 02:45:19 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 02 02:45:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 02:45:19 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 02:45:20 2011: TPIU fitted.
Fri Dec 02 02:45:20 2011: ETM fitted.
Fri Dec 02 02:45:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 02:45:20 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 02:45:20 2011: Initial reset was performed
Fri Dec 02 02:45:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 02 02:45:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 02 02:45:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 02 02:45:21 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 02 02:45:21 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 02 02:45:21 2011: Target reset
Fri Dec 02 02:45:26 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 02 02:45:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 02:45:26 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 02:45:26 2011: TPIU fitted.
Fri Dec 02 02:45:26 2011: ETM fitted.
Fri Dec 02 02:45:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 02:45:26 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 02:45:29 2011: 136240 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Fri Dec 02 02:45:29 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 02 02:45:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 02:45:29 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 02:45:29 2011: TPIU fitted.
Fri Dec 02 02:45:29 2011: ETM fitted.
Fri Dec 02 02:45:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 02:45:29 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 02:45:29 2011: Target reset
Fri Dec 02 03:19:58 2011: Breakpoint hit: Code @ Drive_Process.c:98.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 02 03:21:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 02 03:21:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 02 03:21:36 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 02 03:21:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 02 03:21:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 02 03:21:36 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 02 03:21:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:21:36 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:21:36 2011: TPIU fitted.
Fri Dec 02 03:21:36 2011: ETM fitted.
Fri Dec 02 03:21:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:21:37 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:21:37 2011: Initial reset was performed
Fri Dec 02 03:21:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 02 03:21:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 02 03:21:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 02 03:21:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 02 03:21:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 02 03:21:37 2011: Target reset
Fri Dec 02 03:21:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 02 03:21:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:21:43 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:21:43 2011: TPIU fitted.
Fri Dec 02 03:21:43 2011: ETM fitted.
Fri Dec 02 03:21:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:21:43 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:21:46 2011: 136376 bytes downloaded into FLASH and verified (16.27 Kbytes/sec)
Fri Dec 02 03:21:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 02 03:21:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:21:46 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:21:46 2011: TPIU fitted.
Fri Dec 02 03:21:46 2011: ETM fitted.
Fri Dec 02 03:21:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:21:46 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:21:46 2011: Target reset
Fri Dec 02 03:22:30 2011: Breakpoint hit: Code @ Drive_Process.c:132.16, type: default (auto) 
Fri Dec 02 03:23:09 2011: Breakpoint hit: Code @ Drive_Process.c:132.16, type: default (auto) 
Fri Dec 02 03:23:13 2011: Breakpoint hit: Code @ usbh_usr.c:652.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 02 03:23:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 02 03:23:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 02 03:23:39 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 02 03:23:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 02 03:23:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 02 03:23:39 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 02 03:23:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:23:40 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:23:40 2011: TPIU fitted.
Fri Dec 02 03:23:40 2011: ETM fitted.
Fri Dec 02 03:23:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:23:40 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:23:40 2011: Initial reset was performed
Fri Dec 02 03:23:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 02 03:23:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 02 03:23:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 02 03:23:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 02 03:23:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 02 03:23:41 2011: Target reset
Fri Dec 02 03:23:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 02 03:23:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:23:46 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:23:46 2011: TPIU fitted.
Fri Dec 02 03:23:46 2011: ETM fitted.
Fri Dec 02 03:23:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:23:47 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:23:49 2011: 136376 bytes downloaded into FLASH and verified (16.14 Kbytes/sec)
Fri Dec 02 03:23:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 02 03:23:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:23:49 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:23:49 2011: TPIU fitted.
Fri Dec 02 03:23:49 2011: ETM fitted.
Fri Dec 02 03:23:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:23:49 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:23:49 2011: Target reset
Fri Dec 02 03:36:25 2011: Breakpoint hit: Code @ usbh_usr.c:652.16, type: default (auto) 
Fri Dec 02 03:37:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:37:25 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:37:25 2011: TPIU fitted.
Fri Dec 02 03:37:25 2011: ETM fitted.
Fri Dec 02 03:37:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:37:25 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:37:25 2011: Target reset
Fri Dec 02 03:37:45 2011: Breakpoint hit: Code @ usbh_usr.c:652.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 02 03:38:22 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 02 03:38:22 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 02 03:38:22 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 02 03:38:22 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 02 03:38:22 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 02 03:38:22 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 02 03:38:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:38:22 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:38:22 2011: TPIU fitted.
Fri Dec 02 03:38:22 2011: ETM fitted.
Fri Dec 02 03:38:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:38:23 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:38:23 2011: Initial reset was performed
Fri Dec 02 03:38:23 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 02 03:38:23 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 02 03:38:23 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 02 03:38:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 02 03:38:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 02 03:38:23 2011: Target reset
Fri Dec 02 03:38:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 02 03:38:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:38:29 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:38:29 2011: TPIU fitted.
Fri Dec 02 03:38:29 2011: ETM fitted.
Fri Dec 02 03:38:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:38:29 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:38:32 2011: 136384 bytes downloaded into FLASH and verified (16.11 Kbytes/sec)
Fri Dec 02 03:38:32 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 02 03:38:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:38:32 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:38:32 2011: TPIU fitted.
Fri Dec 02 03:38:32 2011: ETM fitted.
Fri Dec 02 03:38:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:38:32 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:38:32 2011: Target reset
Fri Dec 02 03:39:03 2011: Breakpoint hit: Code @ usbh_usr.c:652.16, type: default (auto) 
Fri Dec 02 03:39:12 2011: Breakpoint hit: Code @ usbh_usr.c:652.16, type: default (auto) 
Fri Dec 02 03:39:14 2011: Breakpoint hit: Code @ usbh_usr.c:652.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 02 03:39:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 02 03:39:31 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 02 03:39:31 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 02 03:39:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 02 03:39:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 02 03:39:31 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 02 03:39:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:39:31 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:39:32 2011: TPIU fitted.
Fri Dec 02 03:39:32 2011: ETM fitted.
Fri Dec 02 03:39:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:39:32 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:39:32 2011: Initial reset was performed
Fri Dec 02 03:39:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 02 03:39:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 02 03:39:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 02 03:39:33 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Fri Dec 02 03:39:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 02 03:39:33 2011: Target reset
Fri Dec 02 03:39:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 02 03:39:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:39:38 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:39:38 2011: TPIU fitted.
Fri Dec 02 03:39:38 2011: ETM fitted.
Fri Dec 02 03:39:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:39:38 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:39:41 2011: 136392 bytes downloaded into FLASH and verified (16.02 Kbytes/sec)
Fri Dec 02 03:39:41 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 02 03:39:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 03:39:41 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 03:39:41 2011: TPIU fitted.
Fri Dec 02 03:39:41 2011: ETM fitted.
Fri Dec 02 03:39:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 03:39:41 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 03:39:41 2011: Target reset
Fri Dec 02 03:40:22 2011: Breakpoint hit: Code @ usbh_usr.c:652.16, type: default (auto) 
Fri Dec 02 03:40:31 2011: Breakpoint hit: Code @ Drive_Process.c:132.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 02 15:43:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 02 15:43:40 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 02 15:43:40 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 02 15:43:40 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 02 15:43:40 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 02 15:43:40 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 02 15:43:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 15:43:40 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 15:43:40 2011: TPIU fitted.
Fri Dec 02 15:43:40 2011: ETM fitted.
Fri Dec 02 15:43:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 15:43:41 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 15:43:41 2011: Initial reset was performed
Fri Dec 02 15:43:41 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 02 15:43:41 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 02 15:43:41 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 02 15:43:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 02 15:43:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 02 15:43:41 2011: Target reset
Fri Dec 02 15:43:47 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 02 15:43:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 15:43:47 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 15:43:47 2011: TPIU fitted.
Fri Dec 02 15:43:47 2011: ETM fitted.
Fri Dec 02 15:43:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 15:43:47 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 15:43:50 2011: 136392 bytes downloaded into FLASH and verified (15.79 Kbytes/sec)
Fri Dec 02 15:43:50 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 02 15:43:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 15:43:50 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 15:43:50 2011: TPIU fitted.
Fri Dec 02 15:43:50 2011: ETM fitted.
Fri Dec 02 15:43:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 15:43:50 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 15:43:50 2011: Target reset
Fri Dec 02 15:50:03 2011: Breakpoint hit: Code @ Drive_Process.c:132.16, type: default (auto) 
Fri Dec 02 15:51:21 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Fri Dec 02 15:52:45 2011: Failed to set breakpoint at 0x080219EA (out of breakpoints?)
Fri Dec 02 15:52:45 2011: Performance warning: Lack of breakpoints forces single-stepping.
Fri Dec 02 15:52:48 2011: Failed to set breakpoint at 0x080218F0 (out of breakpoints?)
Fri Dec 02 15:52:48 2011: Performance warning: Lack of breakpoints forces single-stepping.
Fri Dec 02 15:52:50 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Fri Dec 02 15:52:50 2011: Failed to set breakpoint at 0x080219EA (out of breakpoints?)
Fri Dec 02 15:52:50 2011: Performance warning: Lack of breakpoints forces single-stepping.
Fri Dec 02 15:52:53 2011: Failed to set breakpoint at 0x080218F0 (out of breakpoints?)
Fri Dec 02 15:52:53 2011: Performance warning: Lack of breakpoints forces single-stepping.


 << Logging to file resumes >> 

Fri Dec 02 15:52:59 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 02 15:52:59 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 02 15:52:59 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 02 15:52:59 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 02 15:52:59 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 02 15:52:59 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 02 15:52:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 15:52:59 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 15:52:59 2011: TPIU fitted.
Fri Dec 02 15:52:59 2011: ETM fitted.
Fri Dec 02 15:52:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 15:53:00 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 15:53:00 2011: Initial reset was performed
Fri Dec 02 15:53:00 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 02 15:53:00 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 02 15:53:00 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 02 15:53:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 02 15:53:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 02 15:53:00 2011: Target reset
Fri Dec 02 15:53:06 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 02 15:53:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 15:53:06 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 15:53:06 2011: TPIU fitted.
Fri Dec 02 15:53:06 2011: ETM fitted.
Fri Dec 02 15:53:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 15:53:06 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 15:53:09 2011: 136392 bytes downloaded into FLASH and verified (15.79 Kbytes/sec)
Fri Dec 02 15:53:09 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 02 15:53:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 15:53:09 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 15:53:09 2011: TPIU fitted.
Fri Dec 02 15:53:09 2011: ETM fitted.
Fri Dec 02 15:53:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 15:53:09 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 15:53:09 2011: Target reset
Fri Dec 02 16:27:12 2011: Breakpoint hit: Code @ GPSLIB.c:182.10, type: default (auto) 
Fri Dec 02 16:27:16 2011: Breakpoint hit: Code @ GPSLIB.c:196.15, type: default (auto) 
Fri Dec 02 16:27:51 2011: Failed to set breakpoint at 0x080218F0 (out of breakpoints?)
Fri Dec 02 16:27:51 2011: Performance warning: Lack of breakpoints forces single-stepping.
Fri Dec 02 16:39:12 2011: Breakpoint hit: Code @ GPSLIB.c:196.15, type: default (auto) 
Fri Dec 02 16:39:13 2011: Breakpoint hit: Code @ GPSLIB.c:213.23, type: default (auto) 
Fri Dec 02 16:39:18 2011: Breakpoint hit: Code @ GPSLIB.c:196.19, type: default (auto) 
Fri Dec 02 16:39:33 2011: Failed to set breakpoint at 0x0802191A (out of breakpoints?)
Fri Dec 02 16:39:33 2011: Performance warning: Lack of breakpoints forces single-stepping.
Fri Dec 02 16:39:55 2011: Breakpoint hit: Code @ GPSLIB.c:196.15, type: default (auto) 
Fri Dec 02 16:39:56 2011: Breakpoint hit: Code @ GPSLIB.c:213.23, type: default (auto) 
Fri Dec 02 16:39:58 2011: Breakpoint hit: Code @ GPSLIB.c:196.15, type: default (auto) 
Fri Dec 02 16:40:07 2011: Breakpoint hit: Code @ GPSLIB.c:213.23, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 02 17:00:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 02 17:00:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 02 17:00:24 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 02 17:00:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 02 17:00:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 02 17:00:24 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 02 17:00:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 17:00:24 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 17:00:24 2011: TPIU fitted.
Fri Dec 02 17:00:24 2011: ETM fitted.
Fri Dec 02 17:00:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 17:00:25 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 17:00:25 2011: Initial reset was performed
Fri Dec 02 17:00:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 02 17:00:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 02 17:00:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 02 17:00:26 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Fri Dec 02 17:00:26 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 02 17:00:26 2011: Target reset
Fri Dec 02 17:00:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 02 17:00:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 17:00:31 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 17:00:31 2011: TPIU fitted.
Fri Dec 02 17:00:31 2011: ETM fitted.
Fri Dec 02 17:00:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 17:00:31 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 17:00:34 2011: 136384 bytes downloaded into FLASH and verified (15.70 Kbytes/sec)
Fri Dec 02 17:00:34 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 02 17:00:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 02 17:00:34 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 02 17:00:34 2011: TPIU fitted.
Fri Dec 02 17:00:34 2011: ETM fitted.
Fri Dec 02 17:00:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 02 17:00:34 2011: Hardware reset with strategy 0 was performed
Fri Dec 02 17:00:34 2011: Target reset
Fri Dec 02 17:07:54 2011: Breakpoint hit: Code @ GPSLIB.c:196.15, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 03 00:50:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 00:50:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 00:50:36 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 00:50:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 00:50:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 00:50:36 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 00:50:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 00:50:37 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 00:50:37 2011: TPIU fitted.
Sat Dec 03 00:50:37 2011: ETM fitted.
Sat Dec 03 00:50:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 00:50:37 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 00:50:37 2011: Initial reset was performed
Sat Dec 03 00:50:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 00:50:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 00:50:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 00:50:38 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Dec 03 00:50:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 00:50:38 2011: Target reset
Sat Dec 03 00:50:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 00:50:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 00:50:43 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 00:50:43 2011: TPIU fitted.
Sat Dec 03 00:50:43 2011: ETM fitted.
Sat Dec 03 00:50:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 00:50:44 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 00:50:46 2011: 136552 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Sat Dec 03 00:50:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 00:50:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 00:50:46 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 00:50:46 2011: TPIU fitted.
Sat Dec 03 00:50:46 2011: ETM fitted.
Sat Dec 03 00:50:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 00:50:46 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 00:50:46 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 03 00:56:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 00:56:54 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 00:56:54 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 00:56:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 00:56:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 00:56:54 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 00:56:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 00:56:54 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 00:56:54 2011: TPIU fitted.
Sat Dec 03 00:56:54 2011: ETM fitted.
Sat Dec 03 00:56:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 00:56:55 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 00:56:55 2011: Initial reset was performed
Sat Dec 03 00:56:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 00:56:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 00:56:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 00:56:55 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 00:56:55 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 00:56:55 2011: Target reset
Sat Dec 03 00:57:01 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 00:57:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 00:57:01 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 00:57:01 2011: TPIU fitted.
Sat Dec 03 00:57:01 2011: ETM fitted.
Sat Dec 03 00:57:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 00:57:01 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 00:57:04 2011: 136552 bytes downloaded into FLASH and verified (15.66 Kbytes/sec)
Sat Dec 03 00:57:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 00:57:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 00:57:04 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 00:57:04 2011: TPIU fitted.
Sat Dec 03 00:57:04 2011: ETM fitted.
Sat Dec 03 00:57:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 00:57:04 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 00:57:04 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 03 00:57:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 00:57:38 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 00:57:38 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 00:57:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 00:57:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 00:57:38 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 00:57:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 00:57:38 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 00:57:38 2011: TPIU fitted.
Sat Dec 03 00:57:38 2011: ETM fitted.
Sat Dec 03 00:57:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 00:57:39 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 00:57:39 2011: Initial reset was performed
Sat Dec 03 00:57:39 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 00:57:39 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 00:57:39 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 00:57:39 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 00:57:39 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 00:57:39 2011: Target reset
Sat Dec 03 00:57:45 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 00:57:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 00:57:45 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 00:57:45 2011: TPIU fitted.
Sat Dec 03 00:57:45 2011: ETM fitted.
Sat Dec 03 00:57:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 00:57:45 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 00:57:48 2011: 136552 bytes downloaded into FLASH and verified (15.66 Kbytes/sec)
Sat Dec 03 00:57:48 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 00:57:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 00:57:48 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 00:57:48 2011: TPIU fitted.
Sat Dec 03 00:57:48 2011: ETM fitted.
Sat Dec 03 00:57:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 00:57:48 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 00:57:48 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 03 01:18:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 01:18:53 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 01:18:53 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 01:18:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 01:18:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 01:18:53 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 01:18:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:18:53 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:18:53 2011: TPIU fitted.
Sat Dec 03 01:18:53 2011: ETM fitted.
Sat Dec 03 01:18:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:18:53 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:18:53 2011: Initial reset was performed
Sat Dec 03 01:18:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 01:18:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 01:18:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 01:18:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 01:18:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 01:18:54 2011: Target reset
Sat Dec 03 01:19:00 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 01:19:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:19:00 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:19:00 2011: TPIU fitted.
Sat Dec 03 01:19:00 2011: ETM fitted.
Sat Dec 03 01:19:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:19:00 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:19:03 2011: 136476 bytes downloaded into FLASH and verified (15.77 Kbytes/sec)
Sat Dec 03 01:19:03 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 01:19:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:19:03 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:19:03 2011: TPIU fitted.
Sat Dec 03 01:19:03 2011: ETM fitted.
Sat Dec 03 01:19:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:19:03 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:19:03 2011: Target reset
Sat Dec 03 01:19:20 2011: Breakpoint hit: Code @ Key_Process.c:1071.31, type: default (auto) 
Sat Dec 03 01:20:18 2011: Breakpoint hit: Code @ Display.c:398.34, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 03 01:22:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 01:22:26 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 01:22:26 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 01:22:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 01:22:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 01:22:26 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 01:22:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:22:26 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:22:26 2011: TPIU fitted.
Sat Dec 03 01:22:26 2011: ETM fitted.
Sat Dec 03 01:22:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:22:27 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:22:27 2011: Initial reset was performed
Sat Dec 03 01:22:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 01:22:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 01:22:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 01:22:28 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sat Dec 03 01:22:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 01:22:28 2011: Target reset
Sat Dec 03 01:22:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 01:22:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:22:33 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:22:33 2011: TPIU fitted.
Sat Dec 03 01:22:33 2011: ETM fitted.
Sat Dec 03 01:22:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:22:33 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:22:36 2011: 136476 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Sat Dec 03 01:22:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 01:22:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:22:36 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:22:36 2011: TPIU fitted.
Sat Dec 03 01:22:36 2011: ETM fitted.
Sat Dec 03 01:22:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:22:36 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:22:36 2011: Target reset
Sat Dec 03 01:22:56 2011: Breakpoint hit: Code @ Display.c:398.21, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 03 01:29:34 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 01:29:34 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 01:29:34 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 01:29:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 01:29:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 01:29:34 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 01:29:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:29:34 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:29:34 2011: TPIU fitted.
Sat Dec 03 01:29:34 2011: ETM fitted.
Sat Dec 03 01:29:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:29:35 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:29:35 2011: Initial reset was performed
Sat Dec 03 01:29:35 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 01:29:35 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 01:29:35 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 01:29:35 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 01:29:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 01:29:35 2011: Target reset
Sat Dec 03 01:29:41 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 01:29:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:29:41 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:29:41 2011: TPIU fitted.
Sat Dec 03 01:29:41 2011: ETM fitted.
Sat Dec 03 01:29:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:29:41 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:29:44 2011: 136484 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Sat Dec 03 01:29:44 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 01:29:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:29:44 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:29:44 2011: TPIU fitted.
Sat Dec 03 01:29:44 2011: ETM fitted.
Sat Dec 03 01:29:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:29:44 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:29:44 2011: Target reset
Sat Dec 03 01:30:23 2011: Breakpoint hit: Code @ Key_Process.c:1189.41, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 03 01:33:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 01:33:04 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 01:33:04 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 01:33:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 01:33:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 01:33:04 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 01:33:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:33:05 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:33:05 2011: TPIU fitted.
Sat Dec 03 01:33:05 2011: ETM fitted.
Sat Dec 03 01:33:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:33:05 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:33:05 2011: Initial reset was performed
Sat Dec 03 01:33:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 01:33:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 01:33:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 01:33:06 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 01:33:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 01:33:06 2011: Target reset
Sat Dec 03 01:33:11 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 01:33:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:33:11 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:33:11 2011: TPIU fitted.
Sat Dec 03 01:33:11 2011: ETM fitted.
Sat Dec 03 01:33:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:33:12 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:33:14 2011: 136484 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Sat Dec 03 01:33:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 01:33:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 01:33:14 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 01:33:14 2011: TPIU fitted.
Sat Dec 03 01:33:14 2011: ETM fitted.
Sat Dec 03 01:33:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 01:33:14 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 01:33:14 2011: Target reset
Sat Dec 03 01:33:59 2011: Breakpoint hit: Code @ Key_Process.c:1189.41, type: default (auto) 
Sat Dec 03 01:51:13 2011: Breakpoint hit: Code @ PC_COM.c:171.6, type: default (auto) 
Sat Dec 03 01:52:06 2011: Breakpoint hit: Code @ PC_COM.c:171.6, type: default (auto) 
Sat Dec 03 01:57:29 2011: Breakpoint hit: Code @ PC_COM.c:171.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 03 02:56:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 02:56:14 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 02:56:14 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 02:56:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 02:56:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 02:56:14 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 02:56:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 02:56:14 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 02:56:14 2011: TPIU fitted.
Sat Dec 03 02:56:14 2011: ETM fitted.
Sat Dec 03 02:56:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 02:56:14 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 02:56:14 2011: Initial reset was performed
Sat Dec 03 02:56:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 02:56:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 02:56:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 02:56:15 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 02:56:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 02:56:15 2011: Target reset
Sat Dec 03 02:56:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 02:56:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 02:56:21 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 02:56:21 2011: TPIU fitted.
Sat Dec 03 02:56:21 2011: ETM fitted.
Sat Dec 03 02:56:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 02:56:21 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 02:56:23 2011: 136596 bytes downloaded into FLASH and verified (16.08 Kbytes/sec)
Sat Dec 03 02:56:23 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 02:56:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 02:56:23 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 02:56:23 2011: TPIU fitted.
Sat Dec 03 02:56:23 2011: ETM fitted.
Sat Dec 03 02:56:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 02:56:23 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 02:56:23 2011: Target reset
Sat Dec 03 03:02:29 2011: Breakpoint hit: Code @ PC_COM.c:170.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 03 03:02:53 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 03:02:53 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 03:02:53 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 03:02:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 03:02:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 03:02:53 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 03:02:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 03:02:54 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 03:02:54 2011: TPIU fitted.
Sat Dec 03 03:02:54 2011: ETM fitted.
Sat Dec 03 03:02:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 03:02:54 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 03:02:54 2011: Initial reset was performed
Sat Dec 03 03:02:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 03:02:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 03:02:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 03:02:55 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 03:02:55 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 03:02:55 2011: Target reset
Sat Dec 03 03:03:00 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 03:03:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 03:03:00 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 03:03:00 2011: TPIU fitted.
Sat Dec 03 03:03:00 2011: ETM fitted.
Sat Dec 03 03:03:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 03:03:01 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 03:03:03 2011: 136596 bytes downloaded into FLASH and verified (16.17 Kbytes/sec)
Sat Dec 03 03:03:03 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 03:03:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 03:03:03 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 03:03:03 2011: TPIU fitted.
Sat Dec 03 03:03:03 2011: ETM fitted.
Sat Dec 03 03:03:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 03:03:03 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 03:03:03 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 03 03:05:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 03:05:58 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 03:05:58 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 03:05:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 03:05:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 03:05:58 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 03:05:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 03:05:58 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 03:05:59 2011: TPIU fitted.
Sat Dec 03 03:05:59 2011: ETM fitted.
Sat Dec 03 03:05:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 03:05:59 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 03:05:59 2011: Initial reset was performed
Sat Dec 03 03:05:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 03:05:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 03:05:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 03:06:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 03:06:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 03:06:00 2011: Target reset
Sat Dec 03 03:06:05 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 03:06:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 03:06:05 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 03:06:05 2011: TPIU fitted.
Sat Dec 03 03:06:05 2011: ETM fitted.
Sat Dec 03 03:06:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 03:06:05 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 03:06:08 2011: 136596 bytes downloaded into FLASH and verified (16.11 Kbytes/sec)
Sat Dec 03 03:06:08 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 03:06:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 03:06:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 03:06:08 2011: TPIU fitted.
Sat Dec 03 03:06:08 2011: ETM fitted.
Sat Dec 03 03:06:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 03:06:08 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 03:06:08 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 03 03:32:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 03:32:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 03:32:01 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 03:32:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 03:32:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 03:32:01 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 03:32:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 03:32:01 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 03:32:01 2011: TPIU fitted.
Sat Dec 03 03:32:01 2011: ETM fitted.
Sat Dec 03 03:32:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 03:32:02 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 03:32:02 2011: Initial reset was performed
Sat Dec 03 03:32:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 03:32:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 03:32:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 03:32:03 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Dec 03 03:32:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 03:32:03 2011: Target reset
Sat Dec 03 03:32:08 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 03:32:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 03:32:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 03:32:08 2011: TPIU fitted.
Sat Dec 03 03:32:08 2011: ETM fitted.
Sat Dec 03 03:32:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 03:32:08 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 03:32:11 2011: 136660 bytes downloaded into FLASH and verified (16.08 Kbytes/sec)
Sat Dec 03 03:32:11 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 03:32:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 03:32:11 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 03:32:11 2011: TPIU fitted.
Sat Dec 03 03:32:11 2011: ETM fitted.
Sat Dec 03 03:32:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 03:32:11 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 03:32:11 2011: Target reset
Sat Dec 03 04:30:19 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sat Dec 03 04:32:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 04:32:49 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 04:32:49 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 04:32:49 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 04:32:49 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 04:32:49 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 04:32:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 04:32:50 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 04:32:50 2011: TPIU fitted.
Sat Dec 03 04:32:50 2011: ETM fitted.
Sat Dec 03 04:32:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 04:32:50 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 04:32:50 2011: Initial reset was performed
Sat Dec 03 04:32:50 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 04:32:50 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 04:32:50 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 04:32:51 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Dec 03 04:32:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 04:32:51 2011: Target reset
Sat Dec 03 04:32:56 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 04:32:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 04:32:56 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 04:32:56 2011: TPIU fitted.
Sat Dec 03 04:32:56 2011: ETM fitted.
Sat Dec 03 04:32:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 04:32:56 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 04:32:59 2011: 136668 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Sat Dec 03 04:32:59 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 04:32:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 04:32:59 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 04:32:59 2011: TPIU fitted.
Sat Dec 03 04:32:59 2011: ETM fitted.
Sat Dec 03 04:32:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 04:32:59 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 04:32:59 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 03 04:37:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 04:37:11 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 04:37:11 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 04:37:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 04:37:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 04:37:11 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 04:37:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 04:37:11 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 04:37:11 2011: TPIU fitted.
Sat Dec 03 04:37:11 2011: ETM fitted.
Sat Dec 03 04:37:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 04:37:12 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 04:37:12 2011: Initial reset was performed
Sat Dec 03 04:37:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 04:37:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 04:37:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 04:37:12 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 04:37:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 04:37:12 2011: Target reset
Sat Dec 03 04:37:18 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 04:37:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 04:37:18 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 04:37:18 2011: TPIU fitted.
Sat Dec 03 04:37:18 2011: ETM fitted.
Sat Dec 03 04:37:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 04:37:18 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 04:37:20 2011: 136652 bytes downloaded into FLASH and verified (16.08 Kbytes/sec)
Sat Dec 03 04:37:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 04:37:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 04:37:21 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 04:37:21 2011: TPIU fitted.
Sat Dec 03 04:37:21 2011: ETM fitted.
Sat Dec 03 04:37:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 04:37:21 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 04:37:21 2011: Target reset
Sat Dec 03 04:37:35 2011: Breakpoint hit: Code @ PC_COM.c:170.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 03 04:49:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 04:49:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 04:49:36 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 04:49:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 04:49:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 04:49:36 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 04:49:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 04:49:36 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 04:49:36 2011: TPIU fitted.
Sat Dec 03 04:49:36 2011: ETM fitted.
Sat Dec 03 04:49:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 04:49:37 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 04:49:37 2011: Initial reset was performed
Sat Dec 03 04:49:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 04:49:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 04:49:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 04:49:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 04:49:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 04:49:37 2011: Target reset
Sat Dec 03 04:49:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 04:49:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 04:49:43 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 04:49:43 2011: TPIU fitted.
Sat Dec 03 04:49:43 2011: ETM fitted.
Sat Dec 03 04:49:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 04:49:43 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 04:49:46 2011: 136700 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Sat Dec 03 04:49:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 04:49:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 04:49:46 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 04:49:46 2011: TPIU fitted.
Sat Dec 03 04:49:46 2011: ETM fitted.
Sat Dec 03 04:49:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 04:49:46 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 04:49:46 2011: Target reset
Sat Dec 03 04:51:30 2011: Breakpoint hit: Code @ PC_COM.c:170.6, type: default (auto) 
Sat Dec 03 04:57:42 2011: Breakpoint hit: Code @ PC_COM.c:170.6, type: default (auto) 
Sat Dec 03 04:58:00 2011: Breakpoint hit: Code @ PC_COM.c:170.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 03 05:01:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 05:01:11 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 05:01:11 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 05:01:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 05:01:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 05:01:11 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 05:01:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 05:01:11 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 05:01:11 2011: TPIU fitted.
Sat Dec 03 05:01:11 2011: ETM fitted.
Sat Dec 03 05:01:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 05:01:12 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 05:01:12 2011: Initial reset was performed
Sat Dec 03 05:01:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 05:01:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 05:01:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 05:01:13 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 05:01:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 05:01:13 2011: Target reset
Sat Dec 03 05:01:18 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 05:01:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 05:01:18 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 05:01:18 2011: TPIU fitted.
Sat Dec 03 05:01:18 2011: ETM fitted.
Sat Dec 03 05:01:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 05:01:18 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 05:01:21 2011: 136700 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Sat Dec 03 05:01:21 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 05:01:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 05:01:21 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 05:01:21 2011: TPIU fitted.
Sat Dec 03 05:01:21 2011: ETM fitted.
Sat Dec 03 05:01:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 05:01:21 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 05:01:21 2011: Target reset
Sat Dec 03 05:03:45 2011: Breakpoint hit: Code @ PC_COM.c:506.16, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 03 06:02:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 06:02:56 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 06:02:56 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 06:02:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 06:02:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 06:02:56 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 06:02:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 06:02:56 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 06:02:56 2011: TPIU fitted.
Sat Dec 03 06:02:56 2011: ETM fitted.
Sat Dec 03 06:02:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 06:02:57 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 06:02:57 2011: Initial reset was performed
Sat Dec 03 06:02:57 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 06:02:57 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 06:02:57 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 06:02:58 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Dec 03 06:02:58 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 06:02:58 2011: Target reset
Sat Dec 03 06:03:03 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 06:03:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 06:03:03 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 06:03:03 2011: TPIU fitted.
Sat Dec 03 06:03:03 2011: ETM fitted.
Sat Dec 03 06:03:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 06:03:03 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 06:03:06 2011: 136724 bytes downloaded into FLASH and verified (16.09 Kbytes/sec)
Sat Dec 03 06:03:06 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 06:03:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 06:03:06 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 06:03:06 2011: TPIU fitted.
Sat Dec 03 06:03:06 2011: ETM fitted.
Sat Dec 03 06:03:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 06:03:06 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 06:03:06 2011: Target reset
Sat Dec 03 06:03:35 2011: Breakpoint hit: Code @ PC_COM.c:64.36, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 03 06:06:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 06:06:54 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 06:06:54 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 06:06:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 06:06:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 06:06:54 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 06:06:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 06:06:54 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 06:06:54 2011: TPIU fitted.
Sat Dec 03 06:06:54 2011: ETM fitted.
Sat Dec 03 06:06:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 06:06:55 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 06:06:55 2011: Initial reset was performed
Sat Dec 03 06:06:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 06:06:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 06:06:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 06:06:55 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Dec 03 06:06:55 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 06:06:55 2011: Target reset
Sat Dec 03 06:07:01 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 06:07:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 06:07:01 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 06:07:01 2011: TPIU fitted.
Sat Dec 03 06:07:01 2011: ETM fitted.
Sat Dec 03 06:07:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 06:07:01 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 06:07:04 2011: 136724 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Sat Dec 03 06:07:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 06:07:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 06:07:04 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 06:07:04 2011: TPIU fitted.
Sat Dec 03 06:07:04 2011: ETM fitted.
Sat Dec 03 06:07:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 06:07:04 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 06:07:04 2011: Target reset
Sat Dec 03 09:42:59 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sat Dec 03 10:15:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 10:15:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 10:15:10 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 10:15:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 10:15:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 10:15:10 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 10:15:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 10:15:10 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 10:15:10 2011: TPIU fitted.
Sat Dec 03 10:15:10 2011: ETM fitted.
Sat Dec 03 10:15:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 10:15:11 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 10:15:11 2011: Initial reset was performed
Sat Dec 03 10:15:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 10:15:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 10:15:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 10:15:12 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 10:15:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 10:15:12 2011: Target reset
Sat Dec 03 10:15:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 10:15:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 10:15:17 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 10:15:17 2011: TPIU fitted.
Sat Dec 03 10:15:17 2011: ETM fitted.
Sat Dec 03 10:15:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 10:15:17 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 10:15:20 2011: 136724 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Sat Dec 03 10:15:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 10:15:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 10:15:20 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 10:15:20 2011: TPIU fitted.
Sat Dec 03 10:15:20 2011: ETM fitted.
Sat Dec 03 10:15:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 10:15:20 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 10:15:20 2011: Target reset
Sat Dec 03 10:16:40 2011: Breakpoint hit: Code @ usbh_usr.c:652.16, type: default (auto) 
Sat Dec 03 10:17:15 2011: Breakpoint hit: Code @ usbh_usr.c:652.16, type: default (auto) 
Sat Dec 03 10:17:47 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sat Dec 03 11:06:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 11:06:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 11:06:44 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 11:06:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 11:06:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 11:06:44 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 11:06:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 11:06:44 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 11:06:44 2011: TPIU fitted.
Sat Dec 03 11:06:44 2011: ETM fitted.
Sat Dec 03 11:06:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 11:06:45 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 11:06:45 2011: Initial reset was performed
Sat Dec 03 11:06:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 11:06:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 11:06:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 11:06:46 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sat Dec 03 11:06:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 11:06:46 2011: Target reset
Sat Dec 03 11:06:51 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 11:06:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 11:06:51 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 11:06:51 2011: TPIU fitted.
Sat Dec 03 11:06:51 2011: ETM fitted.
Sat Dec 03 11:06:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 11:06:51 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 11:06:54 2011: 137188 bytes downloaded into FLASH and verified (15.94 Kbytes/sec)
Sat Dec 03 11:06:54 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 11:06:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 11:06:54 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 11:06:54 2011: TPIU fitted.
Sat Dec 03 11:06:54 2011: ETM fitted.
Sat Dec 03 11:06:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 11:06:54 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 11:06:54 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 03 11:12:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 03 11:12:06 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 03 11:12:06 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 03 11:12:06 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 03 11:12:06 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 03 11:12:06 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 03 11:12:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 11:12:06 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 11:12:06 2011: TPIU fitted.
Sat Dec 03 11:12:06 2011: ETM fitted.
Sat Dec 03 11:12:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 11:12:07 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 11:12:07 2011: Initial reset was performed
Sat Dec 03 11:12:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 03 11:12:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 03 11:12:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 03 11:12:08 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 03 11:12:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 03 11:12:08 2011: Target reset
Sat Dec 03 11:12:13 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 03 11:12:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 11:12:13 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 11:12:13 2011: TPIU fitted.
Sat Dec 03 11:12:13 2011: ETM fitted.
Sat Dec 03 11:12:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 11:12:13 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 11:12:16 2011: 137188 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Sat Dec 03 11:12:16 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 03 11:12:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 03 11:12:16 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 03 11:12:16 2011: TPIU fitted.
Sat Dec 03 11:12:16 2011: ETM fitted.
Sat Dec 03 11:12:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 03 11:12:16 2011: Hardware reset with strategy 0 was performed
Sat Dec 03 11:12:16 2011: Target reset
Sat Dec 03 11:18:35 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!


 << Logging to file resumes >> 

Mon Dec 05 14:04:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 05 14:04:18 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 05 14:04:18 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 05 14:04:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 05 14:04:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 05 14:04:18 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 05 14:04:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:04:18 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:04:18 2011: TPIU fitted.
Mon Dec 05 14:04:18 2011: ETM fitted.
Mon Dec 05 14:04:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:04:19 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:04:19 2011: Initial reset was performed
Mon Dec 05 14:04:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 05 14:04:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 05 14:04:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 05 14:04:19 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 05 14:04:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 05 14:04:19 2011: Target reset
Mon Dec 05 14:04:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 05 14:04:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:04:25 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:04:25 2011: TPIU fitted.
Mon Dec 05 14:04:25 2011: ETM fitted.
Mon Dec 05 14:04:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:04:25 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:04:28 2011: 137188 bytes downloaded into FLASH and verified (15.79 Kbytes/sec)
Mon Dec 05 14:04:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 05 14:04:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:04:28 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:04:28 2011: TPIU fitted.
Mon Dec 05 14:04:28 2011: ETM fitted.
Mon Dec 05 14:04:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:04:28 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:04:28 2011: Target reset
Mon Dec 05 14:08:45 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 05 14:09:39 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 05 14:19:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 05 14:19:03 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 05 14:19:03 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 05 14:19:03 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 05 14:19:03 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 05 14:19:03 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 05 14:19:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:19:03 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:19:03 2011: TPIU fitted.
Mon Dec 05 14:19:03 2011: ETM fitted.
Mon Dec 05 14:19:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:19:04 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:19:04 2011: Initial reset was performed
Mon Dec 05 14:19:04 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 05 14:19:04 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 05 14:19:04 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 05 14:19:04 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 05 14:19:04 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 05 14:19:04 2011: Target reset
Mon Dec 05 14:19:10 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 05 14:19:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:19:10 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:19:10 2011: TPIU fitted.
Mon Dec 05 14:19:10 2011: ETM fitted.
Mon Dec 05 14:19:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:19:10 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:19:13 2011: 137180 bytes downloaded into FLASH and verified (15.94 Kbytes/sec)
Mon Dec 05 14:19:13 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 05 14:19:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:19:13 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:19:13 2011: TPIU fitted.
Mon Dec 05 14:19:13 2011: ETM fitted.
Mon Dec 05 14:19:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:19:13 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:19:13 2011: Target reset
Mon Dec 05 14:20:00 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 05 14:22:45 2011: Breakpoint hit: Code @ PC_COM.c:599.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 05 14:30:19 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 05 14:30:20 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 05 14:30:20 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 05 14:30:20 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 05 14:30:20 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 05 14:30:20 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 05 14:30:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:30:20 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:30:20 2011: TPIU fitted.
Mon Dec 05 14:30:20 2011: ETM fitted.
Mon Dec 05 14:30:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:30:20 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:30:20 2011: Initial reset was performed
Mon Dec 05 14:30:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 05 14:30:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 05 14:30:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 05 14:30:21 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 05 14:30:21 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 05 14:30:21 2011: Target reset
Mon Dec 05 14:30:27 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 05 14:30:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:30:27 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:30:27 2011: TPIU fitted.
Mon Dec 05 14:30:27 2011: ETM fitted.
Mon Dec 05 14:30:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:30:27 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:30:29 2011: 137204 bytes downloaded into FLASH and verified (16.03 Kbytes/sec)
Mon Dec 05 14:30:29 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 05 14:30:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:30:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:30:29 2011: TPIU fitted.
Mon Dec 05 14:30:29 2011: ETM fitted.
Mon Dec 05 14:30:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:30:30 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:30:30 2011: Target reset
Mon Dec 05 14:33:07 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 05 14:44:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 05 14:44:55 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 05 14:44:55 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 05 14:44:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 05 14:44:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 05 14:44:55 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 05 14:44:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:44:56 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:44:56 2011: TPIU fitted.
Mon Dec 05 14:44:56 2011: ETM fitted.
Mon Dec 05 14:44:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:44:56 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:44:56 2011: Initial reset was performed
Mon Dec 05 14:44:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 05 14:44:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 05 14:44:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 05 14:44:57 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 05 14:44:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 05 14:44:57 2011: Target reset
Mon Dec 05 14:45:02 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 05 14:45:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:45:02 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:45:02 2011: TPIU fitted.
Mon Dec 05 14:45:02 2011: ETM fitted.
Mon Dec 05 14:45:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:45:02 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:45:05 2011: 137240 bytes downloaded into FLASH and verified (16.03 Kbytes/sec)
Mon Dec 05 14:45:05 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 05 14:45:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:45:05 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:45:05 2011: TPIU fitted.
Mon Dec 05 14:45:05 2011: ETM fitted.
Mon Dec 05 14:45:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:45:05 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:45:05 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 05 14:47:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 05 14:47:13 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 05 14:47:13 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 05 14:47:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 05 14:47:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 05 14:47:13 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 05 14:47:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:47:13 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:47:13 2011: TPIU fitted.
Mon Dec 05 14:47:13 2011: ETM fitted.
Mon Dec 05 14:47:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:47:13 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:47:13 2011: Initial reset was performed
Mon Dec 05 14:47:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 05 14:47:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 05 14:47:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 05 14:47:14 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 05 14:47:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 05 14:47:14 2011: Target reset
Mon Dec 05 14:47:20 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 05 14:47:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:47:20 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:47:20 2011: TPIU fitted.
Mon Dec 05 14:47:20 2011: ETM fitted.
Mon Dec 05 14:47:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:47:20 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:47:22 2011: 137248 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Mon Dec 05 14:47:22 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 05 14:47:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:47:22 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:47:22 2011: TPIU fitted.
Mon Dec 05 14:47:22 2011: ETM fitted.
Mon Dec 05 14:47:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:47:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:47:23 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 05 14:51:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 05 14:51:26 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 05 14:51:26 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 05 14:51:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 05 14:51:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 05 14:51:26 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 05 14:51:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:51:26 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:51:26 2011: TPIU fitted.
Mon Dec 05 14:51:26 2011: ETM fitted.
Mon Dec 05 14:51:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:51:27 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:51:27 2011: Initial reset was performed
Mon Dec 05 14:51:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 05 14:51:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 05 14:51:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 05 14:51:27 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 05 14:51:27 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 05 14:51:27 2011: Target reset
Mon Dec 05 14:51:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 05 14:51:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:51:33 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:51:33 2011: TPIU fitted.
Mon Dec 05 14:51:33 2011: ETM fitted.
Mon Dec 05 14:51:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:51:33 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:51:36 2011: 137276 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Mon Dec 05 14:51:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 05 14:51:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:51:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:51:36 2011: TPIU fitted.
Mon Dec 05 14:51:36 2011: ETM fitted.
Mon Dec 05 14:51:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:51:36 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:51:36 2011: Target reset
Mon Dec 05 14:51:53 2011: Breakpoint hit: Code @ Memory.c:181.6, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 05 14:54:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 05 14:54:54 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 05 14:54:54 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 05 14:54:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 05 14:54:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 05 14:54:54 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 05 14:54:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:54:54 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:54:54 2011: TPIU fitted.
Mon Dec 05 14:54:54 2011: ETM fitted.
Mon Dec 05 14:54:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:54:55 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:54:55 2011: Initial reset was performed
Mon Dec 05 14:54:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 05 14:54:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 05 14:54:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 05 14:54:56 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 05 14:54:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 05 14:54:56 2011: Target reset
Mon Dec 05 14:55:01 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 05 14:55:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:55:01 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:55:01 2011: TPIU fitted.
Mon Dec 05 14:55:01 2011: ETM fitted.
Mon Dec 05 14:55:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:55:01 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:55:04 2011: 137272 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Mon Dec 05 14:55:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 05 14:55:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 14:55:04 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 14:55:04 2011: TPIU fitted.
Mon Dec 05 14:55:04 2011: ETM fitted.
Mon Dec 05 14:55:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 14:55:04 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 14:55:04 2011: Target reset
Mon Dec 05 14:55:11 2011: Breakpoint hit: Code @ Memory.c:181.6, type: default (auto) 
Mon Dec 05 14:57:00 2011: Breakpoint hit: Code @ usbh_usr.c:704.31, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 05 17:07:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 05 17:07:53 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 05 17:07:53 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 05 17:07:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 05 17:07:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 05 17:07:53 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 05 17:07:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 17:07:53 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 17:07:53 2011: TPIU fitted.
Mon Dec 05 17:07:53 2011: ETM fitted.
Mon Dec 05 17:07:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 17:07:54 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 17:07:54 2011: Initial reset was performed
Mon Dec 05 17:07:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 05 17:07:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 05 17:07:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 05 17:07:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 05 17:07:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 05 17:07:54 2011: Target reset
Mon Dec 05 17:08:00 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 05 17:08:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 17:08:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 17:08:00 2011: TPIU fitted.
Mon Dec 05 17:08:00 2011: ETM fitted.
Mon Dec 05 17:08:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 17:08:00 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 17:08:03 2011: 137196 bytes downloaded into FLASH and verified (16.27 Kbytes/sec)
Mon Dec 05 17:08:03 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 05 17:08:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 17:08:03 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 17:08:03 2011: TPIU fitted.
Mon Dec 05 17:08:03 2011: ETM fitted.
Mon Dec 05 17:08:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 17:08:03 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 17:08:03 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 05 17:09:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 05 17:09:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 05 17:09:36 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 05 17:09:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 05 17:09:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 05 17:09:36 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 05 17:09:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 17:09:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 17:09:36 2011: TPIU fitted.
Mon Dec 05 17:09:36 2011: ETM fitted.
Mon Dec 05 17:09:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 17:09:37 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 17:09:37 2011: Initial reset was performed
Mon Dec 05 17:09:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 05 17:09:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 05 17:09:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 05 17:09:37 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 05 17:09:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 05 17:09:37 2011: Target reset
Mon Dec 05 17:09:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 05 17:09:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 17:09:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 17:09:43 2011: TPIU fitted.
Mon Dec 05 17:09:43 2011: ETM fitted.
Mon Dec 05 17:09:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 17:09:43 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 17:09:46 2011: 137208 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Mon Dec 05 17:09:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 05 17:09:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 05 17:09:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 05 17:09:46 2011: TPIU fitted.
Mon Dec 05 17:09:46 2011: ETM fitted.
Mon Dec 05 17:09:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 05 17:09:46 2011: Hardware reset with strategy 0 was performed
Mon Dec 05 17:09:46 2011: Target reset
Mon Dec 05 23:49:46 2011: Breakpoint hit: Code @ Memory.c:488.16, type: default (auto) 


 << Logging to file resumes >> 

Wed Dec 07 15:34:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Wed Dec 07 15:34:28 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Wed Dec 07 15:34:28 2011: JLINK command: device = STM32F207xx, return = 0

Wed Dec 07 15:34:28 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Dec 07 15:34:28 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Wed Dec 07 15:34:28 2011: JTAG speed is initially set to: 32 kHz
Wed Dec 07 15:34:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Dec 07 15:34:28 2011: Found Cortex-M3 r2p0, Little endian.
Wed Dec 07 15:34:28 2011: TPIU fitted.
Wed Dec 07 15:34:28 2011: ETM fitted.
Wed Dec 07 15:34:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Dec 07 15:34:29 2011: Hardware reset with strategy 0 was performed
Wed Dec 07 15:34:29 2011: Initial reset was performed
Wed Dec 07 15:34:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Wed Dec 07 15:34:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Dec 07 15:34:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Dec 07 15:34:30 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Wed Dec 07 15:34:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Wed Dec 07 15:34:30 2011: Target reset
Wed Dec 07 15:34:35 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Wed Dec 07 15:34:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Dec 07 15:34:35 2011: Found Cortex-M3 r2p0, Little endian.
Wed Dec 07 15:34:35 2011: TPIU fitted.
Wed Dec 07 15:34:35 2011: ETM fitted.
Wed Dec 07 15:34:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Dec 07 15:34:35 2011: Hardware reset with strategy 0 was performed
Wed Dec 07 15:34:38 2011: 137640 bytes downloaded into FLASH and verified (15.99 Kbytes/sec)
Wed Dec 07 15:34:38 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Wed Dec 07 15:34:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Wed Dec 07 15:34:38 2011: Found Cortex-M3 r2p0, Little endian.
Wed Dec 07 15:34:38 2011: TPIU fitted.
Wed Dec 07 15:34:38 2011: ETM fitted.
Wed Dec 07 15:34:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Dec 07 15:34:38 2011: Hardware reset with strategy 0 was performed
Wed Dec 07 15:34:38 2011: Target reset
Wed Dec 07 15:36:13 2011: Breakpoint hit: Code @ Memory.c:488.16, type: default (auto) 
Wed Dec 07 15:43:08 2011: Breakpoint hit: Code @ Wifi.c:540.16, type: default (auto) 
Wed Dec 07 15:43:31 2011: Breakpoint hit: Code @ Wifi.c:564.20, type: default (auto) 
Wed Dec 07 15:43:48 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Thu Dec 08 09:55:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 09:55:52 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 09:55:52 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 09:55:52 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 09:55:52 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 09:55:52 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 09:55:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 09:55:52 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 09:55:52 2011: TPIU fitted.
Thu Dec 08 09:55:52 2011: ETM fitted.
Thu Dec 08 09:55:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 09:55:53 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 09:55:53 2011: Initial reset was performed
Thu Dec 08 09:55:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 09:55:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 09:55:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 09:55:53 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Dec 08 09:55:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 09:55:53 2011: Target reset
Thu Dec 08 09:55:59 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 09:55:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 09:55:59 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 09:55:59 2011: TPIU fitted.
Thu Dec 08 09:55:59 2011: ETM fitted.
Thu Dec 08 09:55:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 09:55:59 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 09:56:02 2011: 138420 bytes downloaded into FLASH and verified (16.17 Kbytes/sec)
Thu Dec 08 09:56:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 09:56:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 09:56:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 09:56:02 2011: TPIU fitted.
Thu Dec 08 09:56:02 2011: ETM fitted.
Thu Dec 08 09:56:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 09:56:02 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 09:56:02 2011: Target reset
Thu Dec 08 09:56:26 2011: Breakpoint hit: Code @ Wifi.c:640.20, type: default (auto) 
Thu Dec 08 09:57:17 2011: Breakpoint hit: Code @ Wifi.c:667.41, type: default (auto) 
Thu Dec 08 09:58:23 2011: Breakpoint hit: Code @ Wifi.c:226.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 09:58:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 09:58:51 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 09:58:51 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 09:58:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 09:58:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 09:58:51 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 09:58:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 09:58:52 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 09:58:52 2011: TPIU fitted.
Thu Dec 08 09:58:52 2011: ETM fitted.
Thu Dec 08 09:58:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 09:58:52 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 09:58:52 2011: Initial reset was performed
Thu Dec 08 09:58:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 09:58:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 09:58:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 09:58:53 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Dec 08 09:58:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 09:58:53 2011: Target reset
Thu Dec 08 09:58:58 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 09:58:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 09:58:58 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 09:58:58 2011: TPIU fitted.
Thu Dec 08 09:58:58 2011: ETM fitted.
Thu Dec 08 09:58:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 09:58:58 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 09:59:01 2011: 138420 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Thu Dec 08 09:59:01 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 09:59:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 09:59:01 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 09:59:01 2011: TPIU fitted.
Thu Dec 08 09:59:01 2011: ETM fitted.
Thu Dec 08 09:59:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 09:59:01 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 09:59:01 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 08 10:10:15 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 10:10:15 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 10:10:15 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 10:10:15 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 10:10:15 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 10:10:15 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 10:10:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:10:15 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:10:15 2011: TPIU fitted.
Thu Dec 08 10:10:15 2011: ETM fitted.
Thu Dec 08 10:10:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:10:16 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:10:16 2011: Initial reset was performed
Thu Dec 08 10:10:16 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 10:10:16 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 10:10:16 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 10:10:16 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 10:10:16 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 10:10:16 2011: Target reset
Thu Dec 08 10:10:22 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 10:10:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:10:22 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:10:22 2011: TPIU fitted.
Thu Dec 08 10:10:22 2011: ETM fitted.
Thu Dec 08 10:10:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:10:22 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:10:25 2011: 138428 bytes downloaded into FLASH and verified (16.17 Kbytes/sec)
Thu Dec 08 10:10:25 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 10:10:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:10:25 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:10:25 2011: TPIU fitted.
Thu Dec 08 10:10:25 2011: ETM fitted.
Thu Dec 08 10:10:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:10:25 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:10:25 2011: Target reset
Thu Dec 08 10:10:48 2011: Breakpoint hit: Code @ Wifi.c:673.41, type: default (auto) 
Thu Dec 08 10:11:19 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:11:23 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:11:35 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:11:36 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:11:37 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:11:37 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:11:38 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:11:38 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:11:39 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:11:39 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:11:41 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 10:12:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 10:12:16 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 10:12:16 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 10:12:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 10:12:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 10:12:16 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 10:12:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:12:17 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:12:17 2011: TPIU fitted.
Thu Dec 08 10:12:17 2011: ETM fitted.
Thu Dec 08 10:12:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:12:17 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:12:17 2011: Initial reset was performed
Thu Dec 08 10:12:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 10:12:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 10:12:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 10:12:18 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 10:12:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 10:12:18 2011: Target reset
Thu Dec 08 10:12:23 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 10:12:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:12:23 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:12:23 2011: TPIU fitted.
Thu Dec 08 10:12:23 2011: ETM fitted.
Thu Dec 08 10:12:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:12:23 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:12:26 2011: 138420 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Thu Dec 08 10:12:26 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 10:12:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:12:26 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:12:26 2011: TPIU fitted.
Thu Dec 08 10:12:26 2011: ETM fitted.
Thu Dec 08 10:12:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:12:26 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:12:26 2011: Target reset
Thu Dec 08 10:12:53 2011: Breakpoint hit: Code @ Wifi.c:673.41, type: default (auto) 
Thu Dec 08 10:13:04 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:13:05 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:13:05 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:13:06 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:13:07 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:13:08 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:13:09 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:13:11 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:13:11 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:13:12 2011: Breakpoint hit: Code @ Wifi.c:229.16, type: default (auto) 
Thu Dec 08 10:13:24 2011: Breakpoint hit: Code @ Wifi.c:673.41, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 10:29:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 10:29:12 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 10:29:12 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 10:29:12 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 10:29:12 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 10:29:12 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 10:29:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:29:12 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:29:12 2011: TPIU fitted.
Thu Dec 08 10:29:12 2011: ETM fitted.
Thu Dec 08 10:29:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:29:13 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:29:13 2011: Initial reset was performed
Thu Dec 08 10:29:13 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 10:29:13 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 10:29:13 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 10:29:13 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 10:29:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 10:29:13 2011: Target reset
Thu Dec 08 10:29:19 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 10:29:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:29:19 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:29:19 2011: TPIU fitted.
Thu Dec 08 10:29:19 2011: ETM fitted.
Thu Dec 08 10:29:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:29:19 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:29:22 2011: 138476 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Thu Dec 08 10:29:22 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 10:29:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:29:22 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:29:22 2011: TPIU fitted.
Thu Dec 08 10:29:22 2011: ETM fitted.
Thu Dec 08 10:29:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:29:22 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:29:22 2011: Target reset
Thu Dec 08 10:29:45 2011: Breakpoint hit: Code @ Wifi.c:675.41, type: default (auto) 
Thu Dec 08 10:30:20 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:21 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:22 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:22 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:23 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:23 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:23 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:24 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:24 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:24 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:36 2011: Breakpoint hit: Code @ Wifi.c:675.41, type: default (auto) 
Thu Dec 08 10:30:44 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:46 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:46 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:46 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:47 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:47 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:30:48 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Thu Dec 08 10:31:00 2011: Breakpoint hit: Code @ Wifi.c:675.41, type: default (auto) 
Thu Dec 08 10:31:02 2011: Breakpoint hit: Code @ Wifi.c:307.11, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 10:32:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 10:32:43 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 10:32:43 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 10:32:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 10:32:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 10:32:43 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 10:32:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:32:43 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:32:43 2011: TPIU fitted.
Thu Dec 08 10:32:43 2011: ETM fitted.
Thu Dec 08 10:32:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:32:44 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:32:44 2011: Initial reset was performed
Thu Dec 08 10:32:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 10:32:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 10:32:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 10:32:45 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 10:32:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 10:32:45 2011: Target reset
Thu Dec 08 10:32:50 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 10:32:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:32:50 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:32:50 2011: TPIU fitted.
Thu Dec 08 10:32:50 2011: ETM fitted.
Thu Dec 08 10:32:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:32:50 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:32:53 2011: 138516 bytes downloaded into FLASH and verified (16.27 Kbytes/sec)
Thu Dec 08 10:32:53 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 10:32:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:32:53 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:32:53 2011: TPIU fitted.
Thu Dec 08 10:32:53 2011: ETM fitted.
Thu Dec 08 10:32:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:32:53 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:32:53 2011: Target reset
Thu Dec 08 10:38:23 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:38:31 2011: Breakpoint hit: Code @ Wifi.c:311.11, type: default (auto) 
Thu Dec 08 10:41:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:41:05 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:41:05 2011: TPIU fitted.
Thu Dec 08 10:41:05 2011: ETM fitted.
Thu Dec 08 10:41:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:41:05 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:41:05 2011: Target reset
Thu Dec 08 10:41:05 2011: Failed to set breakpoint at 0x08016FD8 (out of breakpoints?)
Thu Dec 08 10:41:05 2011: Failed to set breakpoint at 0x08016FD8 (out of breakpoints?)


 << Logging to file resumes >> 

Thu Dec 08 10:41:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 10:41:14 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 10:41:14 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 10:41:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 10:41:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 10:41:14 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 10:41:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:41:14 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:41:14 2011: TPIU fitted.
Thu Dec 08 10:41:14 2011: ETM fitted.
Thu Dec 08 10:41:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:41:15 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:41:15 2011: Initial reset was performed
Thu Dec 08 10:41:15 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 10:41:15 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 10:41:15 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 10:41:16 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 10:41:16 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 10:41:16 2011: Target reset
Thu Dec 08 10:41:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 10:41:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:41:21 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:41:21 2011: TPIU fitted.
Thu Dec 08 10:41:21 2011: ETM fitted.
Thu Dec 08 10:41:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:41:21 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:41:24 2011: 138516 bytes downloaded into FLASH and verified (16.06 Kbytes/sec)
Thu Dec 08 10:41:24 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 10:41:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:41:24 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:41:24 2011: TPIU fitted.
Thu Dec 08 10:41:24 2011: ETM fitted.
Thu Dec 08 10:41:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:41:24 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:41:24 2011: Target reset
Thu Dec 08 10:41:48 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:41:51 2011: Breakpoint hit: Code @ Wifi.c:311.11, type: default (auto) 
Thu Dec 08 10:41:55 2011: Breakpoint hit: Code @ Wifi.c:753.11, type: default (auto) 
Thu Dec 08 10:41:58 2011: Failed to set breakpoint at 0x080219A4 (out of breakpoints?)
Thu Dec 08 10:41:58 2011: Performance warning: Lack of breakpoints forces single-stepping.
Thu Dec 08 10:41:59 2011: Failed to set breakpoint at 0x080219D4 (out of breakpoints?)
Thu Dec 08 10:41:59 2011: Performance warning: Lack of breakpoints forces single-stepping.
Thu Dec 08 10:42:04 2011: Breakpoint hit: Code @ Wifi.c:770.27, type: default (auto) 
Thu Dec 08 10:42:06 2011: Failed to set breakpoint at 0x08021A02 (out of breakpoints?)
Thu Dec 08 10:42:06 2011: Performance warning: Lack of breakpoints forces single-stepping.
Thu Dec 08 10:42:07 2011: Breakpoint hit: Code @ Wifi.c:770.26, type: default (auto) 
Thu Dec 08 10:42:08 2011: Failed to set breakpoint at 0x08021A02 (out of breakpoints?)
Thu Dec 08 10:42:08 2011: Performance warning: Lack of breakpoints forces single-stepping.
Thu Dec 08 10:42:10 2011: Failed to set breakpoint at 0x08021A16 (out of breakpoints?)
Thu Dec 08 10:42:10 2011: Performance warning: Lack of breakpoints forces single-stepping.
Thu Dec 08 10:42:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:42:43 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:42:43 2011: TPIU fitted.
Thu Dec 08 10:42:43 2011: ETM fitted.
Thu Dec 08 10:42:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:42:43 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:42:43 2011: Target reset
Thu Dec 08 10:43:03 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 10:45:18 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 10:45:18 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 10:45:18 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 10:45:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 10:45:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 10:45:18 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 10:45:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:45:18 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:45:18 2011: TPIU fitted.
Thu Dec 08 10:45:18 2011: ETM fitted.
Thu Dec 08 10:45:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:45:19 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:45:19 2011: Initial reset was performed
Thu Dec 08 10:45:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 10:45:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 10:45:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 10:45:19 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 10:45:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 10:45:19 2011: Target reset
Thu Dec 08 10:45:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 10:45:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:45:25 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:45:25 2011: TPIU fitted.
Thu Dec 08 10:45:25 2011: ETM fitted.
Thu Dec 08 10:45:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:45:25 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:45:28 2011: 138516 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Thu Dec 08 10:45:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 10:45:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:45:28 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:45:28 2011: TPIU fitted.
Thu Dec 08 10:45:28 2011: ETM fitted.
Thu Dec 08 10:45:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:45:28 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:45:28 2011: Target reset
Thu Dec 08 10:45:53 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:45:55 2011: Breakpoint hit: Code @ Wifi.c:311.11, type: default (auto) 
Thu Dec 08 10:48:49 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:48:54 2011: Breakpoint hit: Code @ Wifi.c:311.11, type: default (auto) 
Thu Dec 08 10:48:58 2011: Breakpoint hit: Code @ Wifi.c:774.36, type: default (auto) 
Thu Dec 08 10:49:32 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:49:37 2011: Breakpoint hit: Code @ Wifi.c:774.36, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 10:51:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 10:51:55 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 10:51:55 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 10:51:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 10:51:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 10:51:55 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 10:51:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:51:56 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:51:56 2011: TPIU fitted.
Thu Dec 08 10:51:56 2011: ETM fitted.
Thu Dec 08 10:51:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:51:56 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:51:56 2011: Initial reset was performed
Thu Dec 08 10:51:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 10:51:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 10:51:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 10:51:57 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 10:51:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 10:51:57 2011: Target reset
Thu Dec 08 10:52:02 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 10:52:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:52:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:52:02 2011: TPIU fitted.
Thu Dec 08 10:52:02 2011: ETM fitted.
Thu Dec 08 10:52:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:52:02 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:52:05 2011: 138508 bytes downloaded into FLASH and verified (16.06 Kbytes/sec)
Thu Dec 08 10:52:05 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 10:52:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:52:05 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:52:05 2011: TPIU fitted.
Thu Dec 08 10:52:05 2011: ETM fitted.
Thu Dec 08 10:52:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:52:05 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:52:05 2011: Target reset
Thu Dec 08 10:52:32 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:54:55 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:55:00 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:55:04 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:55:08 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:55:14 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:55:18 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:55:22 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:55:26 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:55:30 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:55:35 2011: Breakpoint hit: Code @ Wifi.c:686.46, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 10:57:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 10:57:26 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 10:57:26 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 10:57:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 10:57:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 10:57:26 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 10:57:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:57:26 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:57:26 2011: TPIU fitted.
Thu Dec 08 10:57:26 2011: ETM fitted.
Thu Dec 08 10:57:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:57:27 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:57:27 2011: Initial reset was performed
Thu Dec 08 10:57:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 10:57:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 10:57:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 10:57:28 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 10:57:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 10:57:28 2011: Target reset
Thu Dec 08 10:57:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 10:57:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:57:33 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:57:33 2011: TPIU fitted.
Thu Dec 08 10:57:33 2011: ETM fitted.
Thu Dec 08 10:57:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:57:33 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:57:36 2011: 138500 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Thu Dec 08 10:57:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 10:57:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 10:57:36 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 10:57:36 2011: TPIU fitted.
Thu Dec 08 10:57:36 2011: ETM fitted.
Thu Dec 08 10:57:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 10:57:36 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 10:57:36 2011: Target reset
Thu Dec 08 10:58:02 2011: Breakpoint hit: Code @ Wifi.c:679.41, type: default (auto) 
Thu Dec 08 10:58:39 2011: Breakpoint hit: Code @ Wifi.c:686.46, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 11:01:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 11:01:06 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 11:01:06 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 11:01:06 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 11:01:06 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 11:01:06 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 11:01:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:01:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:01:06 2011: TPIU fitted.
Thu Dec 08 11:01:06 2011: ETM fitted.
Thu Dec 08 11:01:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:01:07 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:01:07 2011: Initial reset was performed
Thu Dec 08 11:01:07 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 11:01:07 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 11:01:07 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 11:01:08 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 11:01:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 11:01:08 2011: Target reset
Thu Dec 08 11:01:13 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 11:01:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:01:13 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:01:13 2011: TPIU fitted.
Thu Dec 08 11:01:13 2011: ETM fitted.
Thu Dec 08 11:01:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:01:13 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:01:16 2011: 138500 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Thu Dec 08 11:01:16 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 11:01:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:01:16 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:01:16 2011: TPIU fitted.
Thu Dec 08 11:01:16 2011: ETM fitted.
Thu Dec 08 11:01:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:01:16 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:01:16 2011: Target reset
Thu Dec 08 11:01:42 2011: Breakpoint hit: Code @ Wifi.c:686.46, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 11:02:56 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 11:02:56 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 11:02:56 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 11:02:56 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 11:02:56 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 11:02:56 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 11:02:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:02:56 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:02:56 2011: TPIU fitted.
Thu Dec 08 11:02:56 2011: ETM fitted.
Thu Dec 08 11:02:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:02:57 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:02:57 2011: Initial reset was performed
Thu Dec 08 11:02:57 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 11:02:57 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 11:02:57 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 11:02:58 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 11:02:58 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 11:02:58 2011: Target reset
Thu Dec 08 11:03:03 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 11:03:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:03:03 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:03:03 2011: TPIU fitted.
Thu Dec 08 11:03:03 2011: ETM fitted.
Thu Dec 08 11:03:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:03:03 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:03:06 2011: 138500 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Thu Dec 08 11:03:06 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 11:03:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:03:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:03:06 2011: TPIU fitted.
Thu Dec 08 11:03:06 2011: ETM fitted.
Thu Dec 08 11:03:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:03:06 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:03:06 2011: Target reset
Thu Dec 08 11:03:32 2011: Breakpoint hit: Code @ Wifi.c:686.46, type: default (auto) 
Thu Dec 08 11:05:01 2011: Breakpoint hit: Code @ Wifi.c:750.6, type: default (auto) 
Thu Dec 08 11:10:07 2011: Breakpoint hit: Code @ Wifi.c:750.6, type: default (auto) 
Thu Dec 08 11:10:23 2011: Breakpoint hit: Code @ Wifi.c:711.6, type: default (auto) 
Thu Dec 08 11:11:00 2011: Breakpoint hit: Code @ Wifi.c:459.6, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 11:11:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 11:11:37 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 11:11:37 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 11:11:37 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 11:11:37 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 11:11:37 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 11:11:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:11:37 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:11:37 2011: TPIU fitted.
Thu Dec 08 11:11:37 2011: ETM fitted.
Thu Dec 08 11:11:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:11:38 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:11:38 2011: Initial reset was performed
Thu Dec 08 11:11:38 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 11:11:38 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 11:11:38 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 11:11:38 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 08 11:11:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 11:11:38 2011: Target reset
Thu Dec 08 11:11:44 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 11:11:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:11:44 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:11:44 2011: TPIU fitted.
Thu Dec 08 11:11:44 2011: ETM fitted.
Thu Dec 08 11:11:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:11:44 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:11:47 2011: 138508 bytes downloaded into FLASH and verified (16.15 Kbytes/sec)
Thu Dec 08 11:11:47 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 11:11:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:11:47 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:11:47 2011: TPIU fitted.
Thu Dec 08 11:11:47 2011: ETM fitted.
Thu Dec 08 11:11:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:11:47 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:11:47 2011: Target reset
Thu Dec 08 11:11:54 2011: Breakpoint hit: Code @ Wifi.c:712.6, type: default (auto) 
Thu Dec 08 11:11:57 2011: Breakpoint hit: Code @ Wifi.c:459.6, type: default (auto) 
Thu Dec 08 11:12:16 2011: Breakpoint hit: Code @ Wifi.c:687.46, type: default (auto) 
Thu Dec 08 11:12:21 2011: Breakpoint hit: Code @ Wifi.c:778.41, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 11:16:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 11:16:13 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 11:16:14 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 11:16:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 11:16:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 11:16:14 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 11:16:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:16:14 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:16:14 2011: TPIU fitted.
Thu Dec 08 11:16:14 2011: ETM fitted.
Thu Dec 08 11:16:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:16:14 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:16:14 2011: Initial reset was performed
Thu Dec 08 11:16:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 11:16:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 11:16:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 11:16:15 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Dec 08 11:16:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 11:16:15 2011: Target reset
Thu Dec 08 11:16:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 11:16:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:16:21 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:16:21 2011: TPIU fitted.
Thu Dec 08 11:16:21 2011: ETM fitted.
Thu Dec 08 11:16:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:16:21 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:16:24 2011: 138516 bytes downloaded into FLASH and verified (16.03 Kbytes/sec)
Thu Dec 08 11:16:24 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 11:16:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:16:24 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:16:24 2011: TPIU fitted.
Thu Dec 08 11:16:24 2011: ETM fitted.
Thu Dec 08 11:16:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:16:24 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:16:24 2011: Target reset
Thu Dec 08 11:16:34 2011: Breakpoint hit: Code @ Wifi.c:565.6, type: default (auto) 
Thu Dec 08 11:16:42 2011: Breakpoint hit: Code @ Wifi.c:565.6, type: default (auto) 
Thu Dec 08 11:17:00 2011: Breakpoint hit: Code @ Wifi.c:565.6, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 08 11:17:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 08 11:17:09 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 08 11:17:09 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 08 11:17:09 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 08 11:17:09 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 08 11:17:09 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 08 11:17:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:17:09 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:17:09 2011: TPIU fitted.
Thu Dec 08 11:17:09 2011: ETM fitted.
Thu Dec 08 11:17:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:17:10 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:17:10 2011: Initial reset was performed
Thu Dec 08 11:17:10 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 08 11:17:10 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 08 11:17:10 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 08 11:17:10 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Dec 08 11:17:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 08 11:17:10 2011: Target reset
Thu Dec 08 11:17:16 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 08 11:17:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:17:16 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:17:16 2011: TPIU fitted.
Thu Dec 08 11:17:16 2011: ETM fitted.
Thu Dec 08 11:17:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:17:16 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:17:19 2011: 138516 bytes downloaded into FLASH and verified (16.06 Kbytes/sec)
Thu Dec 08 11:17:19 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 08 11:17:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 11:17:19 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 11:17:19 2011: TPIU fitted.
Thu Dec 08 11:17:19 2011: ETM fitted.
Thu Dec 08 11:17:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 08 11:17:19 2011: Hardware reset with strategy 0 was performed
Thu Dec 08 11:17:19 2011: Target reset
Thu Dec 08 11:17:27 2011: Breakpoint hit: Code @ Wifi.c:565.6, type: default (auto) 
Thu Dec 08 11:17:37 2011: Breakpoint hit: Code @ Wifi.c:565.6, type: default (auto) 
Thu Dec 08 11:17:43 2011: Breakpoint hit: Code @ Wifi.c:567.6, type: default (auto) 
Thu Dec 08 16:00:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 08 16:00:31 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 08 16:00:31 2011: TPIU fitted.
Thu Dec 08 16:00:31 2011: ETM fitted.
Thu Dec 08 16:00:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 00:41:52 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Fri Dec 09 01:07:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 01:07:47 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 01:07:47 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 01:07:47 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 01:07:47 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 01:07:47 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 01:07:47 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:07:47 2011: Initial reset was performed
Fri Dec 09 01:08:17 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Fri Dec 09 01:08:17 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 01:08:17 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Fri Dec 09 01:08:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 01:08:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 01:08:29 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 01:08:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 01:08:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 01:08:29 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 01:08:29 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:08:29 2011: Initial reset was performed
Fri Dec 09 01:09:00 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Fri Dec 09 01:09:00 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 01:09:00 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Fri Dec 09 01:09:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 01:09:04 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 01:09:04 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 01:09:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 01:09:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 01:09:04 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 01:09:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 01:09:05 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 01:09:05 2011: TPIU fitted.
Fri Dec 09 01:09:05 2011: ETM fitted.
Fri Dec 09 01:09:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 01:09:05 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:09:05 2011: Initial reset was performed
Fri Dec 09 01:09:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 09 01:09:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 09 01:09:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 09 01:09:06 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 09 01:09:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 01:09:06 2011: Target reset
Fri Dec 09 01:09:11 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 09 01:09:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 01:09:11 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 01:09:11 2011: TPIU fitted.
Fri Dec 09 01:09:12 2011: ETM fitted.
Fri Dec 09 01:09:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 01:09:12 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:09:14 2011: 138516 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Fri Dec 09 01:09:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 09 01:09:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 01:09:14 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 01:09:14 2011: TPIU fitted.
Fri Dec 09 01:09:15 2011: ETM fitted.
Fri Dec 09 01:09:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 01:09:15 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:09:15 2011: Target reset


 << Logging to file resumes >> 

Fri Dec 09 01:12:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 01:12:21 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 01:12:21 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 01:12:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 01:12:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 01:12:21 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 01:12:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 01:12:22 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 01:12:22 2011: TPIU fitted.
Fri Dec 09 01:12:22 2011: ETM fitted.
Fri Dec 09 01:12:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 01:12:22 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:12:22 2011: Initial reset was performed
Fri Dec 09 01:12:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 09 01:12:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 09 01:12:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 09 01:12:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 09 01:12:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 01:12:23 2011: Target reset
Fri Dec 09 01:12:28 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 09 01:12:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 01:12:28 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 01:12:28 2011: TPIU fitted.
Fri Dec 09 01:12:28 2011: ETM fitted.
Fri Dec 09 01:12:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 01:12:29 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:12:31 2011: 138508 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Fri Dec 09 01:12:31 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 09 01:12:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 01:12:31 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 01:12:31 2011: TPIU fitted.
Fri Dec 09 01:12:31 2011: ETM fitted.
Fri Dec 09 01:12:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 01:12:31 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:12:31 2011: Target reset
Fri Dec 09 01:13:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 01:13:33 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 01:13:33 2011: TPIU fitted.
Fri Dec 09 01:13:33 2011: ETM fitted.
Fri Dec 09 01:13:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 01:13:33 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:13:33 2011: Target reset
Fri Dec 09 01:13:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 01:13:36 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 01:13:36 2011: TPIU fitted.
Fri Dec 09 01:13:36 2011: ETM fitted.
Fri Dec 09 01:13:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 01:13:36 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:13:36 2011: Target reset
Fri Dec 09 01:15:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 01:15:18 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 01:15:18 2011: TPIU fitted.
Fri Dec 09 01:15:18 2011: ETM fitted.
Fri Dec 09 01:15:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 01:15:18 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 01:15:18 2011: Target reset
Fri Dec 09 01:15:40 2011: Breakpoint hit: Code @ Wifi.c:225.6, type: default (auto) 
Fri Dec 09 01:15:56 2011: Breakpoint hit: Code @ Wifi.c:225.6, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 09 09:58:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 09:58:31 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 09:58:31 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 09:58:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 09:58:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 09:58:31 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 09:58:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 09:58:31 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 09:58:31 2011: TPIU fitted.
Fri Dec 09 09:58:31 2011: ETM fitted.
Fri Dec 09 09:58:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 09:58:32 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 09:58:32 2011: Initial reset was performed
Fri Dec 09 09:58:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 09 09:58:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 09 09:58:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 09 09:58:32 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Fri Dec 09 09:58:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 09:58:32 2011: Target reset
Fri Dec 09 09:58:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 09 09:58:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 09:58:38 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 09:58:38 2011: TPIU fitted.
Fri Dec 09 09:58:38 2011: ETM fitted.
Fri Dec 09 09:58:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 09:58:38 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 09:58:41 2011: 138508 bytes downloaded into FLASH and verified (15.94 Kbytes/sec)
Fri Dec 09 09:58:41 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 09 09:58:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 09:58:41 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 09:58:41 2011: TPIU fitted.
Fri Dec 09 09:58:41 2011: ETM fitted.
Fri Dec 09 09:58:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 09:58:41 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 09:58:41 2011: Target reset
Fri Dec 09 10:12:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:12:59 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:12:59 2011: TPIU fitted.
Fri Dec 09 10:12:59 2011: ETM fitted.
Fri Dec 09 10:12:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:13:00 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:13:00 2011: Target reset


 << Logging to file resumes >> 

Fri Dec 09 10:22:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 10:22:15 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 10:22:15 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 10:22:15 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 10:22:15 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 10:22:15 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 10:22:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:22:15 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:22:15 2011: TPIU fitted.
Fri Dec 09 10:22:15 2011: ETM fitted.
Fri Dec 09 10:22:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:22:15 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:22:15 2011: Initial reset was performed
Fri Dec 09 10:22:15 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 09 10:22:15 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 09 10:22:15 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 09 10:22:16 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 09 10:22:16 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 10:22:16 2011: Target reset
Fri Dec 09 10:22:22 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 09 10:22:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:22:22 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:22:22 2011: TPIU fitted.
Fri Dec 09 10:22:22 2011: ETM fitted.
Fri Dec 09 10:22:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:22:22 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:22:24 2011: 138516 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Fri Dec 09 10:22:24 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 09 10:22:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:22:24 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:22:24 2011: TPIU fitted.
Fri Dec 09 10:22:24 2011: ETM fitted.
Fri Dec 09 10:22:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:22:25 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:22:25 2011: Target reset
Fri Dec 09 10:31:17 2011: Breakpoint hit: Code @ Wifi.c:261.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 09 10:32:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 10:32:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 10:32:33 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 10:32:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 10:32:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 10:32:33 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 10:32:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:32:33 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:32:33 2011: TPIU fitted.
Fri Dec 09 10:32:33 2011: ETM fitted.
Fri Dec 09 10:32:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:32:33 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:32:33 2011: Initial reset was performed
Fri Dec 09 10:32:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 09 10:32:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 09 10:32:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 09 10:32:34 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Fri Dec 09 10:32:34 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 10:32:34 2011: Target reset
Fri Dec 09 10:32:40 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 09 10:32:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:32:40 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:32:40 2011: TPIU fitted.
Fri Dec 09 10:32:40 2011: ETM fitted.
Fri Dec 09 10:32:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:32:40 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:32:43 2011: 138532 bytes downloaded into FLASH and verified (15.89 Kbytes/sec)
Fri Dec 09 10:32:43 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 09 10:32:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:32:43 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:32:43 2011: TPIU fitted.
Fri Dec 09 10:32:43 2011: ETM fitted.
Fri Dec 09 10:32:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:32:43 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:32:43 2011: Target reset
Fri Dec 09 10:33:17 2011: Breakpoint hit: Code @ Wifi.c:261.16, type: default (auto) 
Fri Dec 09 10:41:47 2011: Breakpoint hit: Code @ PC_COM.c:67.14, type: default (auto) 
Fri Dec 09 10:42:00 2011: Breakpoint hit: Code @ PC_COM.c:42.6, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 09 10:42:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 10:42:54 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 10:42:54 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 10:42:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 10:42:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 10:42:54 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 10:42:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:42:54 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:42:54 2011: TPIU fitted.
Fri Dec 09 10:42:54 2011: ETM fitted.
Fri Dec 09 10:42:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:42:55 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:42:55 2011: Initial reset was performed
Fri Dec 09 10:42:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 09 10:42:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 09 10:42:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 09 10:42:56 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 09 10:42:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 10:42:56 2011: Target reset
Fri Dec 09 10:43:01 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 09 10:43:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:43:01 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:43:01 2011: TPIU fitted.
Fri Dec 09 10:43:01 2011: ETM fitted.
Fri Dec 09 10:43:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:43:01 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:43:04 2011: 138516 bytes downloaded into FLASH and verified (15.94 Kbytes/sec)
Fri Dec 09 10:43:04 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 09 10:43:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:43:04 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:43:04 2011: TPIU fitted.
Fri Dec 09 10:43:04 2011: ETM fitted.
Fri Dec 09 10:43:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:43:04 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:43:04 2011: Target reset


 << Logging to file resumes >> 

Fri Dec 09 10:49:19 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 10:49:19 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 10:49:19 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 10:49:19 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 10:49:19 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 10:49:19 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 10:49:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:49:19 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:49:19 2011: TPIU fitted.
Fri Dec 09 10:49:19 2011: ETM fitted.
Fri Dec 09 10:49:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:49:20 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:49:20 2011: Initial reset was performed
Fri Dec 09 10:49:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 09 10:49:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 09 10:49:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 09 10:49:20 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 09 10:49:20 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 10:49:20 2011: Target reset
Fri Dec 09 10:49:26 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 09 10:49:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:49:26 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:49:26 2011: TPIU fitted.
Fri Dec 09 10:49:26 2011: ETM fitted.
Fri Dec 09 10:49:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:49:26 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:49:29 2011: 138516 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Fri Dec 09 10:49:29 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 09 10:49:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:49:29 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:49:29 2011: TPIU fitted.
Fri Dec 09 10:49:29 2011: ETM fitted.
Fri Dec 09 10:49:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:49:29 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:49:29 2011: Target reset
Fri Dec 09 10:49:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:49:59 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:49:59 2011: TPIU fitted.
Fri Dec 09 10:49:59 2011: ETM fitted.
Fri Dec 09 10:49:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:49:59 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:49:59 2011: Target reset
Fri Dec 09 10:50:01 2011: Breakpoint hit: Code @ main.c:987.2, type: default (auto) 
Fri Dec 09 10:51:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 10:51:51 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 10:51:51 2011: TPIU fitted.
Fri Dec 09 10:51:51 2011: ETM fitted.
Fri Dec 09 10:51:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 10:51:51 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 10:51:51 2011: Target reset
Fri Dec 09 10:51:53 2011: Breakpoint hit: Code @ Memory.c:100.2, type: default (auto) 
Fri Dec 09 10:53:02 2011: Breakpoint hit: Code @ main.c:987.2, type: default (auto) 
Fri Dec 09 11:12:01 2011: Breakpoint hit: Code @ Drive_Process.c:192.16, type: default (auto) 
Fri Dec 09 11:12:23 2011: Breakpoint hit: Code @ Drive_Process.c:192.16, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 09 11:26:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 11:26:00 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 11:26:00 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 11:26:00 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 11:26:00 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 11:26:00 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 11:26:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 11:26:00 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 11:26:00 2011: TPIU fitted.
Fri Dec 09 11:26:00 2011: ETM fitted.
Fri Dec 09 11:26:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 11:26:01 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 11:26:01 2011: Initial reset was performed
Fri Dec 09 11:26:01 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 09 11:26:01 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 09 11:26:01 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 09 11:26:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 09 11:26:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 11:26:02 2011: Target reset
Fri Dec 09 11:26:07 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 09 11:26:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 11:26:07 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 11:26:07 2011: TPIU fitted.
Fri Dec 09 11:26:07 2011: ETM fitted.
Fri Dec 09 11:26:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 11:26:07 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 11:26:10 2011: 138508 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Fri Dec 09 11:26:10 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 09 11:26:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 11:26:10 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 11:26:10 2011: TPIU fitted.
Fri Dec 09 11:26:10 2011: ETM fitted.
Fri Dec 09 11:26:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 11:26:10 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 11:26:10 2011: Target reset
Fri Dec 09 11:26:22 2011: Breakpoint hit: Code @ Memory.c:100.2, type: default (auto) 
Fri Dec 09 11:26:46 2011: Breakpoint hit: Code @ Memory.c:151.7, type: default (auto) 


 << Logging to file resumes >> 

Fri Dec 09 11:28:45 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Fri Dec 09 11:28:45 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Fri Dec 09 11:28:45 2011: JLINK command: device = STM32F207xx, return = 0

Fri Dec 09 11:28:45 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Fri Dec 09 11:28:45 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Fri Dec 09 11:28:45 2011: JTAG speed is initially set to: 32 kHz
Fri Dec 09 11:28:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 11:28:45 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 11:28:46 2011: TPIU fitted.
Fri Dec 09 11:28:46 2011: ETM fitted.
Fri Dec 09 11:28:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 11:28:46 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 11:28:46 2011: Initial reset was performed
Fri Dec 09 11:28:46 2011: Found 2 JTAG devices, Total IRLen = 9:

Fri Dec 09 11:28:46 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Dec 09 11:28:46 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Dec 09 11:28:47 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Fri Dec 09 11:28:47 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Fri Dec 09 11:28:47 2011: Target reset
Fri Dec 09 11:28:52 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Fri Dec 09 11:28:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 11:28:52 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 11:28:52 2011: TPIU fitted.
Fri Dec 09 11:28:52 2011: ETM fitted.
Fri Dec 09 11:28:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 11:28:52 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 11:28:55 2011: 138508 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Fri Dec 09 11:28:55 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Fri Dec 09 11:28:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 11:28:55 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 11:28:55 2011: TPIU fitted.
Fri Dec 09 11:28:55 2011: ETM fitted.
Fri Dec 09 11:28:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 11:28:55 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 11:28:55 2011: Target reset
Fri Dec 09 11:29:06 2011: Breakpoint hit: Code @ Memory.c:169.11, type: default (auto) 
Fri Dec 09 11:29:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Fri Dec 09 11:29:51 2011: Found Cortex-M3 r2p0, Little endian.
Fri Dec 09 11:29:51 2011: TPIU fitted.
Fri Dec 09 11:29:51 2011: ETM fitted.
Fri Dec 09 11:29:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Dec 09 11:29:51 2011: Hardware reset with strategy 0 was performed
Fri Dec 09 11:29:51 2011: Target reset
Fri Dec 09 11:29:59 2011: Breakpoint hit: Code @ Memory.c:169.11, type: default (auto) 
Fri Dec 09 11:34:30 2011: Breakpoint hit: Code @ Drive_Process.c:192.16, type: default (auto) 
Fri Dec 09 11:36:25 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sun Dec 11 16:46:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Dec 11 16:46:00 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Dec 11 16:46:00 2011: JLINK command: device = STM32F207xx, return = 0

Sun Dec 11 16:46:00 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Dec 11 16:46:00 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Dec 11 16:46:00 2011: JTAG speed is initially set to: 32 kHz
Sun Dec 11 16:46:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 16:46:01 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 16:46:01 2011: TPIU fitted.
Sun Dec 11 16:46:01 2011: ETM fitted.
Sun Dec 11 16:46:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 16:46:01 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 16:46:01 2011: Initial reset was performed
Sun Dec 11 16:46:01 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Dec 11 16:46:01 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Dec 11 16:46:01 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Dec 11 16:46:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Dec 11 16:46:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Dec 11 16:46:02 2011: Target reset
Sun Dec 11 16:46:07 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Dec 11 16:46:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 16:46:07 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 16:46:07 2011: TPIU fitted.
Sun Dec 11 16:46:07 2011: ETM fitted.
Sun Dec 11 16:46:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 16:46:07 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 16:46:10 2011: 138508 bytes downloaded into FLASH and verified (16.03 Kbytes/sec)
Sun Dec 11 16:46:10 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Dec 11 16:46:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 16:46:10 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 16:46:10 2011: TPIU fitted.
Sun Dec 11 16:46:10 2011: ETM fitted.
Sun Dec 11 16:46:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 16:46:10 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 16:46:10 2011: Target reset
Sun Dec 11 17:02:30 2011: Breakpoint hit: Code @ Memory.c:151.7, type: default (auto) 
Sun Dec 11 17:04:03 2011: Breakpoint hit: Code @ Memory.c:488.16, type: default (auto) 


 << Logging to file resumes >> 

Sun Dec 11 22:57:06 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Dec 11 22:57:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Dec 11 22:57:07 2011: JLINK command: device = STM32F207xx, return = 0

Sun Dec 11 22:57:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Dec 11 22:57:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Dec 11 22:57:07 2011: JTAG speed is initially set to: 32 kHz
Sun Dec 11 22:57:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 22:57:07 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 22:57:07 2011: TPIU fitted.
Sun Dec 11 22:57:07 2011: ETM fitted.
Sun Dec 11 22:57:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 22:57:08 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 22:57:08 2011: Initial reset was performed
Sun Dec 11 22:57:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Dec 11 22:57:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Dec 11 22:57:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Dec 11 22:57:08 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Dec 11 22:57:08 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Dec 11 22:57:08 2011: Target reset
Sun Dec 11 22:57:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Dec 11 22:57:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 22:57:14 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 22:57:14 2011: TPIU fitted.
Sun Dec 11 22:57:14 2011: ETM fitted.
Sun Dec 11 22:57:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 22:57:14 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 22:57:17 2011: 138524 bytes downloaded into FLASH and verified (16.09 Kbytes/sec)
Sun Dec 11 22:57:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Dec 11 22:57:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 22:57:17 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 22:57:17 2011: TPIU fitted.
Sun Dec 11 22:57:17 2011: ETM fitted.
Sun Dec 11 22:57:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 22:57:17 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 22:57:17 2011: Target reset
Sun Dec 11 22:57:23 2011: Breakpoint hit: Code @ Wifi.c:578.6, type: default (auto) 


 << Logging to file resumes >> 

Sun Dec 11 23:02:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Dec 11 23:02:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Dec 11 23:02:33 2011: JLINK command: device = STM32F207xx, return = 0

Sun Dec 11 23:02:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Dec 11 23:02:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Dec 11 23:02:33 2011: JTAG speed is initially set to: 32 kHz
Sun Dec 11 23:02:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:02:33 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:02:33 2011: TPIU fitted.
Sun Dec 11 23:02:33 2011: ETM fitted.
Sun Dec 11 23:02:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:02:34 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:02:34 2011: Initial reset was performed
Sun Dec 11 23:02:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Dec 11 23:02:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Dec 11 23:02:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Dec 11 23:02:35 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Dec 11 23:02:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Dec 11 23:02:35 2011: Target reset
Sun Dec 11 23:02:40 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Dec 11 23:02:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:02:40 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:02:40 2011: TPIU fitted.
Sun Dec 11 23:02:40 2011: ETM fitted.
Sun Dec 11 23:02:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:02:40 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:02:43 2011: 138524 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Sun Dec 11 23:02:43 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Dec 11 23:02:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:02:43 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:02:43 2011: TPIU fitted.
Sun Dec 11 23:02:43 2011: ETM fitted.
Sun Dec 11 23:02:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:02:43 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:02:43 2011: Target reset
Sun Dec 11 23:03:11 2011: Breakpoint hit: Code @ Wifi.c:664.41, type: default (auto) 
Sun Dec 11 23:04:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:04:36 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:04:36 2011: TPIU fitted.
Sun Dec 11 23:04:36 2011: ETM fitted.
Sun Dec 11 23:04:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:04:36 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:04:36 2011: Target reset
Sun Dec 11 23:05:04 2011: Breakpoint hit: Code @ Wifi.c:575.6, type: default (auto) 
Sun Dec 11 23:05:08 2011: Failed to set breakpoint at 0x080216B0 (out of breakpoints?)
Sun Dec 11 23:05:08 2011: Performance warning: Lack of breakpoints forces single-stepping.
Sun Dec 11 23:05:13 2011: Breakpoint hit: Code @ Wifi.c:575.6, type: default (auto) 
Sun Dec 11 23:05:47 2011: Breakpoint hit: Code @ Wifi.c:636.20, type: default (auto) 
Sun Dec 11 23:05:58 2011: Breakpoint hit: Code @ Wifi.c:664.41, type: default (auto) 


 << Logging to file resumes >> 

Sun Dec 11 23:08:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Dec 11 23:08:45 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Dec 11 23:08:45 2011: JLINK command: device = STM32F207xx, return = 0

Sun Dec 11 23:08:45 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Dec 11 23:08:45 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Dec 11 23:08:45 2011: JTAG speed is initially set to: 32 kHz
Sun Dec 11 23:08:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:08:45 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:08:45 2011: TPIU fitted.
Sun Dec 11 23:08:45 2011: ETM fitted.
Sun Dec 11 23:08:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:08:46 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:08:46 2011: Initial reset was performed
Sun Dec 11 23:08:46 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Dec 11 23:08:46 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Dec 11 23:08:46 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Dec 11 23:08:46 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Dec 11 23:08:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Dec 11 23:08:46 2011: Target reset
Sun Dec 11 23:08:52 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Dec 11 23:08:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:08:52 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:08:52 2011: TPIU fitted.
Sun Dec 11 23:08:52 2011: ETM fitted.
Sun Dec 11 23:08:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:08:52 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:08:55 2011: 138524 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Sun Dec 11 23:08:55 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Dec 11 23:08:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:08:55 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:08:55 2011: TPIU fitted.
Sun Dec 11 23:08:55 2011: ETM fitted.
Sun Dec 11 23:08:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:08:55 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:08:55 2011: Target reset
Sun Dec 11 23:09:19 2011: Breakpoint hit: Code @ Wifi.c:636.20, type: default (auto) 
Sun Dec 11 23:09:22 2011: Breakpoint hit: Code @ Wifi.c:664.41, type: default (auto) 


 << Logging to file resumes >> 

Sun Dec 11 23:10:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Dec 11 23:10:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Dec 11 23:10:07 2011: JLINK command: device = STM32F207xx, return = 0

Sun Dec 11 23:10:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Dec 11 23:10:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Dec 11 23:10:07 2011: JTAG speed is initially set to: 32 kHz
Sun Dec 11 23:10:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:10:07 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:10:07 2011: TPIU fitted.
Sun Dec 11 23:10:07 2011: ETM fitted.
Sun Dec 11 23:10:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:10:08 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:10:08 2011: Initial reset was performed
Sun Dec 11 23:10:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Dec 11 23:10:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Dec 11 23:10:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Dec 11 23:10:09 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Dec 11 23:10:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Dec 11 23:10:09 2011: Target reset
Sun Dec 11 23:10:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Dec 11 23:10:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:10:14 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:10:14 2011: TPIU fitted.
Sun Dec 11 23:10:14 2011: ETM fitted.
Sun Dec 11 23:10:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:10:14 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:10:17 2011: 138516 bytes downloaded into FLASH and verified (16.09 Kbytes/sec)
Sun Dec 11 23:10:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Dec 11 23:10:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:10:17 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:10:17 2011: TPIU fitted.
Sun Dec 11 23:10:17 2011: ETM fitted.
Sun Dec 11 23:10:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:10:17 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:10:17 2011: Target reset
Sun Dec 11 23:10:44 2011: Breakpoint hit: Code @ Wifi.c:664.41, type: default (auto) 
Sun Dec 11 23:11:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:11:37 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:11:37 2011: TPIU fitted.
Sun Dec 11 23:11:37 2011: ETM fitted.
Sun Dec 11 23:11:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:11:37 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:11:37 2011: Target reset
Sun Dec 11 23:11:57 2011: Breakpoint hit: Code @ Wifi.c:664.41, type: default (auto) 


 << Logging to file resumes >> 

Sun Dec 11 23:27:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Dec 11 23:27:48 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Dec 11 23:27:48 2011: JLINK command: device = STM32F207xx, return = 0

Sun Dec 11 23:27:48 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Dec 11 23:27:48 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Dec 11 23:27:48 2011: JTAG speed is initially set to: 32 kHz
Sun Dec 11 23:27:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:27:48 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:27:48 2011: TPIU fitted.
Sun Dec 11 23:27:48 2011: ETM fitted.
Sun Dec 11 23:27:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:27:48 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:27:48 2011: Initial reset was performed
Sun Dec 11 23:27:48 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Dec 11 23:27:48 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Dec 11 23:27:48 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Dec 11 23:27:49 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Dec 11 23:27:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Dec 11 23:27:49 2011: Target reset
Sun Dec 11 23:27:55 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Dec 11 23:27:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:27:55 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:27:55 2011: TPIU fitted.
Sun Dec 11 23:27:55 2011: ETM fitted.
Sun Dec 11 23:27:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:27:55 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:27:58 2011: 138516 bytes downloaded into FLASH and verified (15.74 Kbytes/sec)
Sun Dec 11 23:27:58 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Dec 11 23:27:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:27:58 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:27:58 2011: TPIU fitted.
Sun Dec 11 23:27:58 2011: ETM fitted.
Sun Dec 11 23:27:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:27:58 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:27:58 2011: Target reset
Sun Dec 11 23:28:22 2011: Breakpoint hit: Code @ Wifi.c:664.41, type: default (auto) 
Sun Dec 11 23:28:25 2011: Breakpoint hit: Code @ Wifi.c:286.11, type: default (auto) 


 << Logging to file resumes >> 

Sun Dec 11 23:29:31 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Dec 11 23:29:31 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Dec 11 23:29:31 2011: JLINK command: device = STM32F207xx, return = 0

Sun Dec 11 23:29:31 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Dec 11 23:29:31 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Dec 11 23:29:31 2011: JTAG speed is initially set to: 32 kHz
Sun Dec 11 23:29:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:29:31 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:29:31 2011: TPIU fitted.
Sun Dec 11 23:29:31 2011: ETM fitted.
Sun Dec 11 23:29:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:29:32 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:29:32 2011: Initial reset was performed
Sun Dec 11 23:29:32 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Dec 11 23:29:32 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Dec 11 23:29:32 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Dec 11 23:29:33 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Dec 11 23:29:33 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Dec 11 23:29:33 2011: Target reset
Sun Dec 11 23:29:38 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Dec 11 23:29:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:29:38 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:29:38 2011: TPIU fitted.
Sun Dec 11 23:29:38 2011: ETM fitted.
Sun Dec 11 23:29:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:29:38 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:29:41 2011: 138516 bytes downloaded into FLASH and verified (16.09 Kbytes/sec)
Sun Dec 11 23:29:41 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Dec 11 23:29:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:29:41 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:29:41 2011: TPIU fitted.
Sun Dec 11 23:29:41 2011: ETM fitted.
Sun Dec 11 23:29:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:29:41 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:29:41 2011: Target reset


 << Logging to file resumes >> 

Sun Dec 11 23:32:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Dec 11 23:32:46 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Dec 11 23:32:46 2011: JLINK command: device = STM32F207xx, return = 0

Sun Dec 11 23:32:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Dec 11 23:32:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Dec 11 23:32:46 2011: JTAG speed is initially set to: 32 kHz
Sun Dec 11 23:32:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:32:47 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:32:47 2011: TPIU fitted.
Sun Dec 11 23:32:47 2011: ETM fitted.
Sun Dec 11 23:32:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:32:47 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:32:47 2011: Initial reset was performed
Sun Dec 11 23:32:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Dec 11 23:32:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Dec 11 23:32:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Dec 11 23:32:48 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Sun Dec 11 23:32:48 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Dec 11 23:32:48 2011: Target reset
Sun Dec 11 23:32:53 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Dec 11 23:32:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:32:54 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:32:54 2011: TPIU fitted.
Sun Dec 11 23:32:54 2011: ETM fitted.
Sun Dec 11 23:32:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:32:54 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:32:56 2011: 138516 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Sun Dec 11 23:32:56 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Dec 11 23:32:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:32:56 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:32:56 2011: TPIU fitted.
Sun Dec 11 23:32:56 2011: ETM fitted.
Sun Dec 11 23:32:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:32:57 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:32:57 2011: Target reset
Sun Dec 11 23:38:28 2011: Breakpoint hit: Code @ Wifi.c:664.41, type: default (auto) 
Sun Dec 11 23:39:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:39:43 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:39:43 2011: TPIU fitted.
Sun Dec 11 23:39:43 2011: ETM fitted.
Sun Dec 11 23:39:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:39:43 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:39:43 2011: Target reset


 << Logging to file resumes >> 

Sun Dec 11 23:39:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Dec 11 23:39:50 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Dec 11 23:39:50 2011: JLINK command: device = STM32F207xx, return = 0

Sun Dec 11 23:39:50 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Dec 11 23:39:50 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Dec 11 23:39:50 2011: JTAG speed is initially set to: 32 kHz
Sun Dec 11 23:39:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:39:50 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:39:50 2011: TPIU fitted.
Sun Dec 11 23:39:50 2011: ETM fitted.
Sun Dec 11 23:39:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:39:51 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:39:51 2011: Initial reset was performed
Sun Dec 11 23:39:51 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Dec 11 23:39:51 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Dec 11 23:39:51 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Dec 11 23:39:51 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Dec 11 23:39:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Dec 11 23:39:51 2011: Target reset
Sun Dec 11 23:39:57 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sun Dec 11 23:39:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:39:57 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:39:57 2011: TPIU fitted.
Sun Dec 11 23:39:57 2011: ETM fitted.
Sun Dec 11 23:39:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:39:57 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:40:00 2011: 138516 bytes downloaded into FLASH and verified (15.35 Kbytes/sec)
Sun Dec 11 23:40:00 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sun Dec 11 23:40:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:40:00 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:40:00 2011: TPIU fitted.
Sun Dec 11 23:40:00 2011: ETM fitted.
Sun Dec 11 23:40:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:40:00 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:40:00 2011: Target reset
Sun Dec 11 23:40:28 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:40:44 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:40:50 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:40:56 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:44:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:44:41 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:44:41 2011: TPIU fitted.
Sun Dec 11 23:44:41 2011: ETM fitted.
Sun Dec 11 23:44:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:44:41 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:44:41 2011: Target reset
Sun Dec 11 23:45:03 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:45:08 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:45:13 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:45:20 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:45:25 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:46:15 2011: Breakpoint hit: Code @ Wifi.c:432.59, type: default (auto) 
Sun Dec 11 23:46:40 2011: Breakpoint hit: Code @ Wifi.c:432.16, type: default (auto) 
Sun Dec 11 23:46:50 2011: Breakpoint hit: Code @ Wifi.c:432.16, type: default (auto) 
Sun Dec 11 23:46:52 2011: Breakpoint hit: Code @ Wifi.c:432.16, type: default (auto) 
Sun Dec 11 23:46:56 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:47:04 2011: Breakpoint hit: Code @ Wifi.c:757.31, type: default (auto) 
Sun Dec 11 23:47:08 2011: Breakpoint hit: Code @ Wifi.c:757.31, type: default (auto) 
Sun Dec 11 23:47:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 11 23:47:24 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 11 23:47:24 2011: TPIU fitted.
Sun Dec 11 23:47:24 2011: ETM fitted.
Sun Dec 11 23:47:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 11 23:47:24 2011: Hardware reset with strategy 0 was performed
Sun Dec 11 23:47:24 2011: Target reset
Sun Dec 11 23:47:45 2011: Breakpoint hit: Code @ Wifi.c:312.11, type: default (auto) 
Sun Dec 11 23:47:47 2011: Breakpoint hit: Code @ Wifi.c:432.16, type: default (auto) 
Sun Dec 11 23:47:48 2011: Breakpoint hit: Code @ Wifi.c:432.16, type: default (auto) 
Sun Dec 11 23:48:19 2011: Breakpoint hit: Code @ Wifi.c:755.26, type: default (auto) 
Mon Dec 12 00:17:48 2011: Breakpoint hit: Code @ Wifi.c:755.26, type: default (auto) 
Mon Dec 12 00:17:51 2011: Breakpoint hit: Code @ Wifi.c:757.68, type: default (auto) 
Mon Dec 12 00:18:07 2011: Breakpoint hit: Code @ Wifi.c:757.31, type: default (auto) 
Mon Dec 12 00:18:14 2011: Breakpoint hit: Code @ Wifi.c:757.31, type: default (auto) 
Mon Dec 12 00:18:18 2011: Breakpoint hit: Code @ Wifi.c:757.31, type: default (auto) 
Mon Dec 12 00:18:30 2011: Breakpoint hit: Code @ Wifi.c:757.31, type: default (auto) 
Mon Dec 12 00:20:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:20:04 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:20:04 2011: TPIU fitted.
Mon Dec 12 00:20:04 2011: ETM fitted.
Mon Dec 12 00:20:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:20:05 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:20:05 2011: Target reset
Mon Dec 12 00:20:27 2011: Breakpoint hit: Code @ Wifi.c:757.31, type: default (auto) 
Mon Dec 12 00:20:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:20:49 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:20:49 2011: TPIU fitted.
Mon Dec 12 00:20:49 2011: ETM fitted.
Mon Dec 12 00:20:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:20:49 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:20:49 2011: Target reset
Mon Dec 12 00:22:37 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Mon Dec 12 00:45:08 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 00:45:08 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 00:45:08 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 00:45:08 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 00:45:08 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 00:45:08 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 00:45:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:45:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:45:08 2011: TPIU fitted.
Mon Dec 12 00:45:08 2011: ETM fitted.
Mon Dec 12 00:45:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:45:09 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:45:09 2011: Initial reset was performed
Mon Dec 12 00:45:09 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 00:45:09 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 00:45:09 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 00:45:10 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 00:45:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 00:45:10 2011: Target reset
Mon Dec 12 00:45:15 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 00:45:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:45:15 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:45:15 2011: TPIU fitted.
Mon Dec 12 00:45:15 2011: ETM fitted.
Mon Dec 12 00:45:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:45:15 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:45:18 2011: 138564 bytes downloaded into FLASH and verified (15.98 Kbytes/sec)
Mon Dec 12 00:45:18 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 00:45:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:45:18 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:45:18 2011: TPIU fitted.
Mon Dec 12 00:45:18 2011: ETM fitted.
Mon Dec 12 00:45:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:45:18 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:45:18 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 12 00:53:05 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 00:53:05 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 00:53:05 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 00:53:05 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 00:53:05 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 00:53:05 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 00:53:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:53:05 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:53:05 2011: TPIU fitted.
Mon Dec 12 00:53:05 2011: ETM fitted.
Mon Dec 12 00:53:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:53:06 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:53:06 2011: Initial reset was performed
Mon Dec 12 00:53:06 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 00:53:06 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 00:53:06 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 00:53:07 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 00:53:07 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 00:53:07 2011: Target reset
Mon Dec 12 00:53:12 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 00:53:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:53:12 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:53:12 2011: TPIU fitted.
Mon Dec 12 00:53:12 2011: ETM fitted.
Mon Dec 12 00:53:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:53:12 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:53:15 2011: 138656 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Mon Dec 12 00:53:15 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 00:53:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:53:15 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:53:15 2011: TPIU fitted.
Mon Dec 12 00:53:15 2011: ETM fitted.
Mon Dec 12 00:53:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:53:15 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:53:15 2011: Target reset
Mon Dec 12 00:53:49 2011: Breakpoint hit: Code @ usbh_usr.c:722.42, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 00:56:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 00:56:38 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 00:56:38 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 00:56:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 00:56:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 00:56:38 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 00:56:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:56:38 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:56:38 2011: TPIU fitted.
Mon Dec 12 00:56:38 2011: ETM fitted.
Mon Dec 12 00:56:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:56:39 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:56:39 2011: Initial reset was performed
Mon Dec 12 00:56:39 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 00:56:39 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 00:56:39 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 00:56:40 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 00:56:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 00:56:40 2011: Target reset
Mon Dec 12 00:56:45 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 00:56:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:56:45 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:56:45 2011: TPIU fitted.
Mon Dec 12 00:56:45 2011: ETM fitted.
Mon Dec 12 00:56:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:56:45 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:56:48 2011: 138648 bytes downloaded into FLASH and verified (16.05 Kbytes/sec)
Mon Dec 12 00:56:48 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 00:56:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:56:48 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:56:48 2011: TPIU fitted.
Mon Dec 12 00:56:48 2011: ETM fitted.
Mon Dec 12 00:56:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:56:48 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:56:48 2011: Target reset
Mon Dec 12 00:57:28 2011: Breakpoint hit: Code @ usbh_usr.c:722.31, type: default (auto) 
Mon Dec 12 00:57:48 2011: Breakpoint hit: Code @ usbh_usr.c:737.31, type: default (auto) 
Mon Dec 12 00:58:00 2011: Breakpoint hit: Code @ GraphicLcd.c:365.14, type: default (auto) 
Mon Dec 12 00:58:07 2011: Breakpoint hit: Code @ GraphicLcd.c:365.11, type: default (auto) 
Mon Dec 12 00:58:08 2011: Breakpoint hit: Code @ GraphicLcd.c:365.11, type: default (auto) 
Mon Dec 12 00:58:09 2011: Breakpoint hit: Code @ GraphicLcd.c:365.11, type: default (auto) 
Mon Dec 12 00:58:14 2011: Breakpoint hit: Code @ usbh_usr.c:737.31, type: default (auto) 
Mon Dec 12 00:58:21 2011: Breakpoint hit: Code @ usbh_usr.c:737.31, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 00:58:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 00:58:28 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 00:58:28 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 00:58:28 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 00:58:28 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 00:58:28 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 00:58:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:58:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:58:29 2011: TPIU fitted.
Mon Dec 12 00:58:29 2011: ETM fitted.
Mon Dec 12 00:58:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:58:29 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:58:29 2011: Initial reset was performed
Mon Dec 12 00:58:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 00:58:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 00:58:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 00:58:30 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 00:58:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 00:58:30 2011: Target reset
Mon Dec 12 00:58:36 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 00:58:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:58:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:58:36 2011: TPIU fitted.
Mon Dec 12 00:58:36 2011: ETM fitted.
Mon Dec 12 00:58:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:58:36 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:58:38 2011: 138648 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Mon Dec 12 00:58:38 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 00:58:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 00:58:38 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 00:58:38 2011: TPIU fitted.
Mon Dec 12 00:58:38 2011: ETM fitted.
Mon Dec 12 00:58:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 00:58:38 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 00:58:38 2011: Target reset
Mon Dec 12 00:59:13 2011: Breakpoint hit: Code @ usbh_usr.c:735.56, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 01:00:09 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 01:00:09 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 01:00:09 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 01:00:09 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 01:00:09 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 01:00:09 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 01:00:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:00:09 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:00:09 2011: TPIU fitted.
Mon Dec 12 01:00:09 2011: ETM fitted.
Mon Dec 12 01:00:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:00:10 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:00:10 2011: Initial reset was performed
Mon Dec 12 01:00:10 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 01:00:10 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 01:00:10 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 01:00:10 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 01:00:10 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 01:00:10 2011: Target reset
Mon Dec 12 01:00:16 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 01:00:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:00:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:00:16 2011: TPIU fitted.
Mon Dec 12 01:00:16 2011: ETM fitted.
Mon Dec 12 01:00:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:00:16 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:00:19 2011: 138664 bytes downloaded into FLASH and verified (16.05 Kbytes/sec)
Mon Dec 12 01:00:19 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 01:00:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:00:19 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:00:19 2011: TPIU fitted.
Mon Dec 12 01:00:19 2011: ETM fitted.
Mon Dec 12 01:00:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:00:19 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:00:19 2011: Target reset
Mon Dec 12 01:00:37 2011: Breakpoint hit: Code @ usbh_usr.c:735.31, type: default (auto) 
Mon Dec 12 01:00:55 2011: Breakpoint hit: Code @ usbh_usr.c:735.31, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 01:03:20 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 01:03:20 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 01:03:20 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 01:03:20 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 01:03:20 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 01:03:20 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 01:03:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:03:20 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:03:20 2011: TPIU fitted.
Mon Dec 12 01:03:20 2011: ETM fitted.
Mon Dec 12 01:03:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:03:21 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:03:21 2011: Initial reset was performed
Mon Dec 12 01:03:21 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 01:03:21 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 01:03:21 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 01:03:22 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 01:03:22 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 01:03:22 2011: Target reset
Mon Dec 12 01:03:27 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 01:03:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:03:27 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:03:27 2011: TPIU fitted.
Mon Dec 12 01:03:27 2011: ETM fitted.
Mon Dec 12 01:03:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:03:27 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:03:30 2011: 138680 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Mon Dec 12 01:03:30 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 01:03:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:03:30 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:03:30 2011: TPIU fitted.
Mon Dec 12 01:03:30 2011: ETM fitted.
Mon Dec 12 01:03:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:03:30 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:03:30 2011: Target reset
Mon Dec 12 01:03:52 2011: Breakpoint hit: Code @ usbh_usr.c:735.31, type: default (auto) 
Mon Dec 12 01:05:44 2011: Breakpoint hit: Code @ Display.c:618.42, type: default (auto) 
Mon Dec 12 01:08:10 2011: Breakpoint hit: Code @ usbh_usr.c:737.31, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 01:20:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 01:20:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 01:20:29 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 01:20:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 01:20:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 01:20:29 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 01:20:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:20:30 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:20:30 2011: TPIU fitted.
Mon Dec 12 01:20:30 2011: ETM fitted.
Mon Dec 12 01:20:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:20:30 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:20:30 2011: Initial reset was performed
Mon Dec 12 01:20:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 01:20:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 01:20:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 01:20:31 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 01:20:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 01:20:31 2011: Target reset
Mon Dec 12 01:20:36 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 01:20:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:20:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:20:36 2011: TPIU fitted.
Mon Dec 12 01:20:36 2011: ETM fitted.
Mon Dec 12 01:20:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:20:37 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:20:39 2011: 138720 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Mon Dec 12 01:20:39 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 01:20:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:20:39 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:20:39 2011: TPIU fitted.
Mon Dec 12 01:20:39 2011: ETM fitted.
Mon Dec 12 01:20:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:20:39 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:20:39 2011: Target reset
Mon Dec 12 01:23:31 2011: Breakpoint hit: Code @ Display.c:618.26, type: default (auto) 
Mon Dec 12 01:24:06 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 
Mon Dec 12 01:24:42 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:24:49 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:24:58 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:25:47 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:26:06 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:09 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:10 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:26:29 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:31 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:32 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:26:32 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:34 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:35 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:26:38 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:39 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:40 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:44 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:46 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:46 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:47 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:48 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:48 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:49 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:26:49 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:27:00 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:27:02 2011: Failed to set breakpoint at 0x0802F6B8 (out of breakpoints?)
Mon Dec 12 01:27:02 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 01:27:03 2011: Failed to set breakpoint at 0x0802F6D2 (out of breakpoints?)
Mon Dec 12 01:27:03 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 01:27:03 2011: Failed to set breakpoint at 0x0802F6EC (out of breakpoints?)
Mon Dec 12 01:27:03 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 01:27:21 2011: Failed to set breakpoint at 0x0802F706 (out of breakpoints?)
Mon Dec 12 01:27:21 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 01:27:22 2011: Failed to set breakpoint at 0x0802F720 (out of breakpoints?)
Mon Dec 12 01:27:22 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 01:27:23 2011: Failed to set breakpoint at 0x0802F73A (out of breakpoints?)
Mon Dec 12 01:27:23 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 01:27:23 2011: Failed to set breakpoint at 0x0802F754 (out of breakpoints?)
Mon Dec 12 01:27:23 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 01:27:24 2011: Failed to set breakpoint at 0x0802F76E (out of breakpoints?)
Mon Dec 12 01:27:24 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 01:27:24 2011: Failed to set breakpoint at 0x0802F788 (out of breakpoints?)
Mon Dec 12 01:27:24 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 01:27:39 2011: Breakpoint hit: Code @ Display.c:625.21, type: default (auto) 
Mon Dec 12 01:27:53 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:28:00 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:28:11 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:28:26 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 
Mon Dec 12 01:28:50 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 01:29:13 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 01:29:13 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 01:29:13 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 01:29:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 01:29:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 01:29:13 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 01:29:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:29:13 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:29:13 2011: TPIU fitted.
Mon Dec 12 01:29:14 2011: ETM fitted.
Mon Dec 12 01:29:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:29:14 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:29:14 2011: Initial reset was performed
Mon Dec 12 01:29:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 01:29:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 01:29:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 01:29:15 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 01:29:15 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 01:29:15 2011: Target reset
Mon Dec 12 01:29:20 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 01:29:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:29:20 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:29:20 2011: TPIU fitted.
Mon Dec 12 01:29:20 2011: ETM fitted.
Mon Dec 12 01:29:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:29:20 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:29:23 2011: 138720 bytes downloaded into FLASH and verified (16.33 Kbytes/sec)
Mon Dec 12 01:29:23 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 01:29:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:29:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:29:23 2011: TPIU fitted.
Mon Dec 12 01:29:23 2011: ETM fitted.
Mon Dec 12 01:29:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:29:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:29:23 2011: Target reset
Mon Dec 12 01:29:49 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 
Mon Dec 12 01:30:11 2011: Breakpoint hit: Code @ usbh_usr.c:551.34, type: default (auto) 
Mon Dec 12 01:30:34 2011: Breakpoint hit: Code @ usbh_usr.c:551.16, type: default (auto) 
Mon Dec 12 01:30:43 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 
Mon Dec 12 01:30:50 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:30:53 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:30:55 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:31:00 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 
Mon Dec 12 01:31:34 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 
Mon Dec 12 01:31:48 2011: Breakpoint hit: Code @ usbh_usr.c:548.21, type: default (auto) 
Mon Dec 12 01:31:51 2011: Breakpoint hit: Code @ usbh_usr.c:548.21, type: default (auto) 
Mon Dec 12 01:31:55 2011: Breakpoint hit: Code @ usbh_usr.c:548.21, type: default (auto) 
Mon Dec 12 01:31:57 2011: Breakpoint hit: Code @ usbh_usr.c:548.21, type: default (auto) 
Mon Dec 12 01:31:59 2011: Breakpoint hit: Code @ usbh_usr.c:548.21, type: default (auto) 
Mon Dec 12 01:32:00 2011: Breakpoint hit: Code @ usbh_usr.c:548.21, type: default (auto) 
Mon Dec 12 01:32:02 2011: Breakpoint hit: Code @ usbh_usr.c:548.21, type: default (auto) 
Mon Dec 12 01:32:05 2011: Breakpoint hit: Code @ usbh_usr.c:548.21, type: default (auto) 
Mon Dec 12 01:32:06 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 
Mon Dec 12 01:33:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:33:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:33:23 2011: TPIU fitted.
Mon Dec 12 01:33:23 2011: ETM fitted.
Mon Dec 12 01:33:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:33:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:33:23 2011: Target reset
Mon Dec 12 01:33:28 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 01:33:31 2011: Breakpoint hit: Code @ usbh_usr.c:548.21, type: default (auto) 
Mon Dec 12 01:33:35 2011: Breakpoint hit: Code @ GraphicLcd.c:98.21, type: default (auto) 
Mon Dec 12 01:33:44 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 01:34:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 01:34:22 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 01:34:22 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 01:34:22 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 01:34:22 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 01:34:22 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 01:34:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:34:22 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:34:22 2011: TPIU fitted.
Mon Dec 12 01:34:22 2011: ETM fitted.
Mon Dec 12 01:34:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:34:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:34:23 2011: Initial reset was performed
Mon Dec 12 01:34:23 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 01:34:23 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 01:34:23 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 01:34:23 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 01:34:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 01:34:23 2011: Target reset
Mon Dec 12 01:34:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 01:34:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:34:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:34:29 2011: TPIU fitted.
Mon Dec 12 01:34:29 2011: ETM fitted.
Mon Dec 12 01:34:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:34:29 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:34:32 2011: 137992 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Mon Dec 12 01:34:32 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 01:34:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:34:32 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:34:32 2011: TPIU fitted.
Mon Dec 12 01:34:32 2011: ETM fitted.
Mon Dec 12 01:34:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:34:32 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:34:32 2011: Target reset
Mon Dec 12 01:34:56 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 
Mon Dec 12 01:35:01 2011: Breakpoint hit: Code @ usbh_usr.c:553.21, type: default (auto) 
Mon Dec 12 01:35:04 2011: Breakpoint hit: Code @ usbh_usr.c:700.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 01:37:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 01:37:18 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 01:37:18 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 01:37:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 01:37:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 01:37:18 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 01:37:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:37:18 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:37:18 2011: TPIU fitted.
Mon Dec 12 01:37:18 2011: ETM fitted.
Mon Dec 12 01:37:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:37:19 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:37:19 2011: Initial reset was performed
Mon Dec 12 01:37:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 01:37:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 01:37:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 01:37:19 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 01:37:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 01:37:19 2011: Target reset
Mon Dec 12 01:37:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 01:37:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:37:25 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:37:25 2011: TPIU fitted.
Mon Dec 12 01:37:25 2011: ETM fitted.
Mon Dec 12 01:37:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:37:25 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:37:28 2011: 138728 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Mon Dec 12 01:37:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 01:37:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:37:28 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:37:28 2011: TPIU fitted.
Mon Dec 12 01:37:28 2011: ETM fitted.
Mon Dec 12 01:37:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:37:28 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:37:28 2011: Target reset
Mon Dec 12 01:37:48 2011: Breakpoint hit: Code @ Key_Process.c:1013.36, type: default (auto) 
Mon Dec 12 01:37:51 2011: Breakpoint hit: Code @ usbh_usr.c:553.21, type: default (auto) 
Mon Dec 12 01:37:54 2011: Breakpoint hit: Code @ usbh_usr.c:700.16, type: default (auto) 
Mon Dec 12 01:41:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:41:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:41:08 2011: TPIU fitted.
Mon Dec 12 01:41:08 2011: ETM fitted.
Mon Dec 12 01:41:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:41:08 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:41:08 2011: Target reset
Mon Dec 12 01:41:30 2011: Failed to set breakpoint at 0xFFFFFFF8 (out of breakpoints?)
Mon Dec 12 01:41:30 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 01:41:43 2011: Failed to set breakpoint at 0xFFFFFFF0 (out of breakpoints?)
Mon Dec 12 01:41:43 2011: Performance warning: Lack of breakpoints forces single-stepping.


 << Logging to file resumes >> 

Mon Dec 12 01:42:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 01:42:28 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 01:42:28 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 01:42:28 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 01:42:28 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 01:42:28 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 01:42:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:42:28 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:42:28 2011: TPIU fitted.
Mon Dec 12 01:42:28 2011: ETM fitted.
Mon Dec 12 01:42:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:42:29 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:42:29 2011: Initial reset was performed
Mon Dec 12 01:42:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 01:42:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 01:42:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 01:42:30 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 01:42:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 01:42:30 2011: Target reset
Mon Dec 12 01:42:35 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 01:42:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:42:35 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:42:35 2011: TPIU fitted.
Mon Dec 12 01:42:35 2011: ETM fitted.
Mon Dec 12 01:42:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:42:35 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:42:38 2011: 138936 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Mon Dec 12 01:42:38 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 01:42:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:42:38 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:42:38 2011: TPIU fitted.
Mon Dec 12 01:42:38 2011: ETM fitted.
Mon Dec 12 01:42:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:42:38 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:42:38 2011: Target reset
Mon Dec 12 01:42:49 2011: Breakpoint hit: Code @ main.c:1272.11, type: default (auto) 
Mon Dec 12 01:42:53 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Mon Dec 12 01:44:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 01:44:35 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 01:44:35 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 01:44:35 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 01:44:35 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 01:44:35 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 01:44:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:44:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:44:36 2011: TPIU fitted.
Mon Dec 12 01:44:36 2011: ETM fitted.
Mon Dec 12 01:44:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:44:36 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:44:36 2011: Initial reset was performed
Mon Dec 12 01:44:36 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 01:44:36 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 01:44:36 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 01:44:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 01:44:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 01:44:37 2011: Target reset
Mon Dec 12 01:44:42 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 01:44:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:44:42 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:44:42 2011: TPIU fitted.
Mon Dec 12 01:44:42 2011: ETM fitted.
Mon Dec 12 01:44:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:44:42 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:44:45 2011: 138744 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Mon Dec 12 01:44:45 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 01:44:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 01:44:45 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 01:44:45 2011: TPIU fitted.
Mon Dec 12 01:44:45 2011: ETM fitted.
Mon Dec 12 01:44:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 01:44:45 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 01:44:45 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 12 02:06:03 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 02:06:04 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 02:06:04 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 02:06:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 02:06:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 02:06:04 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 02:06:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 02:06:04 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 02:06:04 2011: TPIU fitted.
Mon Dec 12 02:06:04 2011: ETM fitted.
Mon Dec 12 02:06:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 02:06:04 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 02:06:04 2011: Initial reset was performed
Mon Dec 12 02:06:04 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 02:06:04 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 02:06:04 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 02:06:05 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 02:06:05 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 02:06:05 2011: Target reset
Mon Dec 12 02:06:11 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 02:06:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 02:06:11 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 02:06:11 2011: TPIU fitted.
Mon Dec 12 02:06:11 2011: ETM fitted.
Mon Dec 12 02:06:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 02:06:11 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 02:06:14 2011: 138808 bytes downloaded into FLASH and verified (16.13 Kbytes/sec)
Mon Dec 12 02:06:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 02:06:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 02:06:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 02:06:14 2011: TPIU fitted.
Mon Dec 12 02:06:14 2011: ETM fitted.
Mon Dec 12 02:06:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 02:06:14 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 02:06:14 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 12 02:12:44 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 02:12:44 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 02:12:44 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 02:12:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 02:12:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 02:12:44 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 02:12:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 02:12:45 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 02:12:45 2011: TPIU fitted.
Mon Dec 12 02:12:45 2011: ETM fitted.
Mon Dec 12 02:12:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 02:12:45 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 02:12:45 2011: Initial reset was performed
Mon Dec 12 02:12:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 02:12:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 02:12:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 02:12:46 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 02:12:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 02:12:46 2011: Target reset
Mon Dec 12 02:12:52 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 02:12:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 02:12:52 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 02:12:52 2011: TPIU fitted.
Mon Dec 12 02:12:52 2011: ETM fitted.
Mon Dec 12 02:12:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 02:12:52 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 02:12:54 2011: 138744 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Mon Dec 12 02:12:54 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 02:12:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 02:12:54 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 02:12:54 2011: TPIU fitted.
Mon Dec 12 02:12:54 2011: ETM fitted.
Mon Dec 12 02:12:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 02:12:55 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 02:12:55 2011: Target reset
Mon Dec 12 02:16:28 2011: Breakpoint hit: Code @ PC_COM.c:556.16, type: default (auto) 
Mon Dec 12 02:16:48 2011: Breakpoint hit: Code @ PC_COM.c:556.16, type: default (auto) 
Mon Dec 12 02:18:44 2011: Breakpoint hit: Code @ Key_Process.c:1023.36, type: default (auto) 
Mon Dec 12 02:19:40 2011: Breakpoint hit: Code @ Key_Process.c:1023.36, type: default (auto) 
Mon Dec 12 02:19:44 2011: Breakpoint hit: Code @ Display.c:651.21, type: default (auto) 
Mon Dec 12 02:19:49 2011: Breakpoint hit: Code @ Display.c:651.21, type: default (auto) 
Mon Dec 12 02:19:50 2011: Breakpoint hit: Code @ Display.c:658.21, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 02:20:15 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 02:20:15 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 02:20:15 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 02:20:15 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 02:20:15 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 02:20:15 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 02:20:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 02:20:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 02:20:16 2011: TPIU fitted.
Mon Dec 12 02:20:16 2011: ETM fitted.
Mon Dec 12 02:20:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 02:20:16 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 02:20:16 2011: Initial reset was performed
Mon Dec 12 02:20:16 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 02:20:16 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 02:20:16 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 02:20:17 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 02:20:17 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 02:20:17 2011: Target reset
Mon Dec 12 02:20:22 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 02:20:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 02:20:22 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 02:20:22 2011: TPIU fitted.
Mon Dec 12 02:20:23 2011: ETM fitted.
Mon Dec 12 02:20:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 02:20:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 02:20:25 2011: 138744 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Mon Dec 12 02:20:25 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 02:20:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 02:20:25 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 02:20:25 2011: TPIU fitted.
Mon Dec 12 02:20:25 2011: ETM fitted.
Mon Dec 12 02:20:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 02:20:25 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 02:20:25 2011: Target reset
Mon Dec 12 03:12:37 2011: Breakpoint hit: Code @ Key_Process.c:1023.36, type: default (auto) 
Mon Dec 12 03:12:45 2011: Breakpoint hit: Code @ Display.c:651.21, type: default (auto) 
Mon Dec 12 03:13:06 2011: Breakpoint hit: Code @ Key_Process.c:1028.36, type: default (auto) 
Mon Dec 12 03:13:54 2011: Breakpoint hit: Code @ Display.c:655.21, type: default (auto) 
Mon Dec 12 03:14:34 2011: Breakpoint hit: Code @ Key_Process.c:1028.36, type: default (auto) 
Mon Dec 12 03:15:11 2011: Breakpoint hit: Code @ Key_Process.c:1028.36, type: default (auto) 
Mon Dec 12 03:16:51 2011: Breakpoint hit: Code @ Key_Process.c:1028.36, type: default (auto) 
Mon Dec 12 03:17:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:17:41 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:17:41 2011: TPIU fitted.
Mon Dec 12 03:17:41 2011: ETM fitted.
Mon Dec 12 03:17:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:17:41 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:17:41 2011: Target reset
Mon Dec 12 03:19:09 2011: Breakpoint hit: Code @ Key_Process.c:1033.42, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 03:26:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 03:26:40 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 03:26:40 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 03:26:40 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 03:26:40 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 03:26:40 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 03:26:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:26:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:26:40 2011: TPIU fitted.
Mon Dec 12 03:26:40 2011: ETM fitted.
Mon Dec 12 03:26:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:26:41 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:26:41 2011: Initial reset was performed
Mon Dec 12 03:26:41 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 03:26:41 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 03:26:41 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 03:26:42 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 03:26:42 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 03:26:42 2011: Target reset
Mon Dec 12 03:26:47 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 03:26:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:26:47 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:26:47 2011: TPIU fitted.
Mon Dec 12 03:26:47 2011: ETM fitted.
Mon Dec 12 03:26:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:26:47 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:26:50 2011: 138968 bytes downloaded into FLASH and verified (16.24 Kbytes/sec)
Mon Dec 12 03:26:50 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 03:26:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:26:50 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:26:50 2011: TPIU fitted.
Mon Dec 12 03:26:50 2011: ETM fitted.
Mon Dec 12 03:26:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:26:50 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:26:50 2011: Target reset
Mon Dec 12 03:27:36 2011: Breakpoint hit: Code @ Display.c:659.21, type: default (auto) 
Mon Dec 12 03:27:45 2011: Breakpoint hit: Code @ Key_Process.c:1033.36, type: default (auto) 
Mon Dec 12 03:27:59 2011: Breakpoint hit: Code @ usbh_usr.c:536.16, type: default (auto) 
Mon Dec 12 03:28:02 2011: Breakpoint hit: Code @ Memory.c:468.16, type: default (auto) 
Mon Dec 12 03:28:09 2011: Breakpoint hit: Code @ usbh_usr.c:700.16, type: default (auto) 
Mon Dec 12 03:31:28 2011: Breakpoint hit: Code @ usbh_usr.c:700.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 03:34:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 03:34:59 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 03:34:59 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 03:34:59 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 03:34:59 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 03:34:59 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 03:34:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:34:59 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:34:59 2011: TPIU fitted.
Mon Dec 12 03:34:59 2011: ETM fitted.
Mon Dec 12 03:34:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:35:00 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:35:00 2011: Initial reset was performed
Mon Dec 12 03:35:00 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 03:35:00 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 03:35:00 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 03:35:00 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 03:35:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 03:35:00 2011: Target reset
Mon Dec 12 03:35:06 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 03:35:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:35:06 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:35:06 2011: TPIU fitted.
Mon Dec 12 03:35:06 2011: ETM fitted.
Mon Dec 12 03:35:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:35:06 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:35:09 2011: 138968 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Mon Dec 12 03:35:09 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 03:35:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:35:09 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:35:09 2011: TPIU fitted.
Mon Dec 12 03:35:09 2011: ETM fitted.
Mon Dec 12 03:35:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:35:09 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:35:09 2011: Target reset
Mon Dec 12 03:36:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:36:19 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:36:19 2011: TPIU fitted.
Mon Dec 12 03:36:19 2011: ETM fitted.
Mon Dec 12 03:36:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:36:19 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:36:19 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 12 03:56:09 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 03:56:09 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 03:56:09 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 03:56:09 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 03:56:09 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 03:56:09 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 03:56:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:56:10 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:56:10 2011: TPIU fitted.
Mon Dec 12 03:56:10 2011: ETM fitted.
Mon Dec 12 03:56:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:56:10 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:56:10 2011: Initial reset was performed
Mon Dec 12 03:56:10 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 03:56:10 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 03:56:10 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 03:56:11 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Mon Dec 12 03:56:11 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 03:56:11 2011: Target reset
Mon Dec 12 03:56:16 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 03:56:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:56:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:56:16 2011: TPIU fitted.
Mon Dec 12 03:56:16 2011: ETM fitted.
Mon Dec 12 03:56:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:56:16 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:56:18 2011: 66940 bytes downloaded into FLASH and verified (9.89 Kbytes/sec)
Mon Dec 12 03:56:18 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 03:56:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 03:56:18 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 03:56:18 2011: TPIU fitted.
Mon Dec 12 03:56:18 2011: ETM fitted.
Mon Dec 12 03:56:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 03:56:18 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 03:56:18 2011: Target reset
Mon Dec 12 03:56:24 2011: Breakpoint hit: Code @ main.c:1272.19, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 04:00:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 04:00:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 04:00:24 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 04:00:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 04:00:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 04:00:24 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 04:00:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:00:24 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:00:24 2011: TPIU fitted.
Mon Dec 12 04:00:24 2011: ETM fitted.
Mon Dec 12 04:00:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:00:25 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:00:25 2011: Initial reset was performed
Mon Dec 12 04:00:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 04:00:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 04:00:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 04:00:25 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 04:00:25 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 04:00:25 2011: Target reset
Mon Dec 12 04:00:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 04:00:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:00:31 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:00:31 2011: TPIU fitted.
Mon Dec 12 04:00:31 2011: ETM fitted.
Mon Dec 12 04:00:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:00:31 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:00:34 2011: 139084 bytes downloaded into FLASH and verified (16.28 Kbytes/sec)
Mon Dec 12 04:00:34 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 04:00:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:00:34 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:00:34 2011: TPIU fitted.
Mon Dec 12 04:00:34 2011: ETM fitted.
Mon Dec 12 04:00:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:00:34 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:00:34 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 12 04:12:14 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 04:12:14 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 04:12:14 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 04:12:14 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 04:12:14 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 04:12:14 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 04:12:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:12:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:12:14 2011: TPIU fitted.
Mon Dec 12 04:12:14 2011: ETM fitted.
Mon Dec 12 04:12:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:12:15 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:12:15 2011: Initial reset was performed
Mon Dec 12 04:12:15 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 04:12:15 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 04:12:15 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 04:12:16 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 04:12:16 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 04:12:16 2011: Target reset
Mon Dec 12 04:12:21 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 04:12:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:12:21 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:12:21 2011: TPIU fitted.
Mon Dec 12 04:12:21 2011: ETM fitted.
Mon Dec 12 04:12:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:12:21 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:12:24 2011: 138988 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Mon Dec 12 04:12:24 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 04:12:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:12:24 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:12:24 2011: TPIU fitted.
Mon Dec 12 04:12:24 2011: ETM fitted.
Mon Dec 12 04:12:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:12:24 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:12:24 2011: Target reset
Mon Dec 12 04:12:31 2011: Breakpoint hit: Code @ main.c:1273.11, type: default (auto) 
Mon Dec 12 04:13:39 2011: Breakpoint hit: Code @ usbh_usr.c:686.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 04:14:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 04:14:52 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 04:14:52 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 04:14:52 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 04:14:52 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 04:14:52 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 04:14:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:14:53 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:14:53 2011: TPIU fitted.
Mon Dec 12 04:14:53 2011: ETM fitted.
Mon Dec 12 04:14:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:14:53 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:14:53 2011: Initial reset was performed
Mon Dec 12 04:14:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 04:14:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 04:14:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 04:14:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 04:14:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 04:14:54 2011: Target reset
Mon Dec 12 04:14:59 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 04:14:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:14:59 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:14:59 2011: TPIU fitted.
Mon Dec 12 04:14:59 2011: ETM fitted.
Mon Dec 12 04:14:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:14:59 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:15:02 2011: 138988 bytes downloaded into FLASH and verified (16.18 Kbytes/sec)
Mon Dec 12 04:15:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 04:15:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:15:02 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:15:02 2011: TPIU fitted.
Mon Dec 12 04:15:02 2011: ETM fitted.
Mon Dec 12 04:15:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:15:02 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:15:02 2011: Target reset
Mon Dec 12 04:15:20 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 04:15:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 04:15:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 04:15:39 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 04:15:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 04:15:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 04:15:39 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 04:15:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:15:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:15:40 2011: TPIU fitted.
Mon Dec 12 04:15:40 2011: ETM fitted.
Mon Dec 12 04:15:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:15:40 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:15:40 2011: Initial reset was performed
Mon Dec 12 04:15:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 04:15:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 04:15:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 04:15:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 04:15:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 04:15:41 2011: Target reset
Mon Dec 12 04:15:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 04:15:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:15:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:15:46 2011: TPIU fitted.
Mon Dec 12 04:15:46 2011: ETM fitted.
Mon Dec 12 04:15:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:15:47 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:15:49 2011: 138988 bytes downloaded into FLASH and verified (16.27 Kbytes/sec)
Mon Dec 12 04:15:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 04:15:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:15:49 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:15:49 2011: TPIU fitted.
Mon Dec 12 04:15:49 2011: ETM fitted.
Mon Dec 12 04:15:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:15:49 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:15:49 2011: Target reset
Mon Dec 12 04:16:07 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 12 04:16:13 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 12 04:16:37 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 12 04:16:44 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 04:17:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 04:17:16 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 04:17:16 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 04:17:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 04:17:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 04:17:16 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 04:17:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:17:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:17:16 2011: TPIU fitted.
Mon Dec 12 04:17:16 2011: ETM fitted.
Mon Dec 12 04:17:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:17:17 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:17:17 2011: Initial reset was performed
Mon Dec 12 04:17:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 04:17:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 04:17:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 04:17:17 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Mon Dec 12 04:17:17 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 04:17:17 2011: Target reset
Mon Dec 12 04:17:23 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 04:17:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:17:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:17:23 2011: TPIU fitted.
Mon Dec 12 04:17:23 2011: ETM fitted.
Mon Dec 12 04:17:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:17:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:17:26 2011: 138996 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Mon Dec 12 04:17:26 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 04:17:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:17:26 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:17:26 2011: TPIU fitted.
Mon Dec 12 04:17:26 2011: ETM fitted.
Mon Dec 12 04:17:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:17:26 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:17:26 2011: Target reset
Mon Dec 12 04:17:43 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 12 04:17:59 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 12 04:17:59 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 12 04:18:01 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 12 04:18:01 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 12 04:18:02 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 
Mon Dec 12 04:18:03 2011: Breakpoint hit: Code @ usbh_usr.c:688.21, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 04:19:57 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 04:19:57 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 04:19:57 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 04:19:57 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 04:19:57 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 04:19:57 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 04:19:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:19:57 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:19:57 2011: TPIU fitted.
Mon Dec 12 04:19:57 2011: ETM fitted.
Mon Dec 12 04:19:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:19:58 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:19:58 2011: Initial reset was performed
Mon Dec 12 04:19:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 04:19:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 04:19:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 04:19:59 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 04:19:59 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 04:19:59 2011: Target reset
Mon Dec 12 04:20:04 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 04:20:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:20:04 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:20:04 2011: TPIU fitted.
Mon Dec 12 04:20:04 2011: ETM fitted.
Mon Dec 12 04:20:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:20:04 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:20:07 2011: 138996 bytes downloaded into FLASH and verified (16.12 Kbytes/sec)
Mon Dec 12 04:20:07 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 04:20:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:20:07 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:20:07 2011: TPIU fitted.
Mon Dec 12 04:20:07 2011: ETM fitted.
Mon Dec 12 04:20:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:20:07 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:20:07 2011: Target reset
Mon Dec 12 04:21:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:21:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:21:00 2011: TPIU fitted.
Mon Dec 12 04:21:00 2011: ETM fitted.
Mon Dec 12 04:21:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:21:00 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:21:00 2011: Target reset
Mon Dec 12 04:23:39 2011: Breakpoint hit: Code @ usbh_usr.c:725.31, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 04:30:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 04:30:35 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 04:30:35 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 04:30:35 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 04:30:35 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 04:30:35 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 04:30:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:30:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:30:36 2011: TPIU fitted.
Mon Dec 12 04:30:36 2011: ETM fitted.
Mon Dec 12 04:30:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:30:36 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:30:36 2011: Initial reset was performed
Mon Dec 12 04:30:36 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 04:30:36 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 04:30:36 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 04:30:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 04:30:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 04:30:37 2011: Target reset
Mon Dec 12 04:30:42 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 04:30:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:30:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:30:43 2011: TPIU fitted.
Mon Dec 12 04:30:43 2011: ETM fitted.
Mon Dec 12 04:30:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:30:43 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:30:45 2011: 139004 bytes downloaded into FLASH and verified (16.30 Kbytes/sec)
Mon Dec 12 04:30:45 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 04:30:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:30:45 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:30:45 2011: TPIU fitted.
Mon Dec 12 04:30:45 2011: ETM fitted.
Mon Dec 12 04:30:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:30:45 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:30:45 2011: Target reset
Mon Dec 12 04:31:17 2011: Breakpoint hit: Code @ usbh_usr.c:727.31, type: default (auto) 
Mon Dec 12 04:31:30 2011: Breakpoint hit: Code @ usbh_usr.c:727.31, type: default (auto) 
Mon Dec 12 04:33:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:33:12 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:33:12 2011: TPIU fitted.
Mon Dec 12 04:33:12 2011: ETM fitted.
Mon Dec 12 04:33:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:33:12 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:33:12 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 12 04:33:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 04:33:17 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 04:33:17 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 04:33:17 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 04:33:17 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 04:33:17 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 04:33:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:33:17 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:33:17 2011: TPIU fitted.
Mon Dec 12 04:33:17 2011: ETM fitted.
Mon Dec 12 04:33:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:33:18 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:33:18 2011: Initial reset was performed
Mon Dec 12 04:33:18 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 04:33:18 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 04:33:18 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 04:33:19 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 04:33:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 04:33:19 2011: Target reset
Mon Dec 12 04:33:24 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 04:33:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:33:24 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:33:24 2011: TPIU fitted.
Mon Dec 12 04:33:24 2011: ETM fitted.
Mon Dec 12 04:33:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:33:24 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:33:27 2011: 139036 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Mon Dec 12 04:33:27 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 04:33:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:33:27 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:33:27 2011: TPIU fitted.
Mon Dec 12 04:33:27 2011: ETM fitted.
Mon Dec 12 04:33:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:33:27 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:33:27 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 12 04:35:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 04:35:49 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 04:35:49 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 04:35:49 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 04:35:49 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 04:35:49 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 04:35:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:35:49 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:35:49 2011: TPIU fitted.
Mon Dec 12 04:35:49 2011: ETM fitted.
Mon Dec 12 04:35:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:35:50 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:35:50 2011: Initial reset was performed
Mon Dec 12 04:35:50 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 04:35:50 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 04:35:50 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 04:35:51 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 04:35:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 04:35:51 2011: Target reset
Mon Dec 12 04:35:56 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 04:35:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:35:56 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:35:56 2011: TPIU fitted.
Mon Dec 12 04:35:56 2011: ETM fitted.
Mon Dec 12 04:35:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:35:56 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:35:59 2011: 139036 bytes downloaded into FLASH and verified (16.06 Kbytes/sec)
Mon Dec 12 04:35:59 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 04:35:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 04:35:59 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 04:35:59 2011: TPIU fitted.
Mon Dec 12 04:35:59 2011: ETM fitted.
Mon Dec 12 04:35:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 04:35:59 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 04:35:59 2011: Target reset
Mon Dec 12 04:37:32 2011: Breakpoint hit: Code @ usbh_usr.c:712.26, type: default (auto) 
Mon Dec 12 04:38:03 2011: Breakpoint hit: Code @ usbh_usr.c:712.26, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 17:32:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 17:32:16 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 17:32:16 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 17:32:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 17:32:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 17:32:16 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 17:32:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 17:32:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 17:32:17 2011: TPIU fitted.
Mon Dec 12 17:32:17 2011: ETM fitted.
Mon Dec 12 17:32:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 17:32:17 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 17:32:17 2011: Initial reset was performed
Mon Dec 12 17:32:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 17:32:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 17:32:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 17:32:18 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 17:32:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 17:32:18 2011: Target reset
Mon Dec 12 17:32:23 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 17:32:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 17:32:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 17:32:23 2011: TPIU fitted.
Mon Dec 12 17:32:23 2011: ETM fitted.
Mon Dec 12 17:32:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 17:32:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 17:32:26 2011: 139036 bytes downloaded into FLASH and verified (15.89 Kbytes/sec)
Mon Dec 12 17:32:26 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 17:32:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 17:32:26 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 17:32:26 2011: TPIU fitted.
Mon Dec 12 17:32:26 2011: ETM fitted.
Mon Dec 12 17:32:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 17:32:27 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 17:32:27 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 12 23:36:53 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 23:36:53 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 23:36:53 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 23:36:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 23:36:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 23:36:53 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 23:36:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 23:36:53 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 23:36:53 2011: TPIU fitted.
Mon Dec 12 23:36:53 2011: ETM fitted.
Mon Dec 12 23:36:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 23:36:54 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 23:36:54 2011: Initial reset was performed
Mon Dec 12 23:36:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 23:36:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 23:36:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 23:36:55 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 12 23:36:55 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 23:36:55 2011: Target reset
Mon Dec 12 23:37:00 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 23:37:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 23:37:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 23:37:00 2011: TPIU fitted.
Mon Dec 12 23:37:00 2011: ETM fitted.
Mon Dec 12 23:37:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 23:37:00 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 23:37:03 2011: 139036 bytes downloaded into FLASH and verified (15.63 Kbytes/sec)
Mon Dec 12 23:37:03 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 23:37:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 23:37:03 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 23:37:03 2011: TPIU fitted.
Mon Dec 12 23:37:03 2011: ETM fitted.
Mon Dec 12 23:37:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 23:37:03 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 23:37:03 2011: Target reset
Mon Dec 12 23:42:47 2011: Breakpoint hit: Code @ Ems_System.c:725.7, type: default (auto) 
Mon Dec 12 23:42:51 2011: Failed to set breakpoint at 0x08019410 (out of breakpoints?)
Mon Dec 12 23:42:51 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 12 23:47:38 2011: Breakpoint hit: Code @ Ems_System.c:725.7, type: default (auto) 
Mon Dec 12 23:47:41 2011: Breakpoint hit: Code @ Ems_System.c:1085.11, type: default (auto) 
Mon Dec 12 23:47:44 2011: Breakpoint hit: Code @ Ems_System.c:1133.17, type: default (auto) 
Mon Dec 12 23:47:50 2011: Breakpoint hit: Code @ Ems_System.c:1152.17, type: default (auto) 
Mon Dec 12 23:48:59 2011: Breakpoint hit: Code @ PC_COM.c:55.73, type: default (auto) 
Mon Dec 12 23:49:17 2011: Breakpoint hit: Code @ Ems_System.c:793.16, type: default (auto) 
Mon Dec 12 23:52:40 2011: Breakpoint hit: Code @ Ems_System.c:725.7, type: default (auto) 
Mon Dec 12 23:52:47 2011: Breakpoint hit: Code @ Ems_System.c:1085.11, type: default (auto) 
Mon Dec 12 23:52:56 2011: Breakpoint hit: Code @ Ems_System.c:1133.17, type: default (auto) 
Mon Dec 12 23:53:07 2011: Breakpoint hit: Code @ Ems_System.c:1152.17, type: default (auto) 
Mon Dec 12 23:53:13 2011: Breakpoint hit: Code @ Ems_System.c:1195.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 12 23:55:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 12 23:55:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 12 23:55:10 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 12 23:55:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 12 23:55:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 12 23:55:10 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 12 23:55:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 23:55:10 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 23:55:10 2011: TPIU fitted.
Mon Dec 12 23:55:10 2011: ETM fitted.
Mon Dec 12 23:55:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 23:55:11 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 23:55:11 2011: Initial reset was performed
Mon Dec 12 23:55:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 12 23:55:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 12 23:55:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 12 23:55:12 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 12 23:55:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 12 23:55:12 2011: Target reset
Mon Dec 12 23:55:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 12 23:55:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 23:55:17 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 23:55:17 2011: TPIU fitted.
Mon Dec 12 23:55:17 2011: ETM fitted.
Mon Dec 12 23:55:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 23:55:17 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 23:55:20 2011: 139036 bytes downloaded into FLASH and verified (15.95 Kbytes/sec)
Mon Dec 12 23:55:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 12 23:55:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 12 23:55:20 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 12 23:55:20 2011: TPIU fitted.
Mon Dec 12 23:55:20 2011: ETM fitted.
Mon Dec 12 23:55:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 12 23:55:20 2011: Hardware reset with strategy 0 was performed
Mon Dec 12 23:55:20 2011: Target reset
Mon Dec 12 23:55:50 2011: Breakpoint hit: Code @ Ems_System.c:725.7, type: default (auto) 
Mon Dec 12 23:55:56 2011: Breakpoint hit: Code @ Ems_System.c:1133.17, type: default (auto) 
Mon Dec 12 23:56:07 2011: Breakpoint hit: Code @ Ems_System.c:1152.17, type: default (auto) 
Mon Dec 12 23:56:22 2011: Breakpoint hit: Code @ Ems_System.c:1176.3, type: default (auto) 
Mon Dec 12 23:56:29 2011: Breakpoint hit: Code @ Ems_System.c:1195.16, type: default (auto) 
Mon Dec 12 23:57:53 2011: Breakpoint hit: Code @ Ems_System.h:89.93, type: default (auto) 
Mon Dec 12 23:57:59 2011: Breakpoint hit: Code @ Ems_System.c:1133.17, type: default (auto) 
Mon Dec 12 23:58:20 2011: Breakpoint hit: Code @ Ems_System.c:1152.17, type: default (auto) 
Mon Dec 12 23:58:21 2011: Breakpoint hit: Code @ Ems_System.c:1176.3, type: default (auto) 
Tue Dec 13 00:01:15 2011: Breakpoint hit: Code @ Ems_System.h:90.91, type: default (auto) 
Tue Dec 13 00:01:23 2011: Breakpoint hit: Code @ Ems_System.c:1133.17, type: default (auto) 
Tue Dec 13 00:01:30 2011: Failed to set breakpoint at 0x08018248 (out of breakpoints?)
Tue Dec 13 00:01:30 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 00:01:51 2011: Breakpoint hit: Code @ Ems_System.c:1152.17, type: default (auto) 
Tue Dec 13 00:02:12 2011: Breakpoint hit: Code @ Ems_System.c:1176.3, type: default (auto) 
Tue Dec 13 00:02:59 2011: Breakpoint hit: Code @ Ems_System.h:90.91, type: default (auto) 
Tue Dec 13 00:03:04 2011: Breakpoint hit: Code @ Ems_System.c:1152.17, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 00:03:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 00:03:35 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 00:03:35 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 00:03:35 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 00:03:35 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 00:03:35 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 00:03:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:03:35 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:03:35 2011: TPIU fitted.
Tue Dec 13 00:03:35 2011: ETM fitted.
Tue Dec 13 00:03:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:03:36 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:03:36 2011: Initial reset was performed
Tue Dec 13 00:03:36 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 00:03:36 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 00:03:36 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 00:03:36 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 00:03:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 00:03:36 2011: Target reset
Tue Dec 13 00:03:42 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 00:03:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:03:42 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:03:42 2011: TPIU fitted.
Tue Dec 13 00:03:42 2011: ETM fitted.
Tue Dec 13 00:03:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:03:42 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:03:45 2011: 139036 bytes downloaded into FLASH and verified (15.80 Kbytes/sec)
Tue Dec 13 00:03:45 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 00:03:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:03:45 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:03:45 2011: TPIU fitted.
Tue Dec 13 00:03:45 2011: ETM fitted.
Tue Dec 13 00:03:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:03:45 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:03:45 2011: Target reset
Tue Dec 13 00:06:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:06:39 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:06:39 2011: TPIU fitted.
Tue Dec 13 00:06:39 2011: ETM fitted.
Tue Dec 13 00:06:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:06:39 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:06:39 2011: Target reset
Tue Dec 13 00:18:57 2011: Breakpoint hit: Code @ Ems_System.c:506.11, type: default (auto) 
Tue Dec 13 00:19:01 2011: Breakpoint hit: Code @ Ems_System.c:506.11, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 00:21:27 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 00:21:27 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 00:21:27 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 00:21:27 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 00:21:27 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 00:21:27 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 00:21:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:21:27 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:21:27 2011: TPIU fitted.
Tue Dec 13 00:21:27 2011: ETM fitted.
Tue Dec 13 00:21:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:21:28 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:21:28 2011: Initial reset was performed
Tue Dec 13 00:21:28 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 00:21:28 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 00:21:28 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 00:21:29 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Tue Dec 13 00:21:29 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 00:21:29 2011: Target reset
Tue Dec 13 00:21:34 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 00:21:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:21:34 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:21:34 2011: TPIU fitted.
Tue Dec 13 00:21:34 2011: ETM fitted.
Tue Dec 13 00:21:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:21:34 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:21:37 2011: 139068 bytes downloaded into FLASH and verified (16.31 Kbytes/sec)
Tue Dec 13 00:21:37 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 00:21:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:21:37 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:21:37 2011: TPIU fitted.
Tue Dec 13 00:21:37 2011: ETM fitted.
Tue Dec 13 00:21:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:21:37 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:21:37 2011: Target reset
Tue Dec 13 00:22:00 2011: Breakpoint hit: Code @ Ems_System.c:506.22, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 00:22:48 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 00:22:48 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 00:22:48 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 00:22:48 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 00:22:48 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 00:22:48 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 00:22:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:22:48 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:22:49 2011: TPIU fitted.
Tue Dec 13 00:22:49 2011: ETM fitted.
Tue Dec 13 00:22:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:22:49 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:22:49 2011: Initial reset was performed
Tue Dec 13 00:22:49 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 00:22:49 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 00:22:49 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 00:22:50 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 00:22:50 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 00:22:50 2011: Target reset
Tue Dec 13 00:22:55 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 00:22:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:22:55 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:22:55 2011: TPIU fitted.
Tue Dec 13 00:22:55 2011: ETM fitted.
Tue Dec 13 00:22:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:22:55 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:22:58 2011: 139076 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Tue Dec 13 00:22:58 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 00:22:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:22:58 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:22:58 2011: TPIU fitted.
Tue Dec 13 00:22:58 2011: ETM fitted.
Tue Dec 13 00:22:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:22:58 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:22:58 2011: Target reset
Tue Dec 13 00:23:06 2011: Breakpoint hit: Code @ Ems_System.c:506.11, type: default (auto) 
Tue Dec 13 00:23:09 2011: Breakpoint hit: Code @ Ems_System.c:506.11, type: default (auto) 
Tue Dec 13 00:23:22 2011: Breakpoint hit: Code @ Ems_System.c:517.11, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 00:24:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 00:24:41 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 00:24:41 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 00:24:41 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 00:24:41 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 00:24:41 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 00:24:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:24:41 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:24:41 2011: TPIU fitted.
Tue Dec 13 00:24:41 2011: ETM fitted.
Tue Dec 13 00:24:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:24:42 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:24:42 2011: Initial reset was performed
Tue Dec 13 00:24:42 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 00:24:42 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 00:24:42 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 00:24:42 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 00:24:42 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 00:24:42 2011: Target reset
Tue Dec 13 00:24:48 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 00:24:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:24:48 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:24:48 2011: TPIU fitted.
Tue Dec 13 00:24:48 2011: ETM fitted.
Tue Dec 13 00:24:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:24:48 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:24:51 2011: 139100 bytes downloaded into FLASH and verified (16.16 Kbytes/sec)
Tue Dec 13 00:24:51 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 00:24:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:24:51 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:24:51 2011: TPIU fitted.
Tue Dec 13 00:24:51 2011: ETM fitted.
Tue Dec 13 00:24:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:24:51 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:24:51 2011: Target reset
Tue Dec 13 00:25:09 2011: Breakpoint hit: Code @ Ems_System.c:517.11, type: default (auto) 
Tue Dec 13 00:27:08 2011: Breakpoint hit: Code @ Ems_System.c:503.6, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 00:29:22 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 00:29:22 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 00:29:22 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 00:29:22 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 00:29:22 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 00:29:22 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 00:29:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:29:22 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:29:22 2011: TPIU fitted.
Tue Dec 13 00:29:22 2011: ETM fitted.
Tue Dec 13 00:29:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:29:23 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:29:23 2011: Initial reset was performed
Tue Dec 13 00:29:23 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 00:29:23 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 00:29:23 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 00:29:24 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 00:29:24 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 00:29:24 2011: Target reset
Tue Dec 13 00:29:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 00:29:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:29:29 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:29:29 2011: TPIU fitted.
Tue Dec 13 00:29:29 2011: ETM fitted.
Tue Dec 13 00:29:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:29:29 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:29:32 2011: 139100 bytes downloaded into FLASH and verified (16.16 Kbytes/sec)
Tue Dec 13 00:29:32 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 00:29:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 00:29:32 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 00:29:32 2011: TPIU fitted.
Tue Dec 13 00:29:32 2011: ETM fitted.
Tue Dec 13 00:29:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 00:29:32 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 00:29:32 2011: Target reset


 << Logging to file resumes >> 

Tue Dec 13 03:24:40 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 03:24:40 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 03:24:40 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 03:24:40 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 03:24:40 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 03:24:40 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 03:24:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:24:40 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:24:40 2011: TPIU fitted.
Tue Dec 13 03:24:40 2011: ETM fitted.
Tue Dec 13 03:24:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:24:41 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:24:41 2011: Initial reset was performed
Tue Dec 13 03:24:41 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 03:24:41 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 03:24:41 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 03:24:42 2011: 712 bytes downloaded and verified (1.39 Kbytes/sec)
Tue Dec 13 03:24:42 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 03:24:42 2011: Target reset
Tue Dec 13 03:24:47 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 03:24:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:24:47 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:24:47 2011: TPIU fitted.
Tue Dec 13 03:24:47 2011: ETM fitted.
Tue Dec 13 03:24:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:24:47 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:24:50 2011: 139100 bytes downloaded into FLASH and verified (16.22 Kbytes/sec)
Tue Dec 13 03:24:50 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 03:24:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:24:50 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:24:50 2011: TPIU fitted.
Tue Dec 13 03:24:50 2011: ETM fitted.
Tue Dec 13 03:24:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:24:50 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:24:50 2011: Target reset


 << Logging to file resumes >> 

Tue Dec 13 03:31:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 03:31:11 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 03:31:11 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 03:31:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 03:31:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 03:31:11 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 03:31:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:31:11 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:31:12 2011: TPIU fitted.
Tue Dec 13 03:31:12 2011: ETM fitted.
Tue Dec 13 03:31:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:31:12 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:31:12 2011: Initial reset was performed
Tue Dec 13 03:31:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 03:31:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 03:31:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 03:31:13 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Tue Dec 13 03:31:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 03:31:13 2011: Target reset
Tue Dec 13 03:31:18 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 03:31:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:31:18 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:31:18 2011: TPIU fitted.
Tue Dec 13 03:31:18 2011: ETM fitted.
Tue Dec 13 03:31:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:31:18 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:31:21 2011: 139196 bytes downloaded into FLASH and verified (16.29 Kbytes/sec)
Tue Dec 13 03:31:21 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 03:31:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:31:21 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:31:21 2011: TPIU fitted.
Tue Dec 13 03:31:21 2011: ETM fitted.
Tue Dec 13 03:31:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:31:21 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:31:21 2011: Target reset
Tue Dec 13 03:34:13 2011: Breakpoint hit: Code @ Wifi.c:572.16, type: default (auto) 
Tue Dec 13 03:34:19 2011: Breakpoint hit: Code @ Wifi.c:572.6, type: default (auto) 
Tue Dec 13 03:36:50 2011: Breakpoint hit: Code @ Wifi.c:765.45, type: default (auto) 
Tue Dec 13 03:52:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:52:39 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:52:39 2011: TPIU fitted.
Tue Dec 13 03:52:39 2011: ETM fitted.
Tue Dec 13 03:52:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:52:39 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:52:39 2011: Target reset
Tue Dec 13 03:53:00 2011: Breakpoint hit: Code @ Wifi.c:332.11, type: default (auto) 
Tue Dec 13 03:56:41 2011: Breakpoint hit: Code @ Wifi.c:414.11, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 03:57:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 03:57:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 03:57:10 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 03:57:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 03:57:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 03:57:10 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 03:57:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:57:11 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:57:11 2011: TPIU fitted.
Tue Dec 13 03:57:11 2011: ETM fitted.
Tue Dec 13 03:57:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:57:11 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:57:11 2011: Initial reset was performed
Tue Dec 13 03:57:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 03:57:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 03:57:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 03:57:12 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 03:57:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 03:57:12 2011: Target reset
Tue Dec 13 03:57:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 03:57:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:57:17 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:57:17 2011: TPIU fitted.
Tue Dec 13 03:57:17 2011: ETM fitted.
Tue Dec 13 03:57:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:57:17 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:57:20 2011: 139340 bytes downloaded into FLASH and verified (16.16 Kbytes/sec)
Tue Dec 13 03:57:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 03:57:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:57:20 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:57:20 2011: TPIU fitted.
Tue Dec 13 03:57:20 2011: ETM fitted.
Tue Dec 13 03:57:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:57:20 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:57:20 2011: Target reset
Tue Dec 13 03:58:08 2011: Breakpoint hit: Code @ Wifi.c:332.11, type: default (auto) 
Tue Dec 13 03:58:16 2011: Breakpoint hit: Code @ Wifi.c:373.11, type: default (auto) 
Tue Dec 13 03:58:20 2011: Breakpoint hit: Code @ Wifi.c:414.11, type: default (auto) 
Tue Dec 13 03:58:33 2011: Breakpoint hit: Code @ Wifi.c:780.45, type: default (auto) 
Tue Dec 13 03:58:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 03:58:40 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 03:58:40 2011: TPIU fitted.
Tue Dec 13 03:58:40 2011: ETM fitted.
Tue Dec 13 03:58:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 03:58:40 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 03:58:40 2011: Target reset
Tue Dec 13 03:59:02 2011: Breakpoint hit: Code @ Wifi.c:332.11, type: default (auto) 
Tue Dec 13 03:59:09 2011: Breakpoint hit: Code @ Wifi.c:373.11, type: default (auto) 
Tue Dec 13 03:59:10 2011: Breakpoint hit: Code @ Wifi.c:414.11, type: default (auto) 
Tue Dec 13 03:59:15 2011: Breakpoint hit: Code @ Wifi.c:780.45, type: default (auto) 
Tue Dec 13 04:00:35 2011: Failed to set breakpoint at 0x08021B4E (out of breakpoints?)
Tue Dec 13 04:00:35 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:01 2011: Failed to set breakpoint at 0x08021B70 (out of breakpoints?)
Tue Dec 13 04:01:01 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:02 2011: Failed to set breakpoint at 0x08021B4E (out of breakpoints?)
Tue Dec 13 04:01:02 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:04 2011: Failed to set breakpoint at 0x08021B70 (out of breakpoints?)
Tue Dec 13 04:01:04 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:06 2011: Failed to set breakpoint at 0x08021B4E (out of breakpoints?)
Tue Dec 13 04:01:06 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:17 2011: Failed to set breakpoint at 0x08021B70 (out of breakpoints?)
Tue Dec 13 04:01:18 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:19 2011: Failed to set breakpoint at 0x08021B4E (out of breakpoints?)
Tue Dec 13 04:01:19 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:20 2011: Failed to set breakpoint at 0x08021B70 (out of breakpoints?)
Tue Dec 13 04:01:20 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:20 2011: Failed to set breakpoint at 0x08021B4E (out of breakpoints?)
Tue Dec 13 04:01:20 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:21 2011: Failed to set breakpoint at 0x08021B70 (out of breakpoints?)
Tue Dec 13 04:01:21 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:22 2011: Failed to set breakpoint at 0x08021B4E (out of breakpoints?)
Tue Dec 13 04:01:22 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:23 2011: Failed to set breakpoint at 0x08021B70 (out of breakpoints?)
Tue Dec 13 04:01:23 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:01:25 2011: Failed to set breakpoint at 0x08021B4E (out of breakpoints?)
Tue Dec 13 04:01:25 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:02:29 2011: Failed to set breakpoint at 0x08021B70 (out of breakpoints?)
Tue Dec 13 04:02:29 2011: Performance warning: Lack of breakpoints forces single-stepping.
Tue Dec 13 04:02:30 2011: Failed to set breakpoint at 0x08021B4E (out of breakpoints?)
Tue Dec 13 04:02:30 2011: Performance warning: Lack of breakpoints forces single-stepping.


 << Logging to file resumes >> 

Tue Dec 13 04:02:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 04:02:43 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 04:02:43 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 04:02:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 04:02:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 04:02:43 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 04:02:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:02:43 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:02:43 2011: TPIU fitted.
Tue Dec 13 04:02:43 2011: ETM fitted.
Tue Dec 13 04:02:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:02:44 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:02:44 2011: Initial reset was performed
Tue Dec 13 04:02:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 04:02:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 04:02:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 04:02:45 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 04:02:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 04:02:45 2011: Target reset
Tue Dec 13 04:02:50 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 04:02:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:02:50 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:02:50 2011: TPIU fitted.
Tue Dec 13 04:02:50 2011: ETM fitted.
Tue Dec 13 04:02:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:02:50 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:02:53 2011: 139340 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Tue Dec 13 04:02:53 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 04:02:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:02:53 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:02:53 2011: TPIU fitted.
Tue Dec 13 04:02:53 2011: ETM fitted.
Tue Dec 13 04:02:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:02:53 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:02:53 2011: Target reset
Tue Dec 13 04:03:24 2011: Breakpoint hit: Code @ Wifi.c:332.11, type: default (auto) 
Tue Dec 13 04:03:27 2011: Breakpoint hit: Code @ Wifi.c:373.11, type: default (auto) 
Tue Dec 13 04:03:28 2011: Breakpoint hit: Code @ Wifi.c:414.11, type: default (auto) 
Tue Dec 13 04:03:33 2011: Breakpoint hit: Code @ Wifi.c:780.45, type: default (auto) 
Tue Dec 13 04:03:36 2011: Breakpoint hit: Code @ Wifi.c:332.11, type: default (auto) 
Tue Dec 13 04:03:37 2011: Breakpoint hit: Code @ Wifi.c:414.11, type: default (auto) 
Tue Dec 13 04:03:42 2011: Breakpoint hit: Code @ Wifi.c:780.45, type: default (auto) 
Tue Dec 13 04:03:43 2011: Breakpoint hit: Code @ Wifi.c:332.11, type: default (auto) 
Tue Dec 13 04:03:44 2011: Breakpoint hit: Code @ Wifi.c:414.11, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 04:05:47 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 04:05:47 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 04:05:47 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 04:05:47 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 04:05:47 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 04:05:47 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 04:05:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:05:47 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:05:47 2011: TPIU fitted.
Tue Dec 13 04:05:47 2011: ETM fitted.
Tue Dec 13 04:05:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:05:48 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:05:48 2011: Initial reset was performed
Tue Dec 13 04:05:48 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 04:05:48 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 04:05:48 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 04:05:49 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 04:05:49 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 04:05:49 2011: Target reset
Tue Dec 13 04:05:54 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 04:05:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:05:54 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:05:54 2011: TPIU fitted.
Tue Dec 13 04:05:54 2011: ETM fitted.
Tue Dec 13 04:05:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:05:54 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:05:57 2011: 139444 bytes downloaded into FLASH and verified (16.35 Kbytes/sec)
Tue Dec 13 04:05:57 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 04:05:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:05:57 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:05:57 2011: TPIU fitted.
Tue Dec 13 04:05:57 2011: ETM fitted.
Tue Dec 13 04:05:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:05:57 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:05:57 2011: Target reset
Tue Dec 13 04:06:21 2011: Breakpoint hit: Code @ Wifi.c:336.11, type: default (auto) 
Tue Dec 13 04:06:26 2011: Breakpoint hit: Code @ Wifi.c:418.11, type: default (auto) 
Tue Dec 13 04:06:29 2011: Breakpoint hit: Code @ Wifi.c:796.45, type: default (auto) 
Tue Dec 13 04:06:34 2011: Breakpoint hit: Code @ Wifi.c:799.41, type: default (auto) 
Tue Dec 13 04:06:47 2011: Breakpoint hit: Code @ Wifi.c:336.11, type: default (auto) 
Tue Dec 13 04:06:51 2011: Breakpoint hit: Code @ Wifi.c:418.11, type: default (auto) 
Tue Dec 13 04:06:56 2011: Breakpoint hit: Code @ Wifi.c:796.45, type: default (auto) 
Tue Dec 13 04:07:02 2011: Breakpoint hit: Code @ Wifi.c:418.11, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 04:07:55 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 04:07:55 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 04:07:55 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 04:07:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 04:07:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 04:07:55 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 04:07:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:07:55 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:07:55 2011: TPIU fitted.
Tue Dec 13 04:07:55 2011: ETM fitted.
Tue Dec 13 04:07:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:07:56 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:07:56 2011: Initial reset was performed
Tue Dec 13 04:07:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 04:07:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 04:07:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 04:07:57 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 04:07:57 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 04:07:57 2011: Target reset
Tue Dec 13 04:08:02 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 04:08:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:08:02 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:08:02 2011: TPIU fitted.
Tue Dec 13 04:08:02 2011: ETM fitted.
Tue Dec 13 04:08:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:08:02 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:08:05 2011: 139460 bytes downloaded into FLASH and verified (16.23 Kbytes/sec)
Tue Dec 13 04:08:05 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 04:08:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:08:05 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:08:05 2011: TPIU fitted.
Tue Dec 13 04:08:05 2011: ETM fitted.
Tue Dec 13 04:08:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:08:05 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:08:05 2011: Target reset
Tue Dec 13 04:08:37 2011: Breakpoint hit: Code @ Wifi.c:418.11, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 04:36:25 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 04:36:26 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 04:36:26 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 04:36:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 04:36:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 04:36:26 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 04:36:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:36:26 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:36:26 2011: TPIU fitted.
Tue Dec 13 04:36:26 2011: ETM fitted.
Tue Dec 13 04:36:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:36:27 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:36:27 2011: Initial reset was performed
Tue Dec 13 04:36:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 04:36:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 04:36:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 04:36:27 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 04:36:27 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 04:36:27 2011: Target reset
Tue Dec 13 04:36:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 04:36:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:36:33 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:36:33 2011: TPIU fitted.
Tue Dec 13 04:36:33 2011: ETM fitted.
Tue Dec 13 04:36:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:36:33 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:36:36 2011: 139556 bytes downloaded into FLASH and verified (16.00 Kbytes/sec)
Tue Dec 13 04:36:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 04:36:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:36:36 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:36:36 2011: TPIU fitted.
Tue Dec 13 04:36:36 2011: ETM fitted.
Tue Dec 13 04:36:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:36:36 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:36:36 2011: Target reset
Tue Dec 13 04:38:13 2011: Breakpoint hit: Code @ Ems_System.c:134.6, type: default (auto) 
Tue Dec 13 04:38:18 2011: Breakpoint hit: Code @ Ems_System.c:134.6, type: default (auto) 
Tue Dec 13 04:38:34 2011: Breakpoint hit: Code @ Ems_System.c:142.11, type: default (auto) 
Tue Dec 13 04:38:40 2011: Breakpoint hit: Code @ Ems_System.c:142.11, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 04:39:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 04:39:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 04:39:07 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 04:39:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 04:39:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 04:39:07 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 04:39:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:39:07 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:39:07 2011: TPIU fitted.
Tue Dec 13 04:39:07 2011: ETM fitted.
Tue Dec 13 04:39:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:39:08 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:39:08 2011: Initial reset was performed
Tue Dec 13 04:39:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 04:39:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 04:39:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 04:39:09 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 04:39:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 04:39:09 2011: Target reset
Tue Dec 13 04:39:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 04:39:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:39:14 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:39:14 2011: TPIU fitted.
Tue Dec 13 04:39:14 2011: ETM fitted.
Tue Dec 13 04:39:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:39:14 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:39:17 2011: 139564 bytes downloaded into FLASH and verified (16.40 Kbytes/sec)
Tue Dec 13 04:39:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 04:39:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:39:17 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:39:17 2011: TPIU fitted.
Tue Dec 13 04:39:17 2011: ETM fitted.
Tue Dec 13 04:39:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:39:17 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:39:17 2011: Target reset
Tue Dec 13 04:40:46 2011: Breakpoint hit: Code @ Ems_System.c:144.16, type: default (auto) 
Tue Dec 13 04:41:28 2011: Breakpoint hit: Code @ Ems_System.c:154.16, type: default (auto) 
Tue Dec 13 04:42:45 2011: Breakpoint hit: Code @ Ems_System.c:154.16, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 04:43:57 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 04:43:57 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 04:43:57 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 04:43:57 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 04:43:57 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 04:43:57 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 04:43:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:43:57 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:43:57 2011: TPIU fitted.
Tue Dec 13 04:43:57 2011: ETM fitted.
Tue Dec 13 04:43:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:43:58 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:43:58 2011: Initial reset was performed
Tue Dec 13 04:43:58 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 04:43:58 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 04:43:58 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 04:43:59 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 04:43:59 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 04:43:59 2011: Target reset
Tue Dec 13 04:44:04 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 04:44:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:44:04 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:44:04 2011: TPIU fitted.
Tue Dec 13 04:44:04 2011: ETM fitted.
Tue Dec 13 04:44:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:44:04 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:44:07 2011: 139564 bytes downloaded into FLASH and verified (16.30 Kbytes/sec)
Tue Dec 13 04:44:07 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 04:44:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:44:07 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:44:07 2011: TPIU fitted.
Tue Dec 13 04:44:07 2011: ETM fitted.
Tue Dec 13 04:44:07 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:44:07 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:44:07 2011: Target reset
Tue Dec 13 04:44:59 2011: Breakpoint hit: Code @ Ems_System.c:150.6, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 04:45:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 04:45:35 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 04:45:35 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 04:45:35 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 04:45:35 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 04:45:35 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 04:45:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:45:35 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:45:35 2011: TPIU fitted.
Tue Dec 13 04:45:35 2011: ETM fitted.
Tue Dec 13 04:45:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:45:36 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:45:36 2011: Initial reset was performed
Tue Dec 13 04:45:36 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 04:45:36 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 04:45:36 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 04:45:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 04:45:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 04:45:37 2011: Target reset
Tue Dec 13 04:45:42 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 04:45:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:45:42 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:45:42 2011: TPIU fitted.
Tue Dec 13 04:45:42 2011: ETM fitted.
Tue Dec 13 04:45:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:45:42 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:45:45 2011: 139564 bytes downloaded into FLASH and verified (16.30 Kbytes/sec)
Tue Dec 13 04:45:45 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 04:45:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 04:45:45 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 04:45:45 2011: TPIU fitted.
Tue Dec 13 04:45:45 2011: ETM fitted.
Tue Dec 13 04:45:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 04:45:45 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 04:45:45 2011: Target reset
Tue Dec 13 04:45:51 2011: Breakpoint hit: Code @ Ems_System.c:149.6, type: default (auto) 
Tue Dec 13 04:46:00 2011: Breakpoint hit: Code @ Ems_System.c:153.16, type: default (auto) 
Tue Dec 13 04:46:03 2011: Breakpoint hit: Code @ Ems_System.c:159.21, type: default (auto) 
Tue Dec 13 05:03:27 2011: Breakpoint hit: Code @ Ems_System.c:149.6, type: default (auto) 


 << Logging to file resumes >> 

Tue Dec 13 05:03:34 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 13 05:03:34 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 13 05:03:34 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 13 05:03:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 13 05:03:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 13 05:03:34 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 13 05:03:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 05:03:35 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 05:03:35 2011: TPIU fitted.
Tue Dec 13 05:03:35 2011: ETM fitted.
Tue Dec 13 05:03:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 05:03:35 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 05:03:35 2011: Initial reset was performed
Tue Dec 13 05:03:35 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 13 05:03:35 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 13 05:03:35 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 13 05:03:36 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 13 05:03:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 13 05:03:36 2011: Target reset
Tue Dec 13 05:03:42 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 13 05:03:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 05:03:42 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 05:03:42 2011: TPIU fitted.
Tue Dec 13 05:03:42 2011: ETM fitted.
Tue Dec 13 05:03:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 05:03:42 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 05:03:44 2011: 139692 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Tue Dec 13 05:03:44 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 13 05:03:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 13 05:03:44 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 13 05:03:44 2011: TPIU fitted.
Tue Dec 13 05:03:45 2011: ETM fitted.
Tue Dec 13 05:03:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 13 05:03:45 2011: Hardware reset with strategy 0 was performed
Tue Dec 13 05:03:45 2011: Target reset
Tue Dec 13 05:03:54 2011: Breakpoint hit: Code @ Ems_System.c:149.11, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 15 01:20:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 01:20:02 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 01:20:02 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 01:20:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 01:20:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 01:20:02 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 01:20:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:20:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:20:02 2011: TPIU fitted.
Thu Dec 15 01:20:02 2011: ETM fitted.
Thu Dec 15 01:20:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:20:03 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:20:03 2011: Initial reset was performed
Thu Dec 15 01:20:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 01:20:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 01:20:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 01:20:03 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 01:20:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 01:20:03 2011: Target reset
Thu Dec 15 01:20:09 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 01:20:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:20:09 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:20:09 2011: TPIU fitted.
Thu Dec 15 01:20:09 2011: ETM fitted.
Thu Dec 15 01:20:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:20:09 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:20:12 2011: 139868 bytes downloaded into FLASH and verified (16.52 Kbytes/sec)
Thu Dec 15 01:20:12 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 01:20:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:20:12 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:20:12 2011: TPIU fitted.
Thu Dec 15 01:20:12 2011: ETM fitted.
Thu Dec 15 01:20:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:20:12 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:20:12 2011: Target reset
Thu Dec 15 01:20:38 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:20:40 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:20:40 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:20:40 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:20:41 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:20:54 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:20:58 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:21:24 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:21:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:21:25 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:21:25 2011: TPIU fitted.
Thu Dec 15 01:21:25 2011: ETM fitted.
Thu Dec 15 01:21:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:21:25 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:21:25 2011: Target reset
Thu Dec 15 01:21:29 2011: Breakpoint hit: Code @ main.c:1149.7, type: default (auto) 
Thu Dec 15 01:21:29 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:21:40 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:21:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:21:41 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:21:41 2011: TPIU fitted.
Thu Dec 15 01:21:41 2011: ETM fitted.
Thu Dec 15 01:21:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:21:41 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:21:41 2011: Target reset
Thu Dec 15 01:21:48 2011: Breakpoint hit: Code @ main.c:1149.7, type: default (auto) 
Thu Dec 15 01:21:48 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:21:49 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:21:51 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:21:52 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:22:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:22:17 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:22:17 2011: TPIU fitted.
Thu Dec 15 01:22:17 2011: ETM fitted.
Thu Dec 15 01:22:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:22:17 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:22:17 2011: Target reset
Thu Dec 15 01:22:25 2011: Breakpoint hit: Code @ main.c:1119.6, type: default (auto) 
Thu Dec 15 01:22:29 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:22:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:22:31 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:22:31 2011: TPIU fitted.
Thu Dec 15 01:22:31 2011: ETM fitted.
Thu Dec 15 01:22:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:22:31 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:22:31 2011: Target reset
Thu Dec 15 01:22:34 2011: Breakpoint hit: Code @ main.c:1119.6, type: default (auto) 
Thu Dec 15 01:23:41 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:24:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:24:06 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:24:06 2011: TPIU fitted.
Thu Dec 15 01:24:06 2011: ETM fitted.
Thu Dec 15 01:24:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:24:06 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:24:06 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 15 01:24:10 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 01:24:10 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 01:24:10 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 01:24:10 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 01:24:10 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 01:24:10 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 01:24:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:24:10 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:24:10 2011: TPIU fitted.
Thu Dec 15 01:24:10 2011: ETM fitted.
Thu Dec 15 01:24:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:24:11 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:24:11 2011: Initial reset was performed
Thu Dec 15 01:24:11 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 01:24:11 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 01:24:11 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 01:24:12 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 01:24:12 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 01:24:12 2011: Target reset
Thu Dec 15 01:24:17 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 01:24:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:24:17 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:24:17 2011: TPIU fitted.
Thu Dec 15 01:24:17 2011: ETM fitted.
Thu Dec 15 01:24:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:24:17 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:24:20 2011: 139868 bytes downloaded into FLASH and verified (16.28 Kbytes/sec)
Thu Dec 15 01:24:20 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 01:24:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:24:20 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:24:20 2011: TPIU fitted.
Thu Dec 15 01:24:20 2011: ETM fitted.
Thu Dec 15 01:24:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:24:20 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:24:20 2011: Target reset
Thu Dec 15 01:24:37 2011: Breakpoint hit: Code @ nand_if.c:338.2, type: default (auto) 
Thu Dec 15 01:24:37 2011: The stack pointer for stack 'CSTACK' (currently 0x20012C88) is outside the stack range (0x20012CE8 to 0x20013CE8)
Thu Dec 15 01:24:48 2011: The stack pointer for stack 'CSTACK' (currently 0x20012C88) is outside the stack range (0x20012CE8 to 0x20013CE8)
Thu Dec 15 01:24:54 2011: The stack pointer for stack 'CSTACK' (currently 0x20012C88) is outside the stack range (0x20012CE8 to 0x20013CE8)
Thu Dec 15 01:25:00 2011: The stack pointer for stack 'CSTACK' (currently 0x20012C88) is outside the stack range (0x20012CE8 to 0x20013CE8)
Thu Dec 15 01:25:22 2011: Breakpoint hit: Code @ nand_if.c:376.2, type: default (auto) 
Thu Dec 15 01:25:22 2011: The stack 'CSTACK' is filled to 100% (4096 bytes used out of 4096). The warning threshold is set to 90.%
Thu Dec 15 01:25:22 2011: The stack pointer for stack 'CSTACK' (currently 0x20012C88) is outside the stack range (0x20012CE8 to 0x20013CE8)


 << Logging to file resumes >> 

Thu Dec 15 01:27:19 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 01:27:20 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 01:27:20 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 01:27:20 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 01:27:20 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 01:27:20 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 01:27:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:27:20 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:27:20 2011: TPIU fitted.
Thu Dec 15 01:27:20 2011: ETM fitted.
Thu Dec 15 01:27:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:27:21 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:27:21 2011: Initial reset was performed
Thu Dec 15 01:27:21 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 01:27:21 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 01:27:21 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 01:27:21 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 01:27:21 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 01:27:21 2011: Target reset
Thu Dec 15 01:27:27 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 01:27:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:27:27 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:27:27 2011: TPIU fitted.
Thu Dec 15 01:27:27 2011: ETM fitted.
Thu Dec 15 01:27:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:27:27 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:27:30 2011: 139860 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Thu Dec 15 01:27:30 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 01:27:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:27:30 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:27:30 2011: TPIU fitted.
Thu Dec 15 01:27:30 2011: ETM fitted.
Thu Dec 15 01:27:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:27:30 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:27:30 2011: Target reset
Thu Dec 15 01:27:54 2011: Breakpoint hit: Code @ nand_if.c:338.2, type: default (auto) 
Thu Dec 15 01:28:05 2011: Breakpoint hit: Code @ nand_if.c:376.2, type: default (auto) 
Thu Dec 15 01:28:13 2011: Breakpoint hit: Code @ nand_if.c:391.30, type: default (auto) 
Thu Dec 15 01:42:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:42:34 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:42:34 2011: TPIU fitted.
Thu Dec 15 01:42:34 2011: ETM fitted.
Thu Dec 15 01:42:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:42:43 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Thu Dec 15 01:42:48 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 01:42:48 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 01:42:48 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 01:42:48 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 01:42:48 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 01:42:48 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 01:42:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:42:48 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:42:48 2011: TPIU fitted.
Thu Dec 15 01:42:48 2011: ETM fitted.
Thu Dec 15 01:42:48 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:42:49 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:42:49 2011: Initial reset was performed
Thu Dec 15 01:42:49 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 01:42:49 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 01:42:49 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 01:42:50 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 01:42:50 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 01:42:50 2011: Target reset
Thu Dec 15 01:42:55 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 01:42:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:42:55 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:42:55 2011: TPIU fitted.
Thu Dec 15 01:42:55 2011: ETM fitted.
Thu Dec 15 01:42:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:42:55 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:42:58 2011: 139860 bytes downloaded into FLASH and verified (16.62 Kbytes/sec)
Thu Dec 15 01:42:58 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 01:42:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:42:58 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:42:58 2011: TPIU fitted.
Thu Dec 15 01:42:58 2011: ETM fitted.
Thu Dec 15 01:42:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:42:58 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:42:58 2011: Target reset
Thu Dec 15 01:43:29 2011: Breakpoint hit: Code @ main.c:1121.6, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 15 01:44:41 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 01:44:41 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 01:44:41 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 01:44:41 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 01:44:41 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 01:44:41 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 01:44:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:44:42 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:44:42 2011: TPIU fitted.
Thu Dec 15 01:44:42 2011: ETM fitted.
Thu Dec 15 01:44:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:44:42 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:44:42 2011: Initial reset was performed
Thu Dec 15 01:44:42 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 01:44:42 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 01:44:42 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 01:44:43 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 01:44:43 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 01:44:43 2011: Target reset
Thu Dec 15 01:44:48 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 01:44:48 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:44:48 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:44:49 2011: TPIU fitted.
Thu Dec 15 01:44:49 2011: ETM fitted.
Thu Dec 15 01:44:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:44:49 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:44:51 2011: 139860 bytes downloaded into FLASH and verified (16.10 Kbytes/sec)
Thu Dec 15 01:44:51 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 01:44:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:44:51 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:44:51 2011: TPIU fitted.
Thu Dec 15 01:44:51 2011: ETM fitted.
Thu Dec 15 01:44:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:44:52 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:44:52 2011: Target reset
Thu Dec 15 01:45:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:45:27 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:45:27 2011: TPIU fitted.
Thu Dec 15 01:45:27 2011: ETM fitted.
Thu Dec 15 01:45:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:45:27 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:45:27 2011: Target reset
Thu Dec 15 01:45:29 2011: Breakpoint hit: Code @ Eeprom.c:195.2, type: default (auto) 
Thu Dec 15 01:52:27 2011: Breakpoint hit: Code @ Eeprom.c:195.2, type: default (auto) 
Thu Dec 15 01:52:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 01:52:47 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 01:52:47 2011: TPIU fitted.
Thu Dec 15 01:52:47 2011: ETM fitted.
Thu Dec 15 01:52:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 01:52:47 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 01:52:47 2011: Target reset
Thu Dec 15 01:52:50 2011: Breakpoint hit: Code @ Eeprom.c:195.2, type: default (auto) 
Thu Dec 15 01:57:31 2011: The stack pointer for stack 'CSTACK' (currently 0x20003478) is outside the stack range (0x20013D20 to 0x20014D20)


 << Logging to file resumes >> 

Thu Dec 15 03:00:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 03:00:43 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 03:00:43 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 03:00:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 03:00:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 03:00:43 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 03:00:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 03:00:43 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 03:00:43 2011: TPIU fitted.
Thu Dec 15 03:00:43 2011: ETM fitted.
Thu Dec 15 03:00:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 03:00:44 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 03:00:44 2011: Initial reset was performed
Thu Dec 15 03:00:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 03:00:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 03:00:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 03:00:45 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Dec 15 03:00:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 03:00:45 2011: Target reset
Thu Dec 15 03:00:50 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 03:00:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 03:00:50 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 03:00:50 2011: TPIU fitted.
Thu Dec 15 03:00:50 2011: ETM fitted.
Thu Dec 15 03:00:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 03:00:50 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 03:00:53 2011: 139700 bytes downloaded into FLASH and verified (16.69 Kbytes/sec)
Thu Dec 15 03:00:53 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 03:00:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 03:00:53 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 03:00:53 2011: TPIU fitted.
Thu Dec 15 03:00:53 2011: ETM fitted.
Thu Dec 15 03:00:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 03:00:53 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 03:00:53 2011: Target reset
Thu Dec 15 03:01:01 2011: Breakpoint hit: Code @ main.c:1121.6, type: default (auto) 
Thu Dec 15 03:01:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 03:01:57 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 03:01:57 2011: TPIU fitted.
Thu Dec 15 03:01:57 2011: ETM fitted.
Thu Dec 15 03:01:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 03:02:43 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Thu Dec 15 03:03:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 03:03:04 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 03:03:04 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 03:03:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 03:03:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 03:03:04 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 03:03:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 03:03:04 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 03:03:04 2011: TPIU fitted.
Thu Dec 15 03:03:04 2011: ETM fitted.
Thu Dec 15 03:03:04 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 03:03:05 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 03:03:05 2011: Initial reset was performed
Thu Dec 15 03:03:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 03:03:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 03:03:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 03:03:06 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 03:03:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 03:03:06 2011: Target reset
Thu Dec 15 03:03:11 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 03:03:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 03:03:11 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 03:03:11 2011: TPIU fitted.
Thu Dec 15 03:03:11 2011: ETM fitted.
Thu Dec 15 03:03:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 03:03:11 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 03:03:14 2011: 139700 bytes downloaded into FLASH and verified (16.79 Kbytes/sec)
Thu Dec 15 03:03:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 03:03:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 03:03:14 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 03:03:14 2011: TPIU fitted.
Thu Dec 15 03:03:14 2011: ETM fitted.
Thu Dec 15 03:03:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 03:03:14 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 03:03:14 2011: Target reset
Thu Dec 15 03:03:24 2011: Breakpoint hit: Code @ main.c:1121.6, type: default (auto) 
Thu Dec 15 03:04:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 03:04:02 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 03:04:02 2011: TPIU fitted.
Thu Dec 15 03:04:02 2011: ETM fitted.
Thu Dec 15 03:04:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Thu Dec 15 10:27:28 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 10:27:28 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 10:27:28 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 10:27:28 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 10:27:28 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 10:27:28 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 10:27:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 10:27:28 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 10:27:28 2011: TPIU fitted.
Thu Dec 15 10:27:28 2011: ETM fitted.
Thu Dec 15 10:27:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 10:27:29 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 10:27:29 2011: Initial reset was performed
Thu Dec 15 10:27:29 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 10:27:29 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 10:27:29 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 10:27:30 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Thu Dec 15 10:27:30 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 10:27:30 2011: Target reset
Thu Dec 15 10:27:35 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 10:27:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 10:27:35 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 10:27:35 2011: TPIU fitted.
Thu Dec 15 10:27:35 2011: ETM fitted.
Thu Dec 15 10:27:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 10:27:35 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 10:27:38 2011: 139764 bytes downloaded into FLASH and verified (16.58 Kbytes/sec)
Thu Dec 15 10:27:38 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 10:27:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 10:27:38 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 10:27:38 2011: TPIU fitted.
Thu Dec 15 10:27:38 2011: ETM fitted.
Thu Dec 15 10:27:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 10:27:38 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 10:27:38 2011: Target reset
Thu Dec 15 10:27:54 2011: Breakpoint hit: Code @ main.c:1121.6, type: default (auto) 
Thu Dec 15 10:28:26 2011: Breakpoint hit: Code @ Drive_Process.c:242.25, type: default (auto) 
Thu Dec 15 10:28:37 2011: Breakpoint hit: Code @ Drive_Process.c:242.16, type: default (auto) 
Thu Dec 15 10:28:51 2011: Breakpoint hit: Code @ Drive_Process.c:255.21, type: default (auto) 
Thu Dec 15 10:28:56 2011: Breakpoint hit: Code @ Drive_Process.c:255.21, type: default (auto) 
Thu Dec 15 10:29:30 2011: Breakpoint hit: Code @ Drive_Process.c:249.21, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 15 10:30:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 10:30:46 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 10:30:46 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 10:30:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 10:30:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 10:30:46 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 10:30:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 10:30:47 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 10:30:47 2011: TPIU fitted.
Thu Dec 15 10:30:47 2011: ETM fitted.
Thu Dec 15 10:30:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 10:30:47 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 10:30:47 2011: Initial reset was performed
Thu Dec 15 10:30:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 10:30:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 10:30:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 10:30:48 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Thu Dec 15 10:30:48 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 10:30:48 2011: Target reset
Thu Dec 15 10:30:53 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 10:30:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 10:30:53 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 10:30:53 2011: TPIU fitted.
Thu Dec 15 10:30:53 2011: ETM fitted.
Thu Dec 15 10:30:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 10:30:53 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 10:30:57 2011: 139740 bytes downloaded into FLASH and verified (15.82 Kbytes/sec)
Thu Dec 15 10:30:57 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 10:30:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 10:30:57 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 10:30:57 2011: TPIU fitted.
Thu Dec 15 10:30:57 2011: ETM fitted.
Thu Dec 15 10:30:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 10:30:57 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 10:30:57 2011: Target reset
Thu Dec 15 10:34:54 2011: Breakpoint hit: Code @ Drive_Process.c:249.21, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 15 10:38:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 10:38:43 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 10:38:43 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 10:38:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 10:38:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 10:38:43 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 10:38:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 10:38:44 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 10:38:44 2011: TPIU fitted.
Thu Dec 15 10:38:44 2011: ETM fitted.
Thu Dec 15 10:38:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 10:38:44 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 10:38:44 2011: Initial reset was performed
Thu Dec 15 10:38:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 10:38:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 10:38:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 10:38:45 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 10:38:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 10:38:45 2011: Target reset
Thu Dec 15 10:38:51 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 10:38:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 10:38:51 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 10:38:51 2011: TPIU fitted.
Thu Dec 15 10:38:51 2011: ETM fitted.
Thu Dec 15 10:38:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 10:38:51 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 10:38:54 2011: 139580 bytes downloaded into FLASH and verified (15.92 Kbytes/sec)
Thu Dec 15 10:38:54 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 10:38:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 10:38:54 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 10:38:54 2011: TPIU fitted.
Thu Dec 15 10:38:54 2011: ETM fitted.
Thu Dec 15 10:38:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 10:38:54 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 10:38:54 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 15 11:28:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 11:28:18 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 11:28:18 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 11:28:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 11:28:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 11:28:18 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 11:28:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:28:18 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:28:18 2011: TPIU fitted.
Thu Dec 15 11:28:18 2011: ETM fitted.
Thu Dec 15 11:28:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:28:19 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:28:19 2011: Initial reset was performed
Thu Dec 15 11:28:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 11:28:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 11:28:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 11:28:19 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 11:28:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 11:28:19 2011: Target reset
Thu Dec 15 11:28:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 11:28:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:28:25 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:28:25 2011: TPIU fitted.
Thu Dec 15 11:28:25 2011: ETM fitted.
Thu Dec 15 11:28:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:28:25 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:28:28 2011: 139644 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Thu Dec 15 11:28:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 11:28:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:28:28 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:28:28 2011: TPIU fitted.
Thu Dec 15 11:28:28 2011: ETM fitted.
Thu Dec 15 11:28:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:28:28 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:28:28 2011: Target reset
Thu Dec 15 11:30:58 2011: Breakpoint hit: Code @ Drive_Process.c:222.21, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 15 11:40:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 11:40:22 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 11:40:22 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 11:40:22 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 11:40:22 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 11:40:22 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 11:40:22 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:40:22 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:40:22 2011: TPIU fitted.
Thu Dec 15 11:40:22 2011: ETM fitted.
Thu Dec 15 11:40:22 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:40:22 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:40:22 2011: Initial reset was performed
Thu Dec 15 11:40:22 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 11:40:22 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 11:40:22 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 11:40:23 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 11:40:23 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 11:40:23 2011: Target reset
Thu Dec 15 11:40:29 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 11:40:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:40:29 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:40:29 2011: TPIU fitted.
Thu Dec 15 11:40:29 2011: ETM fitted.
Thu Dec 15 11:40:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:40:29 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:40:32 2011: 139644 bytes downloaded into FLASH and verified (16.01 Kbytes/sec)
Thu Dec 15 11:40:32 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 11:40:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:40:32 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:40:32 2011: TPIU fitted.
Thu Dec 15 11:40:32 2011: ETM fitted.
Thu Dec 15 11:40:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:40:32 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:40:32 2011: Target reset
Thu Dec 15 11:42:06 2011: Breakpoint hit: Code @ Drive_Process.c:222.21, type: default (auto) 


 << Logging to file resumes >> 

Thu Dec 15 11:46:11 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 11:46:11 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 11:46:11 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 11:46:11 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 11:46:11 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 11:46:11 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 11:46:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:46:11 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:46:11 2011: TPIU fitted.
Thu Dec 15 11:46:11 2011: ETM fitted.
Thu Dec 15 11:46:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:46:12 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:46:12 2011: Initial reset was performed
Thu Dec 15 11:46:12 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 11:46:12 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 11:46:12 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 11:46:13 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 11:46:13 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 11:46:13 2011: Target reset
Thu Dec 15 11:46:18 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 11:46:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:46:18 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:46:18 2011: TPIU fitted.
Thu Dec 15 11:46:18 2011: ETM fitted.
Thu Dec 15 11:46:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:46:18 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:46:21 2011: 139780 bytes downloaded into FLASH and verified (16.39 Kbytes/sec)
Thu Dec 15 11:46:21 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 11:46:21 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:46:21 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:46:21 2011: TPIU fitted.
Thu Dec 15 11:46:21 2011: ETM fitted.
Thu Dec 15 11:46:21 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:46:21 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:46:21 2011: Target reset


 << Logging to file resumes >> 

Thu Dec 15 11:48:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Thu Dec 15 11:48:16 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Thu Dec 15 11:48:16 2011: JLINK command: device = STM32F207xx, return = 0

Thu Dec 15 11:48:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Thu Dec 15 11:48:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Thu Dec 15 11:48:16 2011: JTAG speed is initially set to: 32 kHz
Thu Dec 15 11:48:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:48:16 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:48:16 2011: TPIU fitted.
Thu Dec 15 11:48:16 2011: ETM fitted.
Thu Dec 15 11:48:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:48:17 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:48:17 2011: Initial reset was performed
Thu Dec 15 11:48:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Thu Dec 15 11:48:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Dec 15 11:48:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Dec 15 11:48:18 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Thu Dec 15 11:48:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Thu Dec 15 11:48:18 2011: Target reset
Thu Dec 15 11:48:23 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Thu Dec 15 11:48:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:48:23 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:48:23 2011: TPIU fitted.
Thu Dec 15 11:48:23 2011: ETM fitted.
Thu Dec 15 11:48:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:48:23 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:48:26 2011: 139780 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Thu Dec 15 11:48:26 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Thu Dec 15 11:48:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Thu Dec 15 11:48:26 2011: Found Cortex-M3 r2p0, Little endian.
Thu Dec 15 11:48:26 2011: TPIU fitted.
Thu Dec 15 11:48:26 2011: ETM fitted.
Thu Dec 15 11:48:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Dec 15 11:48:26 2011: Hardware reset with strategy 0 was performed
Thu Dec 15 11:48:26 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 17 11:18:59 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 11:18:59 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 11:18:59 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 11:18:59 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 11:18:59 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 11:18:59 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 11:18:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 11:19:00 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 11:19:00 2011: TPIU fitted.
Sat Dec 17 11:19:00 2011: ETM fitted.
Sat Dec 17 11:19:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 11:19:00 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 11:19:00 2011: Initial reset was performed
Sat Dec 17 11:19:00 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 11:19:00 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 11:19:00 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 11:19:01 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 11:19:01 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 11:19:01 2011: Target reset
Sat Dec 17 11:19:06 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 11:19:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 11:19:06 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 11:19:06 2011: TPIU fitted.
Sat Dec 17 11:19:06 2011: ETM fitted.
Sat Dec 17 11:19:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 11:19:07 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 11:19:10 2011: 139580 bytes downloaded into FLASH and verified (15.95 Kbytes/sec)
Sat Dec 17 11:19:10 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 11:19:10 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 11:19:10 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 11:19:10 2011: TPIU fitted.
Sat Dec 17 11:19:10 2011: ETM fitted.
Sat Dec 17 11:19:10 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 11:19:10 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 11:19:10 2011: Target reset
Sat Dec 17 11:36:54 2011: Breakpoint hit: Code @ main.c:726.31, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 11:37:27 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 11:37:27 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 11:37:27 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 11:37:27 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 11:37:27 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 11:37:27 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 11:37:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 11:37:27 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 11:37:27 2011: TPIU fitted.
Sat Dec 17 11:37:27 2011: ETM fitted.
Sat Dec 17 11:37:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 11:37:28 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 11:37:28 2011: Initial reset was performed
Sat Dec 17 11:37:28 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 11:37:28 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 11:37:28 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 11:37:28 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 11:37:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 11:37:28 2011: Target reset
Sat Dec 17 11:37:34 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 11:37:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 11:37:34 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 11:37:34 2011: TPIU fitted.
Sat Dec 17 11:37:34 2011: ETM fitted.
Sat Dec 17 11:37:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 11:37:34 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 11:37:37 2011: 139580 bytes downloaded into FLASH and verified (15.86 Kbytes/sec)
Sat Dec 17 11:37:37 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 11:37:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 11:37:37 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 11:37:37 2011: TPIU fitted.
Sat Dec 17 11:37:37 2011: ETM fitted.
Sat Dec 17 11:37:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 11:37:37 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 11:37:37 2011: Target reset
Sat Dec 17 11:37:46 2011: Breakpoint hit: Code @ main.c:726.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 14:11:46 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 14:11:46 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 14:11:46 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 14:11:46 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 14:11:46 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 14:11:46 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 14:11:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:11:46 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:11:46 2011: TPIU fitted.
Sat Dec 17 14:11:46 2011: ETM fitted.
Sat Dec 17 14:11:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:11:47 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:11:47 2011: Initial reset was performed
Sat Dec 17 14:11:47 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 14:11:47 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 14:11:47 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 14:11:48 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 14:11:48 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 14:11:48 2011: Target reset
Sat Dec 17 14:11:53 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 14:11:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:11:53 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:11:53 2011: TPIU fitted.
Sat Dec 17 14:11:53 2011: ETM fitted.
Sat Dec 17 14:11:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:11:53 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:11:56 2011: 139580 bytes downloaded into FLASH and verified (15.98 Kbytes/sec)
Sat Dec 17 14:11:56 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 14:11:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:11:56 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:11:56 2011: TPIU fitted.
Sat Dec 17 14:11:56 2011: ETM fitted.
Sat Dec 17 14:11:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:11:56 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:11:56 2011: Target reset
Sat Dec 17 14:28:47 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sat Dec 17 14:28:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 14:28:52 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 14:28:52 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 14:28:52 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 14:28:52 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 14:28:52 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 14:28:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:28:52 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:28:53 2011: TPIU fitted.
Sat Dec 17 14:28:53 2011: ETM fitted.
Sat Dec 17 14:28:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:28:53 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:28:53 2011: Initial reset was performed
Sat Dec 17 14:28:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 14:28:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 14:28:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 14:28:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 14:28:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 14:28:54 2011: Target reset
Sat Dec 17 14:28:59 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 14:28:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:28:59 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:28:59 2011: TPIU fitted.
Sat Dec 17 14:28:59 2011: ETM fitted.
Sat Dec 17 14:28:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:28:59 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:29:02 2011: 139580 bytes downloaded into FLASH and verified (16.04 Kbytes/sec)
Sat Dec 17 14:29:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 14:29:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:29:02 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:29:02 2011: TPIU fitted.
Sat Dec 17 14:29:02 2011: ETM fitted.
Sat Dec 17 14:29:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:29:02 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:29:02 2011: Target reset
Sat Dec 17 14:30:03 2011: Breakpoint hit: Code @ Ems_System.c:173.11, type: default (auto) 
Sat Dec 17 14:32:50 2011: Breakpoint hit: Code @ main.c:683.16, type: default (auto) 
Sat Dec 17 14:33:06 2011: Breakpoint hit: Code @ main.c:683.16, type: default (auto) 
Sat Dec 17 14:33:06 2011: Breakpoint hit: Code @ main.c:683.16, type: default (auto) 
Sat Dec 17 14:33:11 2011: Breakpoint hit: Code @ main.c:681.11, type: default (auto) 
Sat Dec 17 14:33:15 2011: Breakpoint hit: Code @ main.c:681.11, type: default (auto) 
Sat Dec 17 14:33:17 2011: Breakpoint hit: Code @ main.c:681.11, type: default (auto) 
Sat Dec 17 14:33:19 2011: Breakpoint hit: Code @ main.c:681.11, type: default (auto) 
Sat Dec 17 14:33:19 2011: Breakpoint hit: Code @ main.c:681.11, type: default (auto) 
Sat Dec 17 14:33:20 2011: Breakpoint hit: Code @ main.c:681.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 14:34:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 14:34:35 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 14:34:35 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 14:34:35 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 14:34:35 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 14:34:35 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 14:34:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:34:35 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:34:35 2011: TPIU fitted.
Sat Dec 17 14:34:35 2011: ETM fitted.
Sat Dec 17 14:34:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:34:36 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:34:36 2011: Initial reset was performed
Sat Dec 17 14:34:36 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 14:34:36 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 14:34:36 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 14:34:37 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 14:34:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 14:34:37 2011: Target reset
Sat Dec 17 14:34:42 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 14:34:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:34:42 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:34:42 2011: TPIU fitted.
Sat Dec 17 14:34:42 2011: ETM fitted.
Sat Dec 17 14:34:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:34:42 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:34:45 2011: 139580 bytes downloaded into FLASH and verified (16.01 Kbytes/sec)
Sat Dec 17 14:34:45 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 14:34:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:34:45 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:34:45 2011: TPIU fitted.
Sat Dec 17 14:34:45 2011: ETM fitted.
Sat Dec 17 14:34:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:34:45 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:34:45 2011: Target reset
Sat Dec 17 14:34:53 2011: Breakpoint hit: Code @ main.c:681.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 14:36:02 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 14:36:02 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 14:36:02 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 14:36:02 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 14:36:02 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 14:36:02 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 14:36:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:36:02 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:36:02 2011: TPIU fitted.
Sat Dec 17 14:36:02 2011: ETM fitted.
Sat Dec 17 14:36:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:36:03 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:36:03 2011: Initial reset was performed
Sat Dec 17 14:36:03 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 14:36:03 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 14:36:03 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 14:36:03 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Sat Dec 17 14:36:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 14:36:03 2011: Target reset
Sat Dec 17 14:36:09 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 14:36:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:36:09 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:36:09 2011: TPIU fitted.
Sat Dec 17 14:36:09 2011: ETM fitted.
Sat Dec 17 14:36:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:36:09 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:36:12 2011: 139580 bytes downloaded into FLASH and verified (16.25 Kbytes/sec)
Sat Dec 17 14:36:12 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 14:36:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:36:12 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:36:12 2011: TPIU fitted.
Sat Dec 17 14:36:12 2011: ETM fitted.
Sat Dec 17 14:36:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:36:12 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:36:12 2011: Target reset
Sat Dec 17 14:36:58 2011: Fatal error: Bad JTAG communication: Write to IR: Expected 0x1, got 0xd (TAP Command : 10) @ Off 0x5.    Session aborted!


 << Logging to file resumes >> 

Sat Dec 17 14:37:07 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 14:37:07 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 14:37:07 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 14:37:07 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 14:37:07 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 14:37:07 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 14:37:07 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:37:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:37:08 2011: TPIU fitted.
Sat Dec 17 14:37:08 2011: ETM fitted.
Sat Dec 17 14:37:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:37:08 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:37:08 2011: Initial reset was performed
Sat Dec 17 14:37:08 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 14:37:08 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 14:37:08 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 14:37:09 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 14:37:09 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 14:37:09 2011: Target reset
Sat Dec 17 14:37:14 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 14:37:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:37:14 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:37:14 2011: TPIU fitted.
Sat Dec 17 14:37:14 2011: ETM fitted.
Sat Dec 17 14:37:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:37:15 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:37:17 2011: 139580 bytes downloaded into FLASH and verified (16.43 Kbytes/sec)
Sat Dec 17 14:37:17 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 14:37:17 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:37:17 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:37:17 2011: TPIU fitted.
Sat Dec 17 14:37:17 2011: ETM fitted.
Sat Dec 17 14:37:17 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:37:17 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:37:17 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 17 14:40:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 14:40:27 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 14:40:27 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 14:40:27 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 14:40:27 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 14:40:27 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 14:40:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:40:27 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:40:27 2011: TPIU fitted.
Sat Dec 17 14:40:27 2011: ETM fitted.
Sat Dec 17 14:40:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:40:28 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:40:28 2011: Initial reset was performed
Sat Dec 17 14:40:28 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 14:40:28 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 14:40:28 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 14:40:28 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 14:40:28 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 14:40:28 2011: Target reset
Sat Dec 17 14:40:34 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 14:40:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:40:34 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:40:34 2011: TPIU fitted.
Sat Dec 17 14:40:34 2011: ETM fitted.
Sat Dec 17 14:40:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:40:34 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:40:37 2011: 139580 bytes downloaded into FLASH and verified (15.83 Kbytes/sec)
Sat Dec 17 14:40:37 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 14:40:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:40:37 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:40:37 2011: TPIU fitted.
Sat Dec 17 14:40:37 2011: ETM fitted.
Sat Dec 17 14:40:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:40:37 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:40:37 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 17 14:44:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 14:44:29 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 14:44:29 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 14:44:29 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 14:44:29 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 14:44:29 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 14:44:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:44:29 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:44:29 2011: TPIU fitted.
Sat Dec 17 14:44:29 2011: ETM fitted.
Sat Dec 17 14:44:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:44:30 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:44:30 2011: Initial reset was performed
Sat Dec 17 14:44:30 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 14:44:30 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 14:44:30 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 14:44:31 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 14:44:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 14:44:31 2011: Target reset
Sat Dec 17 14:44:36 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 14:44:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:44:36 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:44:36 2011: TPIU fitted.
Sat Dec 17 14:44:36 2011: ETM fitted.
Sat Dec 17 14:44:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:44:36 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:44:39 2011: 139580 bytes downloaded into FLASH and verified (16.34 Kbytes/sec)
Sat Dec 17 14:44:39 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 14:44:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:44:39 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:44:39 2011: TPIU fitted.
Sat Dec 17 14:44:39 2011: ETM fitted.
Sat Dec 17 14:44:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:44:39 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:44:39 2011: Target reset
Sat Dec 17 14:54:14 2011: Breakpoint hit: Code @ main.c:702.21, type: default (auto) 
Sat Dec 17 14:55:02 2011: Breakpoint hit: Code @ Ems_System.c:173.11, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 14:56:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 14:56:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 14:56:01 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 14:56:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 14:56:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 14:56:01 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 14:56:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:56:01 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:56:02 2011: TPIU fitted.
Sat Dec 17 14:56:02 2011: ETM fitted.
Sat Dec 17 14:56:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:56:02 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:56:02 2011: Initial reset was performed
Sat Dec 17 14:56:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 14:56:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 14:56:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 14:56:03 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Sat Dec 17 14:56:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 14:56:03 2011: Target reset
Sat Dec 17 14:56:08 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 14:56:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:56:08 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:56:08 2011: TPIU fitted.
Sat Dec 17 14:56:08 2011: ETM fitted.
Sat Dec 17 14:56:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:56:08 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:56:12 2011: 139636 bytes downloaded into FLASH and verified (15.75 Kbytes/sec)
Sat Dec 17 14:56:12 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 14:56:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 14:56:12 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 14:56:12 2011: TPIU fitted.
Sat Dec 17 14:56:12 2011: ETM fitted.
Sat Dec 17 14:56:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 14:56:12 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 14:56:12 2011: Target reset
Sat Dec 17 14:56:23 2011: Breakpoint hit: Code @ Ems_System.c:173.11, type: default (auto) 
Sat Dec 17 15:05:18 2011: Breakpoint hit: Code @ Ems_System.c:203.16, type: default (auto) 
Sat Dec 17 15:05:21 2011: Breakpoint hit: Code @ Ems_System.c:203.16, type: default (auto) 
Sat Dec 17 15:05:26 2011: Breakpoint hit: Code @ Ems_System.c:153.16, type: default (auto) 
Sat Dec 17 15:05:49 2011: Breakpoint hit: Code @ Ems_System.c:153.16, type: default (auto) 
Sat Dec 17 15:06:12 2011: Breakpoint hit: Code @ Ems_System.c:147.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 15:06:26 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 15:06:26 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 15:06:26 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 15:06:26 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 15:06:26 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 15:06:26 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 15:06:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:06:26 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:06:26 2011: TPIU fitted.
Sat Dec 17 15:06:26 2011: ETM fitted.
Sat Dec 17 15:06:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:06:27 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:06:27 2011: Initial reset was performed
Sat Dec 17 15:06:27 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 15:06:27 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 15:06:27 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 15:06:27 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 15:06:27 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 15:06:27 2011: Target reset
Sat Dec 17 15:06:33 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 15:06:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:06:33 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:06:33 2011: TPIU fitted.
Sat Dec 17 15:06:33 2011: ETM fitted.
Sat Dec 17 15:06:33 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:06:33 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:06:36 2011: 139620 bytes downloaded into FLASH and verified (16.47 Kbytes/sec)
Sat Dec 17 15:06:36 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 15:06:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:06:36 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:06:36 2011: TPIU fitted.
Sat Dec 17 15:06:36 2011: ETM fitted.
Sat Dec 17 15:06:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:06:36 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:06:36 2011: Target reset
Sat Dec 17 15:06:45 2011: Breakpoint hit: Code @ Ems_System.c:153.16, type: default (auto) 
Sat Dec 17 15:07:00 2011: Breakpoint hit: Code @ Ems_System.c:153.16, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 15:07:50 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 15:07:50 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 15:07:50 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 15:07:50 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 15:07:50 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 15:07:50 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 15:07:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:07:50 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:07:50 2011: TPIU fitted.
Sat Dec 17 15:07:50 2011: ETM fitted.
Sat Dec 17 15:07:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:07:51 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:07:51 2011: Initial reset was performed
Sat Dec 17 15:07:51 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 15:07:51 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 15:07:51 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 15:07:52 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 15:07:52 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 15:07:52 2011: Target reset
Sat Dec 17 15:07:57 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 15:07:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:07:57 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:07:57 2011: TPIU fitted.
Sat Dec 17 15:07:57 2011: ETM fitted.
Sat Dec 17 15:07:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:07:57 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:08:00 2011: 139636 bytes downloaded into FLASH and verified (16.37 Kbytes/sec)
Sat Dec 17 15:08:00 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 15:08:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:08:00 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:08:00 2011: TPIU fitted.
Sat Dec 17 15:08:00 2011: ETM fitted.
Sat Dec 17 15:08:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:08:00 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:08:00 2011: Target reset
Sat Dec 17 15:08:10 2011: Breakpoint hit: Code @ Ems_System.c:203.16, type: default (auto) 
Sat Dec 17 15:08:13 2011: Breakpoint hit: Code @ Ems_System.c:203.16, type: default (auto) 
Sat Dec 17 15:08:42 2011: Breakpoint hit: Code @ Ems_System.c:172.6, type: default (auto) 
Sat Dec 17 15:08:53 2011: Breakpoint hit: Code @ Ems_System.c:172.6, type: default (auto) 
Sat Dec 17 15:09:00 2011: Breakpoint hit: Code @ Ems_System.c:143.19, type: default (auto) 
Sat Dec 17 15:09:03 2011: Breakpoint hit: Code @ Ems_System.c:153.16, type: default (auto) 
Sat Dec 17 15:09:06 2011: Breakpoint hit: Code @ Ems_System.c:176.16, type: default (auto) 
Sat Dec 17 15:09:13 2011: Breakpoint hit: Code @ Ems_System.c:176.16, type: default (auto) 
Sat Dec 17 15:09:15 2011: Breakpoint hit: Code @ Ems_System.c:176.16, type: default (auto) 
Sat Dec 17 15:11:11 2011: Breakpoint hit: Code @ Ems_System.c:203.16, type: default (auto) 
Sat Dec 17 15:11:30 2011: Breakpoint hit: Code @ Ems_System.c:203.16, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 15:14:18 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 15:14:18 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 15:14:18 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 15:14:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 15:14:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 15:14:18 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 15:14:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:14:19 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:14:19 2011: TPIU fitted.
Sat Dec 17 15:14:19 2011: ETM fitted.
Sat Dec 17 15:14:19 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:14:19 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:14:19 2011: Initial reset was performed
Sat Dec 17 15:14:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 15:14:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 15:14:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 15:14:20 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 15:14:20 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 15:14:20 2011: Target reset
Sat Dec 17 15:14:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 15:14:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:14:25 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:14:25 2011: TPIU fitted.
Sat Dec 17 15:14:25 2011: ETM fitted.
Sat Dec 17 15:14:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:14:25 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:14:28 2011: 139636 bytes downloaded into FLASH and verified (16.44 Kbytes/sec)
Sat Dec 17 15:14:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 15:14:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:14:28 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:14:28 2011: TPIU fitted.
Sat Dec 17 15:14:28 2011: ETM fitted.
Sat Dec 17 15:14:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:14:28 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:14:28 2011: Target reset
Sat Dec 17 15:15:23 2011: Breakpoint hit: Code @ Ems_System.c:152.16, type: default (auto) 
Sat Dec 17 15:15:27 2011: Breakpoint hit: Code @ Ems_System.c:175.16, type: default (auto) 
Sat Dec 17 15:16:27 2011: Breakpoint hit: Code @ Ems_System.c:175.16, type: default (auto) 
Sat Dec 17 15:17:04 2011: Breakpoint hit: Code @ Ems_System.c:198.6, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 15:17:45 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 15:17:45 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 15:17:45 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 15:17:45 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 15:17:45 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 15:17:45 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 15:17:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:17:45 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:17:45 2011: TPIU fitted.
Sat Dec 17 15:17:45 2011: ETM fitted.
Sat Dec 17 15:17:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:17:46 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:17:46 2011: Initial reset was performed
Sat Dec 17 15:17:46 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 15:17:46 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 15:17:46 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 15:17:46 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 15:17:46 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 15:17:46 2011: Target reset
Sat Dec 17 15:17:52 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 15:17:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:17:52 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:17:52 2011: TPIU fitted.
Sat Dec 17 15:17:52 2011: ETM fitted.
Sat Dec 17 15:17:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:17:52 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:17:55 2011: 139636 bytes downloaded into FLASH and verified (16.44 Kbytes/sec)
Sat Dec 17 15:17:55 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 15:17:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:17:55 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:17:55 2011: TPIU fitted.
Sat Dec 17 15:17:55 2011: ETM fitted.
Sat Dec 17 15:17:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:17:55 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:17:55 2011: Target reset
Sat Dec 17 15:18:32 2011: Breakpoint hit: Code @ Ems_System.c:198.6, type: default (auto) 
Sat Dec 17 15:18:50 2011: Breakpoint hit: Code @ Ems_System.c:202.16, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 15:19:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 15:19:39 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 15:19:39 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 15:19:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 15:19:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 15:19:39 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 15:19:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:19:39 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:19:39 2011: TPIU fitted.
Sat Dec 17 15:19:39 2011: ETM fitted.
Sat Dec 17 15:19:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:19:40 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:19:40 2011: Initial reset was performed
Sat Dec 17 15:19:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 15:19:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 15:19:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 15:19:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 15:19:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 15:19:41 2011: Target reset
Sat Dec 17 15:19:46 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 15:19:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:19:46 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:19:46 2011: TPIU fitted.
Sat Dec 17 15:19:46 2011: ETM fitted.
Sat Dec 17 15:19:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:19:46 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:19:49 2011: 139636 bytes downloaded into FLASH and verified (16.37 Kbytes/sec)
Sat Dec 17 15:19:49 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 15:19:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:19:49 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:19:49 2011: TPIU fitted.
Sat Dec 17 15:19:49 2011: ETM fitted.
Sat Dec 17 15:19:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:19:49 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:19:49 2011: Target reset
Sat Dec 17 15:20:02 2011: Breakpoint hit: Code @ Ems_System.c:152.16, type: default (auto) 


 << Logging to file resumes >> 

Sat Dec 17 15:23:27 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 15:23:27 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 15:23:27 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 15:23:27 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 15:23:27 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 15:23:27 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 15:23:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:23:28 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:23:28 2011: TPIU fitted.
Sat Dec 17 15:23:28 2011: ETM fitted.
Sat Dec 17 15:23:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:23:28 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:23:28 2011: Initial reset was performed
Sat Dec 17 15:23:28 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 15:23:28 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 15:23:28 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 15:23:29 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 15:23:29 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 15:23:29 2011: Target reset
Sat Dec 17 15:23:34 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 15:23:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:23:34 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:23:34 2011: TPIU fitted.
Sat Dec 17 15:23:34 2011: ETM fitted.
Sat Dec 17 15:23:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:23:34 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:23:37 2011: 139572 bytes downloaded into FLASH and verified (16.21 Kbytes/sec)
Sat Dec 17 15:23:37 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 15:23:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:23:37 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:23:37 2011: TPIU fitted.
Sat Dec 17 15:23:37 2011: ETM fitted.
Sat Dec 17 15:23:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:23:37 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:23:37 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 17 15:32:51 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 15:32:51 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 15:32:51 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 15:32:51 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 15:32:51 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 15:32:51 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 15:32:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:32:51 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:32:51 2011: TPIU fitted.
Sat Dec 17 15:32:51 2011: ETM fitted.
Sat Dec 17 15:32:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:32:52 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:32:52 2011: Initial reset was performed
Sat Dec 17 15:32:52 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 15:32:52 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 15:32:52 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 15:32:53 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 15:32:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 15:32:53 2011: Target reset
Sat Dec 17 15:32:58 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 15:32:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:32:58 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:32:58 2011: TPIU fitted.
Sat Dec 17 15:32:58 2011: ETM fitted.
Sat Dec 17 15:32:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:32:58 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:33:01 2011: 139572 bytes downloaded into FLASH and verified (16.31 Kbytes/sec)
Sat Dec 17 15:33:01 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 15:33:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:33:01 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:33:01 2011: TPIU fitted.
Sat Dec 17 15:33:01 2011: ETM fitted.
Sat Dec 17 15:33:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:33:01 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:33:01 2011: Target reset


 << Logging to file resumes >> 

Sat Dec 17 15:34:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sat Dec 17 15:34:30 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sat Dec 17 15:34:30 2011: JLINK command: device = STM32F207xx, return = 0

Sat Dec 17 15:34:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Dec 17 15:34:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sat Dec 17 15:34:30 2011: JTAG speed is initially set to: 32 kHz
Sat Dec 17 15:34:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:34:30 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:34:31 2011: TPIU fitted.
Sat Dec 17 15:34:31 2011: ETM fitted.
Sat Dec 17 15:34:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:34:31 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:34:31 2011: Initial reset was performed
Sat Dec 17 15:34:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Sat Dec 17 15:34:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Dec 17 15:34:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Dec 17 15:34:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sat Dec 17 15:34:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sat Dec 17 15:34:32 2011: Target reset
Sat Dec 17 15:34:37 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Sat Dec 17 15:34:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:34:37 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:34:37 2011: TPIU fitted.
Sat Dec 17 15:34:37 2011: ETM fitted.
Sat Dec 17 15:34:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:34:37 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:34:40 2011: 139572 bytes downloaded into FLASH and verified (16.27 Kbytes/sec)
Sat Dec 17 15:34:40 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Sat Dec 17 15:34:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:34:40 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:34:40 2011: TPIU fitted.
Sat Dec 17 15:34:40 2011: ETM fitted.
Sat Dec 17 15:34:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:34:40 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:34:40 2011: Target reset
Sat Dec 17 15:37:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Sat Dec 17 15:37:00 2011: Found Cortex-M3 r2p0, Little endian.
Sat Dec 17 15:37:00 2011: TPIU fitted.
Sat Dec 17 15:37:00 2011: ETM fitted.
Sat Dec 17 15:37:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Dec 17 15:37:00 2011: Hardware reset with strategy 0 was performed
Sat Dec 17 15:37:00 2011: Target reset
Sun Dec 18 14:26:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 18 14:26:45 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 18 14:26:45 2011: TPIU fitted.
Sun Dec 18 14:26:45 2011: ETM fitted.
Sun Dec 18 14:26:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Sun Dec 18 23:59:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Sun Dec 18 23:59:53 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Sun Dec 18 23:59:53 2011: JLINK command: device = STM32F207xx, return = 0

Sun Dec 18 23:59:53 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Dec 18 23:59:53 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Sun Dec 18 23:59:53 2011: JTAG speed is initially set to: 32 kHz
Sun Dec 18 23:59:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Sun Dec 18 23:59:53 2011: Found Cortex-M3 r2p0, Little endian.
Sun Dec 18 23:59:53 2011: TPIU fitted.
Sun Dec 18 23:59:53 2011: ETM fitted.
Sun Dec 18 23:59:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Dec 18 23:59:54 2011: Hardware reset with strategy 0 was performed
Sun Dec 18 23:59:54 2011: Initial reset was performed
Sun Dec 18 23:59:54 2011: Found 2 JTAG devices, Total IRLen = 9:

Sun Dec 18 23:59:54 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Dec 18 23:59:54 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Dec 18 23:59:54 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Sun Dec 18 23:59:54 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Sun Dec 18 23:59:54 2011: Target reset
Mon Dec 19 00:00:00 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 00:00:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 00:00:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 00:00:00 2011: TPIU fitted.
Mon Dec 19 00:00:00 2011: ETM fitted.
Mon Dec 19 00:00:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 00:00:00 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 00:00:03 2011: 139572 bytes downloaded into FLASH and verified (16.01 Kbytes/sec)
Mon Dec 19 00:00:03 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 00:00:03 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 00:00:03 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 00:00:03 2011: TPIU fitted.
Mon Dec 19 00:00:03 2011: ETM fitted.
Mon Dec 19 00:00:03 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 00:00:03 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 00:00:03 2011: Target reset
Mon Dec 19 00:04:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 00:04:15 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 00:04:15 2011: TPIU fitted.
Mon Dec 19 00:04:15 2011: ETM fitted.
Mon Dec 19 00:04:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 00:04:15 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 00:04:15 2011: Target reset
Mon Dec 19 00:04:39 2011: Breakpoint hit: Code @ Wifi.c:815.46, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 01:16:36 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 01:16:37 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 01:16:37 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 01:16:37 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 01:16:37 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 01:16:37 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 01:16:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:16:37 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:16:37 2011: TPIU fitted.
Mon Dec 19 01:16:37 2011: ETM fitted.
Mon Dec 19 01:16:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:16:38 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:16:38 2011: Initial reset was performed
Mon Dec 19 01:16:38 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 01:16:38 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 01:16:38 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 01:16:38 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 01:16:38 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 01:16:38 2011: Target reset
Mon Dec 19 01:16:44 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 01:16:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:16:44 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:16:44 2011: TPIU fitted.
Mon Dec 19 01:16:44 2011: ETM fitted.
Mon Dec 19 01:16:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:16:44 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:16:47 2011: 139460 bytes downloaded into FLASH and verified (15.76 Kbytes/sec)
Mon Dec 19 01:16:47 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 01:16:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:16:47 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:16:47 2011: TPIU fitted.
Mon Dec 19 01:16:47 2011: ETM fitted.
Mon Dec 19 01:16:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:16:47 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:16:47 2011: Target reset
Mon Dec 19 01:17:15 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Mon Dec 19 01:17:33 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Mon Dec 19 01:17:34 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Mon Dec 19 01:17:34 2011: Breakpoint hit: Code @ Wifi.c:231.16, type: default (auto) 
Mon Dec 19 01:17:35 2011: Breakpoint hit: Code @ Wifi.c:284.11, type: default (auto) 
Mon Dec 19 01:18:00 2011: Breakpoint hit: Code @ Wifi.c:284.11, type: default (auto) 
Mon Dec 19 01:18:08 2011: Breakpoint hit: Code @ Wifi.c:284.11, type: default (auto) 
Mon Dec 19 01:18:16 2011: Breakpoint hit: Code @ Wifi.c:284.11, type: default (auto) 
Mon Dec 19 01:18:46 2011: Breakpoint hit: Code @ Wifi.c:792.45, type: default (auto) 
Mon Dec 19 01:18:54 2011: Breakpoint hit: Code @ Wifi.c:792.45, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 01:19:37 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 01:19:37 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 01:19:37 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 01:19:37 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 01:19:37 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 01:19:37 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 01:19:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:19:38 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:19:38 2011: TPIU fitted.
Mon Dec 19 01:19:38 2011: ETM fitted.
Mon Dec 19 01:19:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:19:38 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:19:38 2011: Initial reset was performed
Mon Dec 19 01:19:38 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 01:19:38 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 01:19:38 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 01:19:39 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 01:19:39 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 01:19:39 2011: Target reset
Mon Dec 19 01:19:44 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 01:19:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:19:44 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:19:44 2011: TPIU fitted.
Mon Dec 19 01:19:44 2011: ETM fitted.
Mon Dec 19 01:19:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:19:45 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:19:47 2011: 139460 bytes downloaded into FLASH and verified (16.11 Kbytes/sec)
Mon Dec 19 01:19:47 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 01:19:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:19:47 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:19:47 2011: TPIU fitted.
Mon Dec 19 01:19:47 2011: ETM fitted.
Mon Dec 19 01:19:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:19:47 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:19:48 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 01:25:30 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 01:25:30 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 01:25:30 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 01:25:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 01:25:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 01:25:30 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 01:25:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:25:30 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:25:31 2011: TPIU fitted.
Mon Dec 19 01:25:31 2011: ETM fitted.
Mon Dec 19 01:25:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:25:31 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:25:31 2011: Initial reset was performed
Mon Dec 19 01:25:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 01:25:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 01:25:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 01:25:32 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 01:25:32 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 01:25:32 2011: Target reset
Mon Dec 19 01:25:37 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 01:25:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:25:37 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:25:37 2011: TPIU fitted.
Mon Dec 19 01:25:37 2011: ETM fitted.
Mon Dec 19 01:25:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:25:37 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:25:40 2011: 139508 bytes downloaded into FLASH and verified (16.27 Kbytes/sec)
Mon Dec 19 01:25:40 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 01:25:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:25:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:25:40 2011: TPIU fitted.
Mon Dec 19 01:25:40 2011: ETM fitted.
Mon Dec 19 01:25:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:25:40 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:25:40 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 01:26:19 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 01:26:19 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 01:26:19 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 01:26:19 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 01:26:19 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 01:26:19 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 01:26:19 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:26:20 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:26:20 2011: TPIU fitted.
Mon Dec 19 01:26:20 2011: ETM fitted.
Mon Dec 19 01:26:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:26:20 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:26:20 2011: Initial reset was performed
Mon Dec 19 01:26:20 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 01:26:20 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 01:26:20 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 01:26:21 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 01:26:21 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 01:26:21 2011: Target reset
Mon Dec 19 01:26:26 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 01:26:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:26:26 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:26:26 2011: TPIU fitted.
Mon Dec 19 01:26:26 2011: ETM fitted.
Mon Dec 19 01:26:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:26:27 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:26:29 2011: 139460 bytes downloaded into FLASH and verified (16.14 Kbytes/sec)
Mon Dec 19 01:26:29 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 01:26:29 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:26:29 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:26:29 2011: TPIU fitted.
Mon Dec 19 01:26:29 2011: ETM fitted.
Mon Dec 19 01:26:29 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:26:29 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:26:30 2011: Target reset
Mon Dec 19 01:28:25 2011: Breakpoint hit: Code @ Wifi.c:240.16, type: default (auto) 
Mon Dec 19 01:28:35 2011: Breakpoint hit: Code @ Wifi.c:811.46, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 01:30:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 01:30:04 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 01:30:04 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 01:30:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 01:30:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 01:30:04 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 01:30:04 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:30:04 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:30:05 2011: TPIU fitted.
Mon Dec 19 01:30:05 2011: ETM fitted.
Mon Dec 19 01:30:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:30:05 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:30:05 2011: Initial reset was performed
Mon Dec 19 01:30:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 01:30:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 01:30:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 01:30:06 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 01:30:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 01:30:06 2011: Target reset
Mon Dec 19 01:30:11 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 01:30:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:30:11 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:30:11 2011: TPIU fitted.
Mon Dec 19 01:30:11 2011: ETM fitted.
Mon Dec 19 01:30:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:30:11 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:30:14 2011: 139460 bytes downloaded into FLASH and verified (16.05 Kbytes/sec)
Mon Dec 19 01:30:14 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 01:30:14 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:30:14 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:30:14 2011: TPIU fitted.
Mon Dec 19 01:30:14 2011: ETM fitted.
Mon Dec 19 01:30:14 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:30:14 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:30:14 2011: Target reset
Mon Dec 19 01:33:44 2011: Breakpoint hit: Code @ Wifi.c:284.11, type: default (auto) 
Mon Dec 19 01:36:11 2011: Breakpoint hit: Code @ Wifi.c:243.21, type: default (auto) 
Mon Dec 19 01:36:27 2011: Breakpoint hit: Code @ Wifi.c:243.21, type: default (auto) 
Mon Dec 19 01:37:09 2011: Breakpoint hit: Code @ Wifi.c:243.21, type: default (auto) 
Mon Dec 19 01:37:35 2011: Breakpoint hit: Code @ Wifi.c:243.21, type: default (auto) 
Mon Dec 19 01:38:25 2011: Breakpoint hit: Code @ Wifi.c:243.21, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 01:43:33 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 01:43:33 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 01:43:33 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 01:43:33 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 01:43:33 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 01:43:33 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 01:43:33 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:43:33 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:43:34 2011: TPIU fitted.
Mon Dec 19 01:43:34 2011: ETM fitted.
Mon Dec 19 01:43:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:43:34 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:43:34 2011: Initial reset was performed
Mon Dec 19 01:43:34 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 01:43:34 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 01:43:34 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 01:43:35 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 01:43:35 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 01:43:35 2011: Target reset
Mon Dec 19 01:43:40 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 01:43:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:43:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:43:40 2011: TPIU fitted.
Mon Dec 19 01:43:40 2011: ETM fitted.
Mon Dec 19 01:43:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:43:40 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:43:43 2011: 139460 bytes downloaded into FLASH and verified (15.88 Kbytes/sec)
Mon Dec 19 01:43:43 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 01:43:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:43:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:43:43 2011: TPIU fitted.
Mon Dec 19 01:43:43 2011: ETM fitted.
Mon Dec 19 01:43:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:43:44 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:43:44 2011: Target reset
Mon Dec 19 01:44:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:44:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:44:23 2011: TPIU fitted.
Mon Dec 19 01:44:23 2011: ETM fitted.
Mon Dec 19 01:44:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:44:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:44:23 2011: Target reset
Mon Dec 19 01:44:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 01:44:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 01:44:46 2011: TPIU fitted.
Mon Dec 19 01:44:46 2011: ETM fitted.
Mon Dec 19 01:44:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 01:44:46 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 01:44:46 2011: Target reset
Mon Dec 19 02:02:00 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Mon Dec 19 02:08:49 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 02:08:50 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 02:08:50 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 02:08:50 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 02:08:50 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 02:08:50 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 02:08:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:08:50 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:08:50 2011: TPIU fitted.
Mon Dec 19 02:08:50 2011: ETM fitted.
Mon Dec 19 02:08:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:08:51 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:08:51 2011: Initial reset was performed
Mon Dec 19 02:08:51 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 02:08:51 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 02:08:51 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 02:08:51 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 02:08:51 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 02:08:51 2011: Target reset
Mon Dec 19 02:08:57 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 02:08:57 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:08:57 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:08:57 2011: TPIU fitted.
Mon Dec 19 02:08:57 2011: ETM fitted.
Mon Dec 19 02:08:57 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:08:57 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:09:00 2011: 139460 bytes downloaded into FLASH and verified (15.93 Kbytes/sec)
Mon Dec 19 02:09:00 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 02:09:00 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:09:00 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:09:00 2011: TPIU fitted.
Mon Dec 19 02:09:00 2011: ETM fitted.
Mon Dec 19 02:09:00 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:09:00 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:09:00 2011: Target reset
Mon Dec 19 02:09:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:09:28 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:09:28 2011: TPIU fitted.
Mon Dec 19 02:09:28 2011: ETM fitted.
Mon Dec 19 02:09:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:09:28 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:09:28 2011: Target reset
Mon Dec 19 02:09:31 2011: Breakpoint hit: Code @ Memory.c:189.6, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 02:21:00 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 02:21:01 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 02:21:01 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 02:21:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 02:21:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 02:21:01 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 02:21:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:21:01 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:21:01 2011: TPIU fitted.
Mon Dec 19 02:21:01 2011: ETM fitted.
Mon Dec 19 02:21:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:21:02 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:21:02 2011: Initial reset was performed
Mon Dec 19 02:21:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 02:21:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 02:21:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 02:21:02 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 02:21:02 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 02:21:02 2011: Target reset
Mon Dec 19 02:21:08 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 02:21:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:21:08 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:21:08 2011: TPIU fitted.
Mon Dec 19 02:21:08 2011: ETM fitted.
Mon Dec 19 02:21:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:21:08 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:21:11 2011: 139404 bytes downloaded into FLASH and verified (16.38 Kbytes/sec)
Mon Dec 19 02:21:11 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 02:21:11 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:21:11 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:21:11 2011: TPIU fitted.
Mon Dec 19 02:21:11 2011: ETM fitted.
Mon Dec 19 02:21:11 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:21:11 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:21:11 2011: Target reset
Mon Dec 19 02:21:21 2011: Breakpoint hit: Code @ Memory.c:191.6, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 02:21:52 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 02:21:52 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 02:21:52 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 02:21:52 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 02:21:52 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 02:21:52 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 02:21:52 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:21:52 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:21:52 2011: TPIU fitted.
Mon Dec 19 02:21:52 2011: ETM fitted.
Mon Dec 19 02:21:52 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:21:53 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:21:53 2011: Initial reset was performed
Mon Dec 19 02:21:53 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 02:21:53 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 02:21:53 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 02:21:53 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 02:21:53 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 02:21:53 2011: Target reset
Mon Dec 19 02:21:59 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 02:21:59 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:21:59 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:21:59 2011: TPIU fitted.
Mon Dec 19 02:21:59 2011: ETM fitted.
Mon Dec 19 02:21:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:21:59 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:22:02 2011: 139404 bytes downloaded into FLASH and verified (16.07 Kbytes/sec)
Mon Dec 19 02:22:02 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 02:22:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:22:02 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:22:02 2011: TPIU fitted.
Mon Dec 19 02:22:02 2011: ETM fitted.
Mon Dec 19 02:22:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:22:02 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:22:02 2011: Target reset
Mon Dec 19 02:22:08 2011: Breakpoint hit: Code @ Memory.c:191.6, type: default (auto) 
Mon Dec 19 02:24:21 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Mon Dec 19 02:24:27 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 02:24:27 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 02:24:27 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 02:24:27 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 02:24:27 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 02:24:27 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 02:24:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:24:28 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:24:28 2011: TPIU fitted.
Mon Dec 19 02:24:28 2011: ETM fitted.
Mon Dec 19 02:24:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:24:28 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:24:28 2011: Initial reset was performed
Mon Dec 19 02:24:28 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 02:24:28 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 02:24:28 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 02:24:29 2011: 712 bytes downloaded and verified (1.78 Kbytes/sec)
Mon Dec 19 02:24:29 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 02:24:29 2011: Target reset
Mon Dec 19 02:24:35 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 02:24:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:24:35 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:24:35 2011: TPIU fitted.
Mon Dec 19 02:24:35 2011: ETM fitted.
Mon Dec 19 02:24:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:24:35 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:24:37 2011: 139404 bytes downloaded into FLASH and verified (16.32 Kbytes/sec)
Mon Dec 19 02:24:37 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 02:24:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:24:37 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:24:37 2011: TPIU fitted.
Mon Dec 19 02:24:37 2011: ETM fitted.
Mon Dec 19 02:24:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:24:37 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:24:37 2011: Target reset
Mon Dec 19 02:24:43 2011: Breakpoint hit: Code @ Memory.c:191.6, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 02:58:34 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 02:58:34 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 02:58:34 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 02:58:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 02:58:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 02:58:34 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 02:58:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:58:34 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:58:34 2011: TPIU fitted.
Mon Dec 19 02:58:34 2011: ETM fitted.
Mon Dec 19 02:58:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:58:35 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:58:35 2011: Initial reset was performed
Mon Dec 19 02:58:35 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 02:58:35 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 02:58:35 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 02:58:36 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 02:58:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 02:58:36 2011: Target reset
Mon Dec 19 02:58:41 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 02:58:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:58:41 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:58:41 2011: TPIU fitted.
Mon Dec 19 02:58:41 2011: ETM fitted.
Mon Dec 19 02:58:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:58:41 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:58:44 2011: 139452 bytes downloaded into FLASH and verified (16.29 Kbytes/sec)
Mon Dec 19 02:58:44 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 02:58:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 02:58:44 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 02:58:44 2011: TPIU fitted.
Mon Dec 19 02:58:44 2011: ETM fitted.
Mon Dec 19 02:58:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 02:58:44 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 02:58:44 2011: Target reset
Mon Dec 19 02:58:50 2011: Breakpoint hit: Code @ Memory.c:191.6, type: default (auto) 
Mon Dec 19 03:17:50 2011: Failed to set breakpoint at 0xFFFFFFF8 (out of breakpoints?)
Mon Dec 19 03:17:50 2011: Performance warning: Lack of breakpoints forces single-stepping.
Mon Dec 19 03:18:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:18:09 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:18:09 2011: TPIU fitted.
Mon Dec 19 03:18:09 2011: ETM fitted.
Mon Dec 19 03:18:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:18:09 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:18:09 2011: Target reset
Mon Dec 19 03:18:11 2011: Breakpoint hit: Code @ Memory.c:191.6, type: default (auto) 
Mon Dec 19 03:18:14 2011: Breakpoint hit: Code @ main.c:1277.11, type: default (auto) 
Mon Dec 19 03:20:12 2011: Breakpoint hit: Code @ usbh_usr.c:671.16, type: default (auto) 
Mon Dec 19 03:24:26 2011: Breakpoint hit: Code @ Drive_Process.c:119.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 03:29:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 03:29:13 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 03:29:13 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 03:29:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 03:29:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 03:29:13 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 03:29:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:29:13 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:29:13 2011: TPIU fitted.
Mon Dec 19 03:29:13 2011: ETM fitted.
Mon Dec 19 03:29:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:29:14 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:29:14 2011: Initial reset was performed
Mon Dec 19 03:29:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 03:29:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 03:29:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 03:29:14 2011: 712 bytes downloaded and verified (1.31 Kbytes/sec)
Mon Dec 19 03:29:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 03:29:14 2011: Target reset
Mon Dec 19 03:29:20 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 03:29:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:29:20 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:29:20 2011: TPIU fitted.
Mon Dec 19 03:29:20 2011: ETM fitted.
Mon Dec 19 03:29:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:29:20 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:29:23 2011: 139492 bytes downloaded into FLASH and verified (16.20 Kbytes/sec)
Mon Dec 19 03:29:23 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 03:29:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:29:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:29:23 2011: TPIU fitted.
Mon Dec 19 03:29:23 2011: ETM fitted.
Mon Dec 19 03:29:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:29:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:29:23 2011: Target reset
Mon Dec 19 03:30:01 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 
Mon Dec 19 03:33:22 2011: Breakpoint hit: Code @ usbh_usr.c:671.16, type: default (auto) 
Mon Dec 19 03:34:30 2011: Breakpoint hit: Code @ Drive_Process.c:119.16, type: default (auto) 
Mon Dec 19 03:36:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:36:38 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:36:38 2011: TPIU fitted.
Mon Dec 19 03:36:38 2011: ETM fitted.
Mon Dec 19 03:36:38 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:36:38 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:36:38 2011: Target reset
Mon Dec 19 03:37:04 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 
Mon Dec 19 03:38:08 2011: Breakpoint hit: Code @ Memory.c:282.6, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 03:39:35 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 03:39:36 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 03:39:36 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 03:39:36 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 03:39:36 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 03:39:36 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 03:39:36 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:39:36 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:39:36 2011: TPIU fitted.
Mon Dec 19 03:39:36 2011: ETM fitted.
Mon Dec 19 03:39:36 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:39:37 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:39:37 2011: Initial reset was performed
Mon Dec 19 03:39:37 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 03:39:37 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 03:39:37 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 03:39:37 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 03:39:37 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 03:39:37 2011: Target reset
Mon Dec 19 03:39:43 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 03:39:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:39:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:39:43 2011: TPIU fitted.
Mon Dec 19 03:39:43 2011: ETM fitted.
Mon Dec 19 03:39:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:39:43 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:39:46 2011: 139452 bytes downloaded into FLASH and verified (15.90 Kbytes/sec)
Mon Dec 19 03:39:46 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 03:39:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:39:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:39:46 2011: TPIU fitted.
Mon Dec 19 03:39:46 2011: ETM fitted.
Mon Dec 19 03:39:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:39:46 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:39:46 2011: Target reset
Mon Dec 19 03:40:27 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 
Mon Dec 19 03:40:45 2011: Breakpoint hit: Code @ Memory.c:282.6, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 03:57:34 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 03:57:34 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 03:57:34 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 03:57:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 03:57:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 03:57:34 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 03:57:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:57:35 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:57:35 2011: TPIU fitted.
Mon Dec 19 03:57:35 2011: ETM fitted.
Mon Dec 19 03:57:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:57:35 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:57:35 2011: Initial reset was performed
Mon Dec 19 03:57:35 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 03:57:35 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 03:57:35 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 03:57:36 2011: 712 bytes downloaded and verified (1.59 Kbytes/sec)
Mon Dec 19 03:57:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 03:57:36 2011: Target reset
Mon Dec 19 03:57:41 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 03:57:41 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:57:41 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:57:41 2011: TPIU fitted.
Mon Dec 19 03:57:41 2011: ETM fitted.
Mon Dec 19 03:57:41 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:57:42 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:57:44 2011: 139904 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Mon Dec 19 03:57:44 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 03:57:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 03:57:44 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 03:57:44 2011: TPIU fitted.
Mon Dec 19 03:57:44 2011: ETM fitted.
Mon Dec 19 03:57:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 03:57:44 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 03:57:44 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 04:00:24 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 04:00:24 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 04:00:24 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 04:00:24 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 04:00:24 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 04:00:24 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 04:00:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 04:00:24 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 04:00:24 2011: TPIU fitted.
Mon Dec 19 04:00:24 2011: ETM fitted.
Mon Dec 19 04:00:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 04:00:25 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 04:00:25 2011: Initial reset was performed
Mon Dec 19 04:00:25 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 04:00:25 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 04:00:25 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 04:00:26 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 04:00:26 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 04:00:26 2011: Target reset
Mon Dec 19 04:00:31 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 04:00:31 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 04:00:31 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 04:00:31 2011: TPIU fitted.
Mon Dec 19 04:00:31 2011: ETM fitted.
Mon Dec 19 04:00:31 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 04:00:31 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 04:00:34 2011: 139928 bytes downloaded into FLASH and verified (16.26 Kbytes/sec)
Mon Dec 19 04:00:34 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 04:00:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 04:00:34 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 04:00:34 2011: TPIU fitted.
Mon Dec 19 04:00:34 2011: ETM fitted.
Mon Dec 19 04:00:34 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 04:00:34 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 04:00:34 2011: Target reset
Mon Dec 19 04:01:04 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 
Mon Dec 19 04:01:17 2011: Breakpoint hit: Code @ Memory.c:282.6, type: default (auto) 
Mon Dec 19 04:01:20 2011: Breakpoint hit: Code @ usbh_usr.c:671.16, type: default (auto) 
Mon Dec 19 04:01:32 2011: Breakpoint hit: Code @ Drive_Process.c:122.16, type: default (auto) 
Mon Dec 19 04:01:35 2011: Breakpoint hit: Code @ Memory.c:282.6, type: default (auto) 
Mon Dec 19 04:02:10 2011: Breakpoint hit: Code @ Drive_Process.c:87.11, type: default (auto) 
Mon Dec 19 04:02:17 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 
Mon Dec 19 04:07:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 04:07:06 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 04:07:06 2011: TPIU fitted.
Mon Dec 19 04:07:06 2011: ETM fitted.
Mon Dec 19 04:07:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 04:07:06 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 04:07:06 2011: Target reset
Mon Dec 19 04:08:28 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 04:12:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 04:12:18 2011: JLINK command: ProjectFile = F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 04:12:18 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 04:12:18 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 04:12:18 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 04:12:18 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 04:12:18 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 04:12:18 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 04:12:18 2011: TPIU fitted.
Mon Dec 19 04:12:18 2011: ETM fitted.
Mon Dec 19 04:12:18 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 04:12:19 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 04:12:19 2011: Initial reset was performed
Mon Dec 19 04:12:19 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 04:12:19 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 04:12:19 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 04:12:19 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 04:12:19 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 04:12:19 2011: Target reset
Mon Dec 19 04:12:25 2011: Downloaded F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 04:12:25 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 04:12:25 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 04:12:25 2011: TPIU fitted.
Mon Dec 19 04:12:25 2011: ETM fitted.
Mon Dec 19 04:12:25 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 04:12:25 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 04:12:28 2011: 139920 bytes downloaded into FLASH and verified (16.19 Kbytes/sec)
Mon Dec 19 04:12:28 2011: Loaded debugee: F:\¹¬ÀÛ¾÷\[ NewDTG ]\WORK\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 04:12:28 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 04:12:28 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 04:12:28 2011: TPIU fitted.
Mon Dec 19 04:12:28 2011: ETM fitted.
Mon Dec 19 04:12:28 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 04:12:28 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 04:12:28 2011: Target reset
Mon Dec 19 04:12:54 2011: Breakpoint hit: Code @ Drive_Process.c:95.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 15:33:01 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 15:33:01 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 15:33:01 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 15:33:01 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 15:33:01 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 15:33:01 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 15:33:01 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:33:01 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:33:01 2011: TPIU fitted.
Mon Dec 19 15:33:01 2011: ETM fitted.
Mon Dec 19 15:33:01 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:33:02 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:33:02 2011: Initial reset was performed
Mon Dec 19 15:33:02 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 15:33:02 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 15:33:02 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 15:33:03 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 15:33:03 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 15:33:03 2011: Target reset
Mon Dec 19 15:33:08 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 15:33:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:33:09 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:33:09 2011: TPIU fitted.
Mon Dec 19 15:33:09 2011: ETM fitted.
Mon Dec 19 15:33:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:33:09 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:33:12 2011: 139920 bytes downloaded into FLASH and verified (15.00 Kbytes/sec)
Mon Dec 19 15:33:12 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 15:33:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:33:12 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:33:12 2011: TPIU fitted.
Mon Dec 19 15:33:12 2011: ETM fitted.
Mon Dec 19 15:33:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:33:12 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:33:12 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 15:34:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 15:34:54 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 15:34:54 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 15:34:54 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 15:34:54 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 15:34:54 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 15:34:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:34:55 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:34:55 2011: TPIU fitted.
Mon Dec 19 15:34:55 2011: ETM fitted.
Mon Dec 19 15:34:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:34:55 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:34:55 2011: Initial reset was performed
Mon Dec 19 15:34:55 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 15:34:55 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 15:34:55 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 15:34:56 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 15:34:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 15:34:56 2011: Target reset
Mon Dec 19 15:35:02 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 15:35:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:35:02 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:35:02 2011: TPIU fitted.
Mon Dec 19 15:35:02 2011: ETM fitted.
Mon Dec 19 15:35:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:35:02 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:35:05 2011: 139920 bytes downloaded into FLASH and verified (15.10 Kbytes/sec)
Mon Dec 19 15:35:05 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 15:35:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:35:05 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:35:05 2011: TPIU fitted.
Mon Dec 19 15:35:05 2011: ETM fitted.
Mon Dec 19 15:35:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:35:05 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:35:05 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 15:35:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 15:35:58 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 15:35:58 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 15:35:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 15:35:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 15:35:58 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 15:35:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:35:58 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:35:58 2011: TPIU fitted.
Mon Dec 19 15:35:58 2011: ETM fitted.
Mon Dec 19 15:35:58 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:35:59 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:35:59 2011: Initial reset was performed
Mon Dec 19 15:35:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 15:35:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 15:35:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 15:36:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 15:36:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 15:36:00 2011: Target reset
Mon Dec 19 15:36:06 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 15:36:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:36:06 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:36:06 2011: TPIU fitted.
Mon Dec 19 15:36:06 2011: ETM fitted.
Mon Dec 19 15:36:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:36:06 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:36:09 2011: 139920 bytes downloaded into FLASH and verified (15.50 Kbytes/sec)
Mon Dec 19 15:36:09 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 15:36:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:36:09 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:36:09 2011: TPIU fitted.
Mon Dec 19 15:36:09 2011: ETM fitted.
Mon Dec 19 15:36:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:36:09 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:36:09 2011: Target reset
Mon Dec 19 15:36:52 2011: Breakpoint hit: Code @ main.c:739.50, type: default (auto) 
Mon Dec 19 15:37:05 2011: Breakpoint hit: Code @ main.c:739.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 15:38:12 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 15:38:13 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 15:38:13 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 15:38:13 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 15:38:13 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 15:38:13 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 15:38:13 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:38:13 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:38:13 2011: TPIU fitted.
Mon Dec 19 15:38:13 2011: ETM fitted.
Mon Dec 19 15:38:13 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:38:14 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:38:14 2011: Initial reset was performed
Mon Dec 19 15:38:14 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 15:38:14 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 15:38:14 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 15:38:14 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 15:38:14 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 15:38:14 2011: Target reset
Mon Dec 19 15:38:20 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 15:38:20 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:38:20 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:38:20 2011: TPIU fitted.
Mon Dec 19 15:38:20 2011: ETM fitted.
Mon Dec 19 15:38:20 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:38:20 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:38:23 2011: 139920 bytes downloaded into FLASH and verified (15.37 Kbytes/sec)
Mon Dec 19 15:38:23 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 15:38:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 15:38:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 15:38:23 2011: TPIU fitted.
Mon Dec 19 15:38:23 2011: ETM fitted.
Mon Dec 19 15:38:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 15:38:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 15:38:23 2011: Target reset
Mon Dec 19 15:47:09 2011: Breakpoint hit: Code @ main.c:726.42, type: default (auto) 
Mon Dec 19 15:47:33 2011: Breakpoint hit: Code @ main.c:726.11, type: default (auto) 
Mon Dec 19 15:47:39 2011: Breakpoint hit: Code @ main.c:726.11, type: default (auto) 
Mon Dec 19 15:49:42 2011: Breakpoint hit: Code @ main.c:726.11, type: default (auto) 
Mon Dec 19 15:49:48 2011: Breakpoint hit: Code @ main.c:726.11, type: default (auto) 
Mon Dec 19 15:54:10 2011: Breakpoint hit: Code @ stm32f2xx_it.c:188.6, type: default (auto) 
Mon Dec 19 15:54:16 2011: Breakpoint hit: Code @ stm32f2xx_it.c:188.6, type: default (auto) 
Mon Dec 19 15:54:21 2011: Breakpoint hit: Code @ main.c:726.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 16:02:15 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 16:02:15 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 16:02:15 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 16:02:15 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 16:02:15 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 16:02:15 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 16:02:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:02:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:02:16 2011: TPIU fitted.
Mon Dec 19 16:02:16 2011: ETM fitted.
Mon Dec 19 16:02:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:02:16 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:02:16 2011: Initial reset was performed
Mon Dec 19 16:02:16 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 16:02:16 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 16:02:16 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 16:02:17 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 16:02:17 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 16:02:17 2011: Target reset
Mon Dec 19 16:02:23 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 16:02:23 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:02:23 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:02:23 2011: TPIU fitted.
Mon Dec 19 16:02:23 2011: ETM fitted.
Mon Dec 19 16:02:23 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:02:23 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:02:26 2011: 139920 bytes downloaded into FLASH and verified (15.29 Kbytes/sec)
Mon Dec 19 16:02:26 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 16:02:26 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:02:26 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:02:26 2011: TPIU fitted.
Mon Dec 19 16:02:26 2011: ETM fitted.
Mon Dec 19 16:02:26 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:02:26 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:02:26 2011: Target reset
Mon Dec 19 16:02:48 2011: Breakpoint hit: Code @ main.c:726.11, type: default (auto) 
Mon Dec 19 16:02:59 2011: Breakpoint hit: Code @ main.c:726.11, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 16:04:58 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 16:04:58 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 16:04:58 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 16:04:58 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 16:04:58 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 16:04:58 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 16:04:58 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:04:58 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:04:58 2011: TPIU fitted.
Mon Dec 19 16:04:59 2011: ETM fitted.
Mon Dec 19 16:04:59 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:04:59 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:04:59 2011: Initial reset was performed
Mon Dec 19 16:04:59 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 16:04:59 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 16:04:59 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 16:05:00 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 16:05:00 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 16:05:00 2011: Target reset
Mon Dec 19 16:05:06 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 16:05:06 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:05:06 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:05:06 2011: TPIU fitted.
Mon Dec 19 16:05:06 2011: ETM fitted.
Mon Dec 19 16:05:06 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:05:06 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:05:09 2011: 139920 bytes downloaded into FLASH and verified (15.37 Kbytes/sec)
Mon Dec 19 16:05:09 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 16:05:09 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:05:09 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:05:09 2011: TPIU fitted.
Mon Dec 19 16:05:09 2011: ETM fitted.
Mon Dec 19 16:05:09 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:05:09 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:05:09 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 16:06:32 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 16:06:32 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 16:06:32 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 16:06:32 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 16:06:32 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 16:06:32 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 16:06:32 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:06:32 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:06:32 2011: TPIU fitted.
Mon Dec 19 16:06:32 2011: ETM fitted.
Mon Dec 19 16:06:32 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:06:33 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:06:33 2011: Initial reset was performed
Mon Dec 19 16:06:33 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 16:06:33 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 16:06:33 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 16:06:34 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 16:06:34 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 16:06:34 2011: Target reset
Mon Dec 19 16:06:40 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 16:06:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:06:40 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:06:40 2011: TPIU fitted.
Mon Dec 19 16:06:40 2011: ETM fitted.
Mon Dec 19 16:06:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:06:40 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:06:43 2011: 139920 bytes downloaded into FLASH and verified (15.16 Kbytes/sec)
Mon Dec 19 16:06:43 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 16:06:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:06:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:06:43 2011: TPIU fitted.
Mon Dec 19 16:06:43 2011: ETM fitted.
Mon Dec 19 16:06:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:06:43 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:06:43 2011: Target reset
Mon Dec 19 16:07:36 2011: Breakpoint hit: Code @ main.c:698.11, type: default (auto) 
Mon Dec 19 16:07:55 2011: Breakpoint hit: Code @ main.c:698.11, type: default (auto) 
Mon Dec 19 16:08:03 2011: Breakpoint hit: Code @ main.c:698.11, type: default (auto) 
Mon Dec 19 16:08:04 2011: Breakpoint hit: Code @ main.c:698.11, type: default (auto) 
Mon Dec 19 16:08:05 2011: Breakpoint hit: Code @ main.c:698.11, type: default (auto) 
Mon Dec 19 16:08:05 2011: Breakpoint hit: Code @ main.c:698.11, type: default (auto) 
Mon Dec 19 16:08:15 2011: Breakpoint hit: Code @ main.c:683.16, type: default (auto) 
Mon Dec 19 16:08:22 2011: Breakpoint hit: Code @ main.c:683.16, type: default (auto) 
Mon Dec 19 16:08:23 2011: Breakpoint hit: Code @ main.c:683.16, type: default (auto) 
Mon Dec 19 16:08:39 2011: Breakpoint hit: Code @ main.c:683.16, type: default (auto) 
Mon Dec 19 16:09:32 2011: Breakpoint hit: Code @ main.c:726.12, type: default (auto) 
Mon Dec 19 16:10:50 2011: Breakpoint hit: Code @ main.c:683.16, type: default (auto) 


 << Logging to file resumes >> 

Mon Dec 19 16:11:16 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 16:11:16 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 16:11:16 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 16:11:16 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 16:11:16 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 16:11:16 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 16:11:16 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:11:16 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:11:16 2011: TPIU fitted.
Mon Dec 19 16:11:16 2011: ETM fitted.
Mon Dec 19 16:11:16 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:11:17 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:11:17 2011: Initial reset was performed
Mon Dec 19 16:11:17 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 16:11:17 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 16:11:17 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 16:11:18 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 16:11:18 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 16:11:18 2011: Target reset
Mon Dec 19 16:11:24 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 16:11:24 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:11:24 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:11:24 2011: TPIU fitted.
Mon Dec 19 16:11:24 2011: ETM fitted.
Mon Dec 19 16:11:24 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:11:24 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:11:27 2011: 139920 bytes downloaded into FLASH and verified (15.18 Kbytes/sec)
Mon Dec 19 16:11:27 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 16:11:27 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:11:27 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:11:27 2011: TPIU fitted.
Mon Dec 19 16:11:27 2011: ETM fitted.
Mon Dec 19 16:11:27 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:11:27 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:11:27 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 16:12:42 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 16:12:43 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 16:12:43 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 16:12:43 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 16:12:43 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 16:12:43 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 16:12:43 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:12:43 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:12:43 2011: TPIU fitted.
Mon Dec 19 16:12:43 2011: ETM fitted.
Mon Dec 19 16:12:43 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:12:44 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:12:44 2011: Initial reset was performed
Mon Dec 19 16:12:44 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 16:12:44 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 16:12:44 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 16:12:44 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 16:12:44 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 16:12:44 2011: Target reset
Mon Dec 19 16:12:50 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 16:12:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:12:50 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:12:50 2011: TPIU fitted.
Mon Dec 19 16:12:50 2011: ETM fitted.
Mon Dec 19 16:12:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:12:50 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:12:53 2011: 139920 bytes downloaded into FLASH and verified (15.32 Kbytes/sec)
Mon Dec 19 16:12:53 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 16:12:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:12:53 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:12:53 2011: TPIU fitted.
Mon Dec 19 16:12:53 2011: ETM fitted.
Mon Dec 19 16:12:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:12:53 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:12:53 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 16:15:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 16:15:39 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 16:15:39 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 16:15:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 16:15:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 16:15:39 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 16:15:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:15:39 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:15:39 2011: TPIU fitted.
Mon Dec 19 16:15:39 2011: ETM fitted.
Mon Dec 19 16:15:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:15:40 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:15:40 2011: Initial reset was performed
Mon Dec 19 16:15:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 16:15:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 16:15:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 16:15:41 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 16:15:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 16:15:41 2011: Target reset
Mon Dec 19 16:15:47 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 16:15:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:15:47 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:15:47 2011: TPIU fitted.
Mon Dec 19 16:15:47 2011: ETM fitted.
Mon Dec 19 16:15:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:15:47 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:15:50 2011: 139920 bytes downloaded into FLASH and verified (15.26 Kbytes/sec)
Mon Dec 19 16:15:50 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 16:15:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:15:50 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:15:50 2011: TPIU fitted.
Mon Dec 19 16:15:50 2011: ETM fitted.
Mon Dec 19 16:15:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:15:50 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:15:50 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 16:18:54 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 16:18:55 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 16:18:55 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 16:18:55 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 16:18:55 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 16:18:55 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 16:18:55 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:18:55 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:18:55 2011: TPIU fitted.
Mon Dec 19 16:18:55 2011: ETM fitted.
Mon Dec 19 16:18:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:18:56 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:18:56 2011: Initial reset was performed
Mon Dec 19 16:18:56 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 16:18:56 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 16:18:56 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 16:18:56 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 16:18:56 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 16:18:56 2011: Target reset
Mon Dec 19 16:19:02 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 16:19:02 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:19:02 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:19:02 2011: TPIU fitted.
Mon Dec 19 16:19:02 2011: ETM fitted.
Mon Dec 19 16:19:02 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:19:02 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:19:05 2011: 139920 bytes downloaded into FLASH and verified (15.32 Kbytes/sec)
Mon Dec 19 16:19:05 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 16:19:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 16:19:05 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 16:19:05 2011: TPIU fitted.
Mon Dec 19 16:19:05 2011: ETM fitted.
Mon Dec 19 16:19:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 16:19:05 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:19:05 2011: Target reset
Mon Dec 19 16:38:32 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Mon Dec 19 16:56:17 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 16:56:17 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 16:56:17 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 16:56:17 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 16:56:17 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 16:56:17 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 16:56:17 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:56:17 2011: Initial reset was performed
Mon Dec 19 16:56:24 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Mon Dec 19 16:56:24 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 16:56:24 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Mon Dec 19 16:57:48 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 16:57:48 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 16:57:48 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 16:57:48 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 16:57:48 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 16:57:48 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 16:57:48 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 16:57:48 2011: Initial reset was performed
Mon Dec 19 16:57:54 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Mon Dec 19 16:57:54 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 16:57:54 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Mon Dec 19 19:06:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 19:06:39 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 19:06:39 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 19:06:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 19:06:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 19:06:39 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 19:06:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:06:39 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:06:39 2011: TPIU fitted.
Mon Dec 19 19:06:39 2011: ETM fitted.
Mon Dec 19 19:06:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:06:40 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:06:40 2011: Initial reset was performed
Mon Dec 19 19:06:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 19:06:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 19:06:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 19:06:40 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 19:06:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 19:06:40 2011: Target reset
Mon Dec 19 19:06:46 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 19:06:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:06:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:06:46 2011: TPIU fitted.
Mon Dec 19 19:06:46 2011: ETM fitted.
Mon Dec 19 19:06:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:06:47 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:06:49 2011: 140304 bytes downloaded into FLASH and verified (15.20 Kbytes/sec)
Mon Dec 19 19:06:49 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 19:06:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:06:50 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:06:50 2011: TPIU fitted.
Mon Dec 19 19:06:50 2011: ETM fitted.
Mon Dec 19 19:06:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:06:50 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:06:50 2011: Target reset
Mon Dec 19 19:08:16 2011: Breakpoint hit: Code @ main.c:934.6, type: default (auto) 
Mon Dec 19 19:08:29 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Mon Dec 19 19:08:34 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 19:08:34 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 19:08:34 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 19:08:34 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 19:08:34 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 19:08:34 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 19:08:34 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:08:34 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:08:34 2011: TPIU fitted.
Mon Dec 19 19:08:34 2011: ETM fitted.
Mon Dec 19 19:08:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:08:35 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:08:35 2011: Initial reset was performed
Mon Dec 19 19:08:35 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 19:08:35 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 19:08:35 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 19:08:36 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 19:08:36 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 19:08:36 2011: Target reset
Mon Dec 19 19:08:42 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 19:08:42 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:08:42 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:08:42 2011: TPIU fitted.
Mon Dec 19 19:08:42 2011: ETM fitted.
Mon Dec 19 19:08:42 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:08:42 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:08:45 2011: 140304 bytes downloaded into FLASH and verified (15.22 Kbytes/sec)
Mon Dec 19 19:08:45 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 19:08:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:08:45 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:08:45 2011: TPIU fitted.
Mon Dec 19 19:08:45 2011: ETM fitted.
Mon Dec 19 19:08:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:08:45 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:08:45 2011: Target reset
Mon Dec 19 19:14:50 2011: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Mon Dec 19 19:44:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 19:44:44 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 19:44:44 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 19:44:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 19:44:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 19:44:44 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 19:44:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:44:44 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:44:44 2011: TPIU fitted.
Mon Dec 19 19:44:44 2011: ETM fitted.
Mon Dec 19 19:44:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:44:45 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:44:45 2011: Initial reset was performed
Mon Dec 19 19:44:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 19:44:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 19:44:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 19:44:45 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 19:44:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 19:44:45 2011: Target reset
Mon Dec 19 19:44:51 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 19:44:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:44:51 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:44:51 2011: TPIU fitted.
Mon Dec 19 19:44:51 2011: ETM fitted.
Mon Dec 19 19:44:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:44:51 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:44:54 2011: 140312 bytes downloaded into FLASH and verified (14.99 Kbytes/sec)
Mon Dec 19 19:44:54 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 19:44:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:44:55 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:44:55 2011: TPIU fitted.
Mon Dec 19 19:44:55 2011: ETM fitted.
Mon Dec 19 19:44:55 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:44:55 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:44:55 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 19:48:45 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 19:48:45 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 19:48:45 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 19:48:45 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 19:48:45 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 19:48:45 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 19:48:45 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:48:45 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:48:45 2011: TPIU fitted.
Mon Dec 19 19:48:45 2011: ETM fitted.
Mon Dec 19 19:48:45 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:48:46 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:48:46 2011: Initial reset was performed
Mon Dec 19 19:48:46 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 19:48:46 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 19:48:46 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 19:48:47 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 19:48:47 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 19:48:47 2011: Target reset
Mon Dec 19 19:48:53 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 19:48:53 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:48:53 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:48:53 2011: TPIU fitted.
Mon Dec 19 19:48:53 2011: ETM fitted.
Mon Dec 19 19:48:53 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:48:53 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:48:56 2011: 140344 bytes downloaded into FLASH and verified (15.18 Kbytes/sec)
Mon Dec 19 19:48:56 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 19:48:56 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:48:56 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:48:56 2011: TPIU fitted.
Mon Dec 19 19:48:56 2011: ETM fitted.
Mon Dec 19 19:48:56 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:48:56 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:48:56 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 19:49:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 19:49:38 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 19:49:38 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 19:49:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 19:49:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 19:49:38 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 19:49:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:49:39 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:49:39 2011: TPIU fitted.
Mon Dec 19 19:49:39 2011: ETM fitted.
Mon Dec 19 19:49:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:49:39 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:49:39 2011: Initial reset was performed
Mon Dec 19 19:49:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 19:49:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 19:49:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 19:49:40 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Mon Dec 19 19:49:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 19:49:40 2011: Target reset
Mon Dec 19 19:49:46 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 19:49:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:49:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:49:46 2011: TPIU fitted.
Mon Dec 19 19:49:46 2011: ETM fitted.
Mon Dec 19 19:49:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:49:46 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:49:49 2011: 140344 bytes downloaded into FLASH and verified (15.12 Kbytes/sec)
Mon Dec 19 19:49:49 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 19:49:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 19:49:49 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 19:49:49 2011: TPIU fitted.
Mon Dec 19 19:49:49 2011: ETM fitted.
Mon Dec 19 19:49:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 19:49:49 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 19:49:49 2011: Target reset


 << Logging to file resumes >> 

Mon Dec 19 20:22:20 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 20:22:20 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 20:22:20 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 20:22:20 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 20:22:20 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 20:22:20 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 20:22:20 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 20:22:20 2011: Initial reset was performed
Mon Dec 19 20:22:33 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Mon Dec 19 20:22:33 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 20:22:33 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Mon Dec 19 20:22:38 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Mon Dec 19 20:22:38 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Mon Dec 19 20:22:38 2011: JLINK command: device = STM32F207xx, return = 0

Mon Dec 19 20:22:38 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Mon Dec 19 20:22:38 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Mon Dec 19 20:22:38 2011: JTAG speed is initially set to: 32 kHz
Mon Dec 19 20:22:38 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 20:22:39 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 20:22:39 2011: TPIU fitted.
Mon Dec 19 20:22:39 2011: ETM fitted.
Mon Dec 19 20:22:39 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 20:22:39 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 20:22:39 2011: Initial reset was performed
Mon Dec 19 20:22:39 2011: Found 2 JTAG devices, Total IRLen = 9:

Mon Dec 19 20:22:39 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Mon Dec 19 20:22:39 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Mon Dec 19 20:22:40 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Mon Dec 19 20:22:40 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Mon Dec 19 20:22:40 2011: Target reset
Mon Dec 19 20:22:46 2011: Downloaded E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Mon Dec 19 20:22:46 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 20:22:46 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 20:22:46 2011: TPIU fitted.
Mon Dec 19 20:22:46 2011: ETM fitted.
Mon Dec 19 20:22:46 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 20:22:46 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 20:22:49 2011: 140392 bytes downloaded into FLASH and verified (15.02 Kbytes/sec)
Mon Dec 19 20:22:49 2011: Loaded debugee: E:\Work\Firmware\DTG\DTG_EMS_SYSTEM\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Mon Dec 19 20:22:49 2011: TotalIRLen = 9, IRPrint = 0x0011
Mon Dec 19 20:22:49 2011: Found Cortex-M3 r2p0, Little endian.
Mon Dec 19 20:22:49 2011: TPIU fitted.
Mon Dec 19 20:22:49 2011: ETM fitted.
Mon Dec 19 20:22:49 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Mon Dec 19 20:22:49 2011: Hardware reset with strategy 0 was performed
Mon Dec 19 20:22:49 2011: Target reset


 << Logging to file resumes >> 

Tue Dec 20 16:14:21 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 20 16:14:21 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 20 16:14:21 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 20 16:14:21 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 20 16:14:21 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 20 16:14:21 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 20 16:14:21 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:14:21 2011: Initial reset was performed
Tue Dec 20 16:14:32 2011: Fatal error: Failed to get CPU status after 4 retries   Session aborted!
Tue Dec 20 16:14:32 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 20 16:14:32 2011: Failed to load flash loader: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.flash


 << Logging to file resumes >> 

Tue Dec 20 16:14:39 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 20 16:14:39 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 20 16:14:39 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 20 16:14:39 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 20 16:14:39 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 20 16:14:39 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 20 16:14:39 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:14:40 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:14:40 2011: TPIU fitted.
Tue Dec 20 16:14:40 2011: ETM fitted.
Tue Dec 20 16:14:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:14:40 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:14:40 2011: Initial reset was performed
Tue Dec 20 16:14:40 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 20 16:14:40 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 20 16:14:40 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 20 16:14:41 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Tue Dec 20 16:14:41 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 20 16:14:41 2011: Target reset
Tue Dec 20 16:14:47 2011: Downloaded E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 20 16:14:47 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:14:47 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:14:47 2011: TPIU fitted.
Tue Dec 20 16:14:47 2011: ETM fitted.
Tue Dec 20 16:14:47 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:14:47 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:14:50 2011: 130728 bytes downloaded into FLASH and verified (14.59 Kbytes/sec)
Tue Dec 20 16:14:50 2011: Loaded debugee: E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 20 16:14:50 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:14:50 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:14:50 2011: TPIU fitted.
Tue Dec 20 16:14:50 2011: ETM fitted.
Tue Dec 20 16:14:50 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:14:50 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:14:50 2011: Target reset


 << Logging to file resumes >> 

Tue Dec 20 16:22:04 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 20 16:22:04 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 20 16:22:04 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 20 16:22:04 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 20 16:22:04 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 20 16:22:04 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 20 16:22:05 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:22:05 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:22:05 2011: TPIU fitted.
Tue Dec 20 16:22:05 2011: ETM fitted.
Tue Dec 20 16:22:05 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:22:05 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:22:05 2011: Initial reset was performed
Tue Dec 20 16:22:05 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 20 16:22:05 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 20 16:22:05 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 20 16:22:06 2011: 712 bytes downloaded and verified (1.71 Kbytes/sec)
Tue Dec 20 16:22:06 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 20 16:22:06 2011: Target reset
Tue Dec 20 16:22:12 2011: Downloaded E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 20 16:22:12 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:22:12 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:22:12 2011: TPIU fitted.
Tue Dec 20 16:22:12 2011: ETM fitted.
Tue Dec 20 16:22:12 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:22:12 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:22:15 2011: 130568 bytes downloaded into FLASH and verified (14.70 Kbytes/sec)
Tue Dec 20 16:22:15 2011: Loaded debugee: E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 20 16:22:15 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:22:15 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:22:15 2011: TPIU fitted.
Tue Dec 20 16:22:15 2011: ETM fitted.
Tue Dec 20 16:22:15 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:22:15 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:22:15 2011: Target reset


 << Logging to file resumes >> 

Tue Dec 20 16:23:43 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 20 16:23:44 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 20 16:23:44 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 20 16:23:44 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 20 16:23:44 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 20 16:23:44 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 20 16:23:44 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:23:44 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:23:44 2011: TPIU fitted.
Tue Dec 20 16:23:44 2011: ETM fitted.
Tue Dec 20 16:23:44 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:23:45 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:23:45 2011: Initial reset was performed
Tue Dec 20 16:23:45 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 20 16:23:45 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 20 16:23:45 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 20 16:23:45 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Tue Dec 20 16:23:45 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 20 16:23:45 2011: Target reset
Tue Dec 20 16:23:51 2011: Downloaded E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 20 16:23:51 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:23:51 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:23:51 2011: TPIU fitted.
Tue Dec 20 16:23:51 2011: ETM fitted.
Tue Dec 20 16:23:51 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:23:51 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:23:54 2011: 129580 bytes downloaded into FLASH and verified (14.57 Kbytes/sec)
Tue Dec 20 16:23:54 2011: Loaded debugee: E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 20 16:23:54 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:23:54 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:23:54 2011: TPIU fitted.
Tue Dec 20 16:23:54 2011: ETM fitted.
Tue Dec 20 16:23:54 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:23:54 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:23:54 2011: Target reset
Tue Dec 20 16:24:22 2011: Breakpoint hit: Code @ Wifi.c:632.31, type: default (auto) 
Tue Dec 20 16:24:28 2011: Fatal error: CPU is not halted   Session aborted!


 << Logging to file resumes >> 

Tue Dec 20 16:28:29 2011: Loaded macro file: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.mac
Tue Dec 20 16:28:30 2011: JLINK command: ProjectFile = E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\settings\Project_STM3220F_EVAL.jlink, return = 0

Tue Dec 20 16:28:30 2011: JLINK command: device = STM32F207xx, return = 0

Tue Dec 20 16:28:30 2011: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Dec 20 16:28:30 2011: Firmware: J-Link ARM V8 compiled Dec 16 2010 20:21:29

Tue Dec 20 16:28:30 2011: JTAG speed is initially set to: 32 kHz
Tue Dec 20 16:28:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:28:30 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:28:30 2011: TPIU fitted.
Tue Dec 20 16:28:30 2011: ETM fitted.
Tue Dec 20 16:28:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:28:31 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:28:31 2011: Initial reset was performed
Tue Dec 20 16:28:31 2011: Found 2 JTAG devices, Total IRLen = 9:

Tue Dec 20 16:28:31 2011:  #0 Id: 0x4BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Dec 20 16:28:31 2011:  #1 Id: 0x06411041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Dec 20 16:28:31 2011: 712 bytes downloaded and verified (1.65 Kbytes/sec)
Tue Dec 20 16:28:31 2011: Loaded debugee: C:\Program Files\IAR Systems\Embedded Workbench 6.0\arm\config\flashloader\ST\FlashSTM32F2xxxx.out
Tue Dec 20 16:28:31 2011: Target reset
Tue Dec 20 16:28:37 2011: Downloaded E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\STM3220F_EVAL\Exe\Project.out to flash memory.
Tue Dec 20 16:28:37 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:28:37 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:28:37 2011: TPIU fitted.
Tue Dec 20 16:28:37 2011: ETM fitted.
Tue Dec 20 16:28:37 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:28:37 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:28:40 2011: 129372 bytes downloaded into FLASH and verified (14.52 Kbytes/sec)
Tue Dec 20 16:28:40 2011: Loaded debugee: E:\Work\Firmware\DTG\WIFI_RELAY_TEST\Project\EWARM\STM3220F_EVAL\Exe\Project.out
Tue Dec 20 16:28:40 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:28:40 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:28:40 2011: TPIU fitted.
Tue Dec 20 16:28:40 2011: ETM fitted.
Tue Dec 20 16:28:40 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:28:40 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:28:40 2011: Target reset
Tue Dec 20 16:29:10 2011: Breakpoint hit: Code @ Wifi.c:632.31, type: default (auto) 
Tue Dec 20 16:29:17 2011: Breakpoint hit: Code @ Wifi.c:632.31, type: default (auto) 
Tue Dec 20 16:29:55 2011: Breakpoint hit: Code @ Wifi.c:652.16, type: default (auto) 
Tue Dec 20 16:29:59 2011: Breakpoint hit: Code @ Wifi.c:652.16, type: default (auto) 
Tue Dec 20 16:30:08 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:30:08 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:30:08 2011: TPIU fitted.
Tue Dec 20 16:30:08 2011: ETM fitted.
Tue Dec 20 16:30:08 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:30:08 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:30:08 2011: Target reset
Tue Dec 20 16:32:30 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:32:30 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:32:30 2011: TPIU fitted.
Tue Dec 20 16:32:30 2011: ETM fitted.
Tue Dec 20 16:32:30 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:32:30 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:32:30 2011: Target reset
Tue Dec 20 16:32:35 2011: TotalIRLen = 9, IRPrint = 0x0011
Tue Dec 20 16:32:35 2011: Found Cortex-M3 r2p0, Little endian.
Tue Dec 20 16:32:35 2011: TPIU fitted.
Tue Dec 20 16:32:35 2011: ETM fitted.
Tue Dec 20 16:32:35 2011:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Dec 20 16:32:35 2011: Hardware reset with strategy 0 was performed
Tue Dec 20 16:32:35 2011: Target reset
Tue Dec 20 16:54:05 2011: The stack pointer for stack 'CSTACK' (currently 0x20003478) is outside the stack range (0x20013DE8 to 0x20014DE8)
