// Seed: 2575352226
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri   id_2
);
  wor  id_4 = id_4;
  wire id_5;
  assign id_4 = -1;
  assign id_4 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input  tri  id_1,
    output wire id_2,
    input  tri  id_3,
    input  tri0 id_4,
    input  wand id_5,
    output wand id_6
);
  wire id_8;
  assign id_0 = -1;
  if (-1) begin : LABEL_0
    wire id_9;
  end
  wire id_10;
  wire id_11;
  logic [7:0] id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_13;
  tri1 id_14 = id_3;
  wire id_15;
  id_16(
      .id_0(id_10), .id_1(-1), .id_2(), .id_3(), .id_4(id_1), .id_5(id_12[1 :-1])
  );
  localparam id_17 = -1;
  always id_2 = (id_4);
  wire id_18, id_19, id_20;
endmodule
