// Seed: 912771113
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output supply1 id_7,
    input supply0 id_8,
    output uwire id_9,
    output tri id_10,
    input wor id_11,
    input wand id_12,
    input supply0 id_13,
    input wor id_14,
    output wand id_15,
    input supply1 id_16,
    output tri1 id_17,
    input tri0 id_18,
    input supply0 id_19,
    input wire id_20,
    output tri1 id_21,
    output wand id_22,
    input uwire id_23
);
  wire id_25, id_26;
  wire id_27;
  wire id_28;
  assign id_15 = 1;
  assign id_22 = 1 && 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    output uwire id_7,
    output wor id_8,
    input tri id_9,
    output supply1 id_10,
    input uwire id_11,
    input wor id_12,
    input tri1 id_13,
    input wand id_14,
    input uwire id_15
);
  module_0(
      id_7,
      id_5,
      id_2,
      id_5,
      id_5,
      id_3,
      id_11,
      id_2,
      id_14,
      id_8,
      id_2,
      id_6,
      id_6,
      id_11,
      id_9,
      id_1,
      id_0,
      id_1,
      id_13,
      id_12,
      id_3,
      id_7,
      id_8,
      id_3
  );
  wire id_17;
endmodule
