|PR3
clk => clk.IN2
reset => reset.IN2
data1[0] => data1[0].IN1
data1[1] => data1[1].IN1
data1[2] => data1[2].IN1
data1[3] => data1[3].IN1
data1[4] => data1[4].IN1
data1[5] => data1[5].IN1
data1[6] => data1[6].IN1
data1[7] => data1[7].IN1
data1[8] => data1[8].IN1
data1[9] => data1[9].IN1
data1[10] => data1[10].IN1
data1[11] => data1[11].IN1
data1[12] => data1[12].IN1
data1[13] => data1[13].IN1
data2[0] => ~NO_FANOUT~
data2[1] => ~NO_FANOUT~
data2[2] => ~NO_FANOUT~
data2[3] => ~NO_FANOUT~
data2[4] => ~NO_FANOUT~
data2[5] => ~NO_FANOUT~
data2[6] => ~NO_FANOUT~
data2[7] => ~NO_FANOUT~
data2[8] => ~NO_FANOUT~
data2[9] => ~NO_FANOUT~
data2[10] => ~NO_FANOUT~
data2[11] => ~NO_FANOUT~
data2[12] => ~NO_FANOUT~
data2[13] => ~NO_FANOUT~
data3[0] => ~NO_FANOUT~
data3[1] => ~NO_FANOUT~
data3[2] => ~NO_FANOUT~
data3[3] => ~NO_FANOUT~
data3[4] => ~NO_FANOUT~
data3[5] => ~NO_FANOUT~
data3[6] => ~NO_FANOUT~
data3[7] => ~NO_FANOUT~
data3[8] => ~NO_FANOUT~
data3[9] => ~NO_FANOUT~
data3[10] => ~NO_FANOUT~
data3[11] => ~NO_FANOUT~
data3[12] => ~NO_FANOUT~
data3[13] => ~NO_FANOUT~


|PR3|pll:pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= pll_0002:pll_inst.outclk_0


|PR3|pll:pll|pll_0002:pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|PR3|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|PR3|phase_extract:pe1
clk => clk.IN3
clk20 => clk20.IN1
reset => reset.IN1
sink[0] => sink[0].IN1
sink[1] => sink[1].IN1
sink[2] => sink[2].IN1
sink[3] => sink[3].IN1
sink[4] => sink[4].IN1
sink[5] => sink[5].IN1
sink[6] => sink[6].IN1
sink[7] => sink[7].IN1
sink[8] => sink[8].IN1
sink[9] => sink[9].IN1
sink[10] => sink[10].IN1
sink[11] => sink[11].IN1
sink[12] => sink[12].IN1
sink[13] => sink[13].IN1


|PR3|phase_extract:pe1|time_buffer:timebuff
reset => ready~reg0.ACLR
reset => sink_pos[0].ACLR
reset => sink_pos[1].ACLR
reset => sink_pos[2].ACLR
reset => sink_pos[3].ACLR
reset => sink_pos[4].ACLR
reset => sink_pos[5].ACLR
reset => sink_pos[6].ACLR
reset => sink_pos[7].ACLR
reset => sink_pos[8].ACLR
reset => sink_pos[9].ACLR
reset => sink_pos[10].ACLR
reset => sink_pos[11].ACLR
reset => comb.IN1
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_clk => buffer.we_a.CLK
sink_clk => buffer.waddr_a[11].CLK
sink_clk => buffer.waddr_a[10].CLK
sink_clk => buffer.waddr_a[9].CLK
sink_clk => buffer.waddr_a[8].CLK
sink_clk => buffer.waddr_a[7].CLK
sink_clk => buffer.waddr_a[6].CLK
sink_clk => buffer.waddr_a[5].CLK
sink_clk => buffer.waddr_a[4].CLK
sink_clk => buffer.waddr_a[3].CLK
sink_clk => buffer.waddr_a[2].CLK
sink_clk => buffer.waddr_a[1].CLK
sink_clk => buffer.waddr_a[0].CLK
sink_clk => buffer.data_a[13].CLK
sink_clk => buffer.data_a[12].CLK
sink_clk => buffer.data_a[11].CLK
sink_clk => buffer.data_a[10].CLK
sink_clk => buffer.data_a[9].CLK
sink_clk => buffer.data_a[8].CLK
sink_clk => buffer.data_a[7].CLK
sink_clk => buffer.data_a[6].CLK
sink_clk => buffer.data_a[5].CLK
sink_clk => buffer.data_a[4].CLK
sink_clk => buffer.data_a[3].CLK
sink_clk => buffer.data_a[2].CLK
sink_clk => buffer.data_a[1].CLK
sink_clk => buffer.data_a[0].CLK
sink_clk => ready~reg0.CLK
sink_clk => sink_pos[0].CLK
sink_clk => sink_pos[1].CLK
sink_clk => sink_pos[2].CLK
sink_clk => sink_pos[3].CLK
sink_clk => sink_pos[4].CLK
sink_clk => sink_pos[5].CLK
sink_clk => sink_pos[6].CLK
sink_clk => sink_pos[7].CLK
sink_clk => sink_pos[8].CLK
sink_clk => sink_pos[9].CLK
sink_clk => sink_pos[10].CLK
sink_clk => sink_pos[11].CLK
sink_clk => buffer.CLK0
sink_data[0] => buffer.data_a[0].DATAIN
sink_data[0] => buffer.DATAIN
sink_data[1] => buffer.data_a[1].DATAIN
sink_data[1] => buffer.DATAIN1
sink_data[2] => buffer.data_a[2].DATAIN
sink_data[2] => buffer.DATAIN2
sink_data[3] => buffer.data_a[3].DATAIN
sink_data[3] => buffer.DATAIN3
sink_data[4] => buffer.data_a[4].DATAIN
sink_data[4] => buffer.DATAIN4
sink_data[5] => buffer.data_a[5].DATAIN
sink_data[5] => buffer.DATAIN5
sink_data[6] => buffer.data_a[6].DATAIN
sink_data[6] => buffer.DATAIN6
sink_data[7] => buffer.data_a[7].DATAIN
sink_data[7] => buffer.DATAIN7
sink_data[8] => buffer.data_a[8].DATAIN
sink_data[8] => buffer.DATAIN8
sink_data[9] => buffer.data_a[9].DATAIN
sink_data[9] => buffer.DATAIN9
sink_data[10] => buffer.data_a[10].DATAIN
sink_data[10] => buffer.DATAIN10
sink_data[11] => buffer.data_a[11].DATAIN
sink_data[11] => buffer.DATAIN11
sink_data[12] => buffer.data_a[12].DATAIN
sink_data[12] => buffer.DATAIN12
sink_data[13] => buffer.data_a[13].DATAIN
sink_data[13] => buffer.DATAIN13
source_clk => source_pos[0].CLK
source_clk => source_pos[1].CLK
source_clk => source_pos[2].CLK
source_clk => source_pos[3].CLK
source_clk => source_pos[4].CLK
source_clk => source_pos[5].CLK
source_clk => source_pos[6].CLK
source_clk => source_pos[7].CLK
source_clk => source_pos[8].CLK
source_clk => source_pos[9].CLK
source_clk => source_pos[10].CLK
source_clk => source_pos[11].CLK
source_clk => source_offset[0].CLK
source_clk => source_offset[1].CLK
source_clk => source_data[0]~reg0.CLK
source_clk => source_data[1]~reg0.CLK
source_clk => source_data[2]~reg0.CLK
source_clk => source_data[3]~reg0.CLK
source_clk => source_data[4]~reg0.CLK
source_clk => source_data[5]~reg0.CLK
source_clk => source_data[6]~reg0.CLK
source_clk => source_data[7]~reg0.CLK
source_clk => source_data[8]~reg0.CLK
source_clk => source_data[9]~reg0.CLK
source_clk => source_data[10]~reg0.CLK
source_clk => source_data[11]~reg0.CLK
source_clk => source_data[12]~reg0.CLK
source_clk => source_data[13]~reg0.CLK
source_clk => source_eop~reg0.CLK
source_clk => source_sop~reg0.CLK
source_clk => source_valid~reg0.CLK
source_ready => always1.IN1
source_sop <= source_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_eop <= source_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= source_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[0] <= source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[1] <= source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[2] <= source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[3] <= source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[4] <= source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[5] <= source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[6] <= source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[7] <= source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[8] <= source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[9] <= source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[10] <= source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[11] <= source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[12] <= source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_data[13] <= source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft
clk => cascade_0:c0.clk
clk => cascade_n:gen[1].cn.clk
clk => cascade_n:gen[2].cn.clk
clk => cascade_n:gen[3].cn.clk
clk => cascade_n:gen[4].cn.clk
clk => cascade_n:gen[5].cn.clk
clk => cascade_n:gen[6].cn.clk
clk => cascade_n:gen[7].cn.clk
clk => cascade_n:gen[8].cn.clk
clk => cascade_n:gen[9].cn.clk
clk => cascade_n:gen[10].cn.clk
clk => cascade_n:gen[11].cn.clk
clk => source_eop~reg0.CLK
clk => source_valid~reg0.CLK
clk => source_sop~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
aclr => cascade_0:c0.aclr
aclr => cascade_n:gen[1].cn.aclr
aclr => cascade_n:gen[2].cn.aclr
aclr => cascade_n:gen[3].cn.aclr
aclr => cascade_n:gen[4].cn.aclr
aclr => cascade_n:gen[5].cn.aclr
aclr => cascade_n:gen[6].cn.aclr
aclr => cascade_n:gen[7].cn.aclr
aclr => cascade_n:gen[8].cn.aclr
aclr => cascade_n:gen[9].cn.aclr
aclr => cascade_n:gen[10].cn.aclr
aclr => cascade_n:gen[11].cn.aclr
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
sink_sop => cascade_0:c0.sink_sop
sink_eop => cascade_0:c0.sink_eop
sink_valid => cascade_0:c0.sink_valid
sink_Re[0] => cascade_0:c0.sink_Re[0]
sink_Re[1] => cascade_0:c0.sink_Re[1]
sink_Re[2] => cascade_0:c0.sink_Re[2]
sink_Re[3] => cascade_0:c0.sink_Re[3]
sink_Re[4] => cascade_0:c0.sink_Re[4]
sink_Re[5] => cascade_0:c0.sink_Re[5]
sink_Re[6] => cascade_0:c0.sink_Re[6]
sink_Re[7] => cascade_0:c0.sink_Re[7]
sink_Re[8] => cascade_0:c0.sink_Re[8]
sink_Re[9] => cascade_0:c0.sink_Re[9]
sink_Re[10] => cascade_0:c0.sink_Re[10]
sink_Re[11] => cascade_0:c0.sink_Re[11]
sink_Re[12] => cascade_0:c0.sink_Re[12]
sink_Re[13] => cascade_0:c0.sink_Re[13]
sink_Im[0] => cascade_0:c0.sink_Im[0]
sink_Im[1] => cascade_0:c0.sink_Im[1]
sink_Im[2] => cascade_0:c0.sink_Im[2]
sink_Im[3] => cascade_0:c0.sink_Im[3]
sink_Im[4] => cascade_0:c0.sink_Im[4]
sink_Im[5] => cascade_0:c0.sink_Im[5]
sink_Im[6] => cascade_0:c0.sink_Im[6]
sink_Im[7] => cascade_0:c0.sink_Im[7]
sink_Im[8] => cascade_0:c0.sink_Im[8]
sink_Im[9] => cascade_0:c0.sink_Im[9]
sink_Im[10] => cascade_0:c0.sink_Im[10]
sink_Im[11] => cascade_0:c0.sink_Im[11]
sink_Im[12] => cascade_0:c0.sink_Im[12]
sink_Im[13] => cascade_0:c0.sink_Im[13]
source_sop <= source_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_eop <= source_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= source_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[0] <= cascade_n:gen[11].cn.source_Re[0]
source_Re[1] <= cascade_n:gen[11].cn.source_Re[1]
source_Re[2] <= cascade_n:gen[11].cn.source_Re[2]
source_Re[3] <= cascade_n:gen[11].cn.source_Re[3]
source_Re[4] <= cascade_n:gen[11].cn.source_Re[4]
source_Re[5] <= cascade_n:gen[11].cn.source_Re[5]
source_Re[6] <= cascade_n:gen[11].cn.source_Re[6]
source_Re[7] <= cascade_n:gen[11].cn.source_Re[7]
source_Re[8] <= cascade_n:gen[11].cn.source_Re[8]
source_Re[9] <= cascade_n:gen[11].cn.source_Re[9]
source_Re[10] <= cascade_n:gen[11].cn.source_Re[10]
source_Re[11] <= cascade_n:gen[11].cn.source_Re[11]
source_Re[12] <= cascade_n:gen[11].cn.source_Re[12]
source_Re[13] <= cascade_n:gen[11].cn.source_Re[13]
source_Re[14] <= cascade_n:gen[11].cn.source_Re[14]
source_Re[15] <= cascade_n:gen[11].cn.source_Re[15]
source_Re[16] <= cascade_n:gen[11].cn.source_Re[16]
source_Re[17] <= cascade_n:gen[11].cn.source_Re[17]
source_Re[18] <= cascade_n:gen[11].cn.source_Re[18]
source_Re[19] <= cascade_n:gen[11].cn.source_Re[19]
source_Im[0] <= cascade_n:gen[11].cn.source_Im[0]
source_Im[1] <= cascade_n:gen[11].cn.source_Im[1]
source_Im[2] <= cascade_n:gen[11].cn.source_Im[2]
source_Im[3] <= cascade_n:gen[11].cn.source_Im[3]
source_Im[4] <= cascade_n:gen[11].cn.source_Im[4]
source_Im[5] <= cascade_n:gen[11].cn.source_Im[5]
source_Im[6] <= cascade_n:gen[11].cn.source_Im[6]
source_Im[7] <= cascade_n:gen[11].cn.source_Im[7]
source_Im[8] <= cascade_n:gen[11].cn.source_Im[8]
source_Im[9] <= cascade_n:gen[11].cn.source_Im[9]
source_Im[10] <= cascade_n:gen[11].cn.source_Im[10]
source_Im[11] <= cascade_n:gen[11].cn.source_Im[11]
source_Im[12] <= cascade_n:gen[11].cn.source_Im[12]
source_Im[13] <= cascade_n:gen[11].cn.source_Im[13]
source_Im[14] <= cascade_n:gen[11].cn.source_Im[14]
source_Im[15] <= cascade_n:gen[11].cn.source_Im[15]
source_Im[16] <= cascade_n:gen[11].cn.source_Im[16]
source_Im[17] <= cascade_n:gen[11].cn.source_Im[17]
source_Im[18] <= cascade_n:gen[11].cn.source_Im[18]
source_Im[19] <= cascade_n:gen[11].cn.source_Im[19]
error <= cascade_0:c0.error


|PR3|phase_extract:pe1|fft_int:fft|cascade_0:c0
clk => valid_reg~0.CLK
clk => eop_reg~0.CLK
clk => mem_Re.we_a.CLK
clk => mem_Re.waddr_a[11].CLK
clk => mem_Re.waddr_a[10].CLK
clk => mem_Re.waddr_a[9].CLK
clk => mem_Re.waddr_a[8].CLK
clk => mem_Re.waddr_a[7].CLK
clk => mem_Re.waddr_a[6].CLK
clk => mem_Re.waddr_a[5].CLK
clk => mem_Re.waddr_a[4].CLK
clk => mem_Re.waddr_a[3].CLK
clk => mem_Re.waddr_a[2].CLK
clk => mem_Re.waddr_a[1].CLK
clk => mem_Re.waddr_a[0].CLK
clk => mem_Re.data_a[13].CLK
clk => mem_Re.data_a[12].CLK
clk => mem_Re.data_a[11].CLK
clk => mem_Re.data_a[10].CLK
clk => mem_Re.data_a[9].CLK
clk => mem_Re.data_a[8].CLK
clk => mem_Re.data_a[7].CLK
clk => mem_Re.data_a[6].CLK
clk => mem_Re.data_a[5].CLK
clk => mem_Re.data_a[4].CLK
clk => mem_Re.data_a[3].CLK
clk => mem_Re.data_a[2].CLK
clk => mem_Re.data_a[1].CLK
clk => mem_Re.data_a[0].CLK
clk => mem_Im.we_a.CLK
clk => mem_Im.waddr_a[11].CLK
clk => mem_Im.waddr_a[10].CLK
clk => mem_Im.waddr_a[9].CLK
clk => mem_Im.waddr_a[8].CLK
clk => mem_Im.waddr_a[7].CLK
clk => mem_Im.waddr_a[6].CLK
clk => mem_Im.waddr_a[5].CLK
clk => mem_Im.waddr_a[4].CLK
clk => mem_Im.waddr_a[3].CLK
clk => mem_Im.waddr_a[2].CLK
clk => mem_Im.waddr_a[1].CLK
clk => mem_Im.waddr_a[0].CLK
clk => mem_Im.data_a[13].CLK
clk => mem_Im.data_a[12].CLK
clk => mem_Im.data_a[11].CLK
clk => mem_Im.data_a[10].CLK
clk => mem_Im.data_a[9].CLK
clk => mem_Im.data_a[8].CLK
clk => mem_Im.data_a[7].CLK
clk => mem_Im.data_a[6].CLK
clk => mem_Im.data_a[5].CLK
clk => mem_Im.data_a[4].CLK
clk => mem_Im.data_a[3].CLK
clk => mem_Im.data_a[2].CLK
clk => mem_Im.data_a[1].CLK
clk => mem_Im.data_a[0].CLK
clk => error~0.CLK
clk => rd_buf.CLK
clk => wr_buf.CLK
clk => source_ready~reg0.CLK
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => Im_reg[0].CLK
clk => Im_reg[1].CLK
clk => Im_reg[2].CLK
clk => Im_reg[3].CLK
clk => Im_reg[4].CLK
clk => Im_reg[5].CLK
clk => Im_reg[6].CLK
clk => Im_reg[7].CLK
clk => Im_reg[8].CLK
clk => Im_reg[9].CLK
clk => Im_reg[10].CLK
clk => Im_reg[11].CLK
clk => Im_reg[12].CLK
clk => Im_reg[13].CLK
clk => Re_reg[0].CLK
clk => Re_reg[1].CLK
clk => Re_reg[2].CLK
clk => Re_reg[3].CLK
clk => Re_reg[4].CLK
clk => Re_reg[5].CLK
clk => Re_reg[6].CLK
clk => Re_reg[7].CLK
clk => Re_reg[8].CLK
clk => Re_reg[9].CLK
clk => Re_reg[10].CLK
clk => Re_reg[11].CLK
clk => Re_reg[12].CLK
clk => Re_reg[13].CLK
clk => wraddr[0].CLK
clk => wraddr[1].CLK
clk => wraddr[2].CLK
clk => wraddr[3].CLK
clk => wraddr[4].CLK
clk => wraddr[5].CLK
clk => wraddr[6].CLK
clk => wraddr[7].CLK
clk => wraddr[8].CLK
clk => wraddr[9].CLK
clk => wraddr[10].CLK
clk => mem_Re.CLK0
clk => mem_Im.CLK0
aclr => valid_reg~0.ACLR
aclr => eop_reg~0.ACLR
aclr => error~0.ACLR
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => wraddr[0].ACLR
aclr => wraddr[1].ACLR
aclr => wraddr[2].ACLR
aclr => wraddr[3].ACLR
aclr => wraddr[4].ACLR
aclr => wraddr[5].ACLR
aclr => wraddr[6].ACLR
aclr => wraddr[7].ACLR
aclr => wraddr[8].ACLR
aclr => wraddr[9].ACLR
aclr => wraddr[10].ACLR
sink_sop => wraddr.OUTPUTSELECT
sink_sop => wraddr.OUTPUTSELECT
sink_sop => wraddr.OUTPUTSELECT
sink_sop => wraddr.OUTPUTSELECT
sink_sop => wraddr.OUTPUTSELECT
sink_sop => wraddr.OUTPUTSELECT
sink_sop => wraddr.OUTPUTSELECT
sink_sop => wraddr.OUTPUTSELECT
sink_sop => wraddr.OUTPUTSELECT
sink_sop => wraddr.OUTPUTSELECT
sink_sop => wraddr.OUTPUTSELECT
sink_sop => error.IN0
sink_eop => error.IN1
sink_eop => error.IN1
sink_eop => eop_reg~0.DATAIN
sink_valid => valid_reg~0.DATAIN
sink_valid => error.IN1
sink_valid => wraddr[10].ENA
sink_valid => wraddr[9].ENA
sink_valid => wraddr[8].ENA
sink_valid => wraddr[7].ENA
sink_valid => wraddr[6].ENA
sink_valid => wraddr[5].ENA
sink_valid => wraddr[4].ENA
sink_valid => wraddr[3].ENA
sink_valid => wraddr[2].ENA
sink_valid => wraddr[1].ENA
sink_valid => wraddr[0].ENA
sink_Re[0] => Re_reg[0].DATAIN
sink_Re[1] => Re_reg[1].DATAIN
sink_Re[2] => Re_reg[2].DATAIN
sink_Re[3] => Re_reg[3].DATAIN
sink_Re[4] => Re_reg[4].DATAIN
sink_Re[5] => Re_reg[5].DATAIN
sink_Re[6] => Re_reg[6].DATAIN
sink_Re[7] => Re_reg[7].DATAIN
sink_Re[8] => Re_reg[8].DATAIN
sink_Re[9] => Re_reg[9].DATAIN
sink_Re[10] => Re_reg[10].DATAIN
sink_Re[11] => Re_reg[11].DATAIN
sink_Re[12] => Re_reg[12].DATAIN
sink_Re[13] => Re_reg[13].DATAIN
sink_Im[0] => Im_reg[0].DATAIN
sink_Im[1] => Im_reg[1].DATAIN
sink_Im[2] => Im_reg[2].DATAIN
sink_Im[3] => Im_reg[3].DATAIN
sink_Im[4] => Im_reg[4].DATAIN
sink_Im[5] => Im_reg[5].DATAIN
sink_Im[6] => Im_reg[6].DATAIN
sink_Im[7] => Im_reg[7].DATAIN
sink_Im[8] => Im_reg[8].DATAIN
sink_Im[9] => Im_reg[9].DATAIN
sink_Im[10] => Im_reg[10].DATAIN
sink_Im[11] => Im_reg[11].DATAIN
sink_Im[12] => Im_reg[12].DATAIN
sink_Im[13] => Im_reg[13].DATAIN
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => rd_buf.ENA
error <= error~0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_0:c0|bitrev:bitrev_inst
x[0] => y[10].DATAIN
x[1] => y[9].DATAIN
x[2] => y[8].DATAIN
x[3] => y[7].DATAIN
x[4] => y[6].DATAIN
x[5] => y[5].DATAIN
x[6] => y[4].DATAIN
x[7] => y[3].DATAIN
x[8] => y[2].DATAIN
x[9] => y[1].DATAIN
x[10] => y[0].DATAIN
y[0] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[0].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|yx_addr:yx0
cnt[0] => yx_cnt[0].DATAIN
cnt[1] => yx_cnt[1].DATAIN
cnt[2] => yx_cnt[2].DATAIN
cnt[3] => yx_cnt[3].DATAIN
cnt[4] => yx_cnt[4].DATAIN
cnt[5] => yx_cnt[5].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => gen1.new_x_Im[0].CLK
clk => gen1.new_x_Im[1].CLK
clk => gen1.new_x_Im[2].CLK
clk => gen1.new_x_Im[3].CLK
clk => gen1.new_x_Im[4].CLK
clk => gen1.new_x_Im[5].CLK
clk => gen1.new_x_Im[6].CLK
clk => gen1.new_x_Im[7].CLK
clk => gen1.new_x_Im[8].CLK
clk => gen1.new_x_Im[9].CLK
clk => gen1.new_x_Im[10].CLK
clk => gen1.new_x_Im[11].CLK
clk => gen1.new_x_Im[12].CLK
clk => gen1.new_x_Im[13].CLK
clk => gen1.new_x_Im[14].CLK
clk => gen1.new_x_Re[0].CLK
clk => gen1.new_x_Re[1].CLK
clk => gen1.new_x_Re[2].CLK
clk => gen1.new_x_Re[3].CLK
clk => gen1.new_x_Re[4].CLK
clk => gen1.new_x_Re[5].CLK
clk => gen1.new_x_Re[6].CLK
clk => gen1.new_x_Re[7].CLK
clk => gen1.new_x_Re[8].CLK
clk => gen1.new_x_Re[9].CLK
clk => gen1.new_x_Re[10].CLK
clk => gen1.new_x_Re[11].CLK
clk => gen1.new_x_Re[12].CLK
clk => gen1.new_x_Re[13].CLK
clk => gen1.new_x_Re[14].CLK
clk => gen1.Im_reg[1][0].CLK
clk => gen1.Im_reg[1][1].CLK
clk => gen1.Im_reg[1][2].CLK
clk => gen1.Im_reg[1][3].CLK
clk => gen1.Im_reg[1][4].CLK
clk => gen1.Im_reg[1][5].CLK
clk => gen1.Im_reg[1][6].CLK
clk => gen1.Im_reg[1][7].CLK
clk => gen1.Im_reg[1][8].CLK
clk => gen1.Im_reg[1][9].CLK
clk => gen1.Im_reg[1][10].CLK
clk => gen1.Im_reg[1][11].CLK
clk => gen1.Im_reg[1][12].CLK
clk => gen1.Im_reg[1][13].CLK
clk => gen1.Im_reg[0][0].CLK
clk => gen1.Im_reg[0][1].CLK
clk => gen1.Im_reg[0][2].CLK
clk => gen1.Im_reg[0][3].CLK
clk => gen1.Im_reg[0][4].CLK
clk => gen1.Im_reg[0][5].CLK
clk => gen1.Im_reg[0][6].CLK
clk => gen1.Im_reg[0][7].CLK
clk => gen1.Im_reg[0][8].CLK
clk => gen1.Im_reg[0][9].CLK
clk => gen1.Im_reg[0][10].CLK
clk => gen1.Im_reg[0][11].CLK
clk => gen1.Im_reg[0][12].CLK
clk => gen1.Im_reg[0][13].CLK
clk => gen1.Re_reg[1][0].CLK
clk => gen1.Re_reg[1][1].CLK
clk => gen1.Re_reg[1][2].CLK
clk => gen1.Re_reg[1][3].CLK
clk => gen1.Re_reg[1][4].CLK
clk => gen1.Re_reg[1][5].CLK
clk => gen1.Re_reg[1][6].CLK
clk => gen1.Re_reg[1][7].CLK
clk => gen1.Re_reg[1][8].CLK
clk => gen1.Re_reg[1][9].CLK
clk => gen1.Re_reg[1][10].CLK
clk => gen1.Re_reg[1][11].CLK
clk => gen1.Re_reg[1][12].CLK
clk => gen1.Re_reg[1][13].CLK
clk => gen1.Re_reg[0][0].CLK
clk => gen1.Re_reg[0][1].CLK
clk => gen1.Re_reg[0][2].CLK
clk => gen1.Re_reg[0][3].CLK
clk => gen1.Re_reg[0][4].CLK
clk => gen1.Re_reg[0][5].CLK
clk => gen1.Re_reg[0][6].CLK
clk => gen1.Re_reg[0][7].CLK
clk => gen1.Re_reg[0][8].CLK
clk => gen1.Re_reg[0][9].CLK
clk => gen1.Re_reg[0][10].CLK
clk => gen1.Re_reg[0][11].CLK
clk => gen1.Re_reg[0][12].CLK
clk => gen1.Re_reg[0][13].CLK
clk => cnt[0].CLK
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen1.Re_reg[0][0].DATAIN
sink_Re[1] => gen1.Re_reg[0][1].DATAIN
sink_Re[2] => gen1.Re_reg[0][2].DATAIN
sink_Re[3] => gen1.Re_reg[0][3].DATAIN
sink_Re[4] => gen1.Re_reg[0][4].DATAIN
sink_Re[5] => gen1.Re_reg[0][5].DATAIN
sink_Re[6] => gen1.Re_reg[0][6].DATAIN
sink_Re[7] => gen1.Re_reg[0][7].DATAIN
sink_Re[8] => gen1.Re_reg[0][8].DATAIN
sink_Re[9] => gen1.Re_reg[0][9].DATAIN
sink_Re[10] => gen1.Re_reg[0][10].DATAIN
sink_Re[11] => gen1.Re_reg[0][11].DATAIN
sink_Re[12] => gen1.Re_reg[0][12].DATAIN
sink_Re[13] => gen1.Re_reg[0][13].DATAIN
sink_Im[0] => gen1.Im_reg[0][0].DATAIN
sink_Im[1] => gen1.Im_reg[0][1].DATAIN
sink_Im[2] => gen1.Im_reg[0][2].DATAIN
sink_Im[3] => gen1.Im_reg[0][3].DATAIN
sink_Im[4] => gen1.Im_reg[0][4].DATAIN
sink_Im[5] => gen1.Im_reg[0][5].DATAIN
sink_Im[6] => gen1.Im_reg[0][6].DATAIN
sink_Im[7] => gen1.Im_reg[0][7].DATAIN
sink_Im[8] => gen1.Im_reg[0][8].DATAIN
sink_Im[9] => gen1.Im_reg[0][9].DATAIN
sink_Im[10] => gen1.Im_reg[0][10].DATAIN
sink_Im[11] => gen1.Im_reg[0][11].DATAIN
sink_Im[12] => gen1.Im_reg[0][12].DATAIN
sink_Im[13] => gen1.Im_reg[0][13].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|yx_addr:yx1
cnt[0] => yx_cnt[0].DATAIN
cnt[1] => yx_cnt[1].DATAIN
cnt[2] => yx_cnt[2].DATAIN
cnt[3] => yx_cnt[3].DATAIN
cnt[4] => yx_cnt[4].DATAIN
cnt[5] => yx_cnt[5].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Re[14] => butterfly:bf.sink_Re[14]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_Im[14] => butterfly:bf.sink_Im[14]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|yx_addr:yx0
cnt[0] => yx_cnt[1].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[2].DATAIN
cnt[3] => yx_cnt[3].DATAIN
cnt[4] => yx_cnt[4].DATAIN
cnt[5] => yx_cnt[5].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Im[15]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => source_Re[15]~reg0.CLK
clk => gen2.new_x_Im[0].CLK
clk => gen2.new_x_Im[1].CLK
clk => gen2.new_x_Im[2].CLK
clk => gen2.new_x_Im[3].CLK
clk => gen2.new_x_Im[4].CLK
clk => gen2.new_x_Im[5].CLK
clk => gen2.new_x_Im[6].CLK
clk => gen2.new_x_Im[7].CLK
clk => gen2.new_x_Im[8].CLK
clk => gen2.new_x_Im[9].CLK
clk => gen2.new_x_Im[10].CLK
clk => gen2.new_x_Im[11].CLK
clk => gen2.new_x_Im[12].CLK
clk => gen2.new_x_Im[13].CLK
clk => gen2.new_x_Im[14].CLK
clk => gen2.new_x_Im[15].CLK
clk => gen2.new_x_Re[0].CLK
clk => gen2.new_x_Re[1].CLK
clk => gen2.new_x_Re[2].CLK
clk => gen2.new_x_Re[3].CLK
clk => gen2.new_x_Re[4].CLK
clk => gen2.new_x_Re[5].CLK
clk => gen2.new_x_Re[6].CLK
clk => gen2.new_x_Re[7].CLK
clk => gen2.new_x_Re[8].CLK
clk => gen2.new_x_Re[9].CLK
clk => gen2.new_x_Re[10].CLK
clk => gen2.new_x_Re[11].CLK
clk => gen2.new_x_Re[12].CLK
clk => gen2.new_x_Re[13].CLK
clk => gen2.new_x_Re[14].CLK
clk => gen2.new_x_Re[15].CLK
clk => gen2.wy_Im[0].CLK
clk => gen2.wy_Im[1].CLK
clk => gen2.wy_Im[2].CLK
clk => gen2.wy_Im[3].CLK
clk => gen2.wy_Im[4].CLK
clk => gen2.wy_Im[5].CLK
clk => gen2.wy_Im[6].CLK
clk => gen2.wy_Im[7].CLK
clk => gen2.wy_Im[8].CLK
clk => gen2.wy_Im[9].CLK
clk => gen2.wy_Im[10].CLK
clk => gen2.wy_Im[11].CLK
clk => gen2.wy_Im[12].CLK
clk => gen2.wy_Im[13].CLK
clk => gen2.wy_Im[14].CLK
clk => gen2.wy_Re[0].CLK
clk => gen2.wy_Re[1].CLK
clk => gen2.wy_Re[2].CLK
clk => gen2.wy_Re[3].CLK
clk => gen2.wy_Re[4].CLK
clk => gen2.wy_Re[5].CLK
clk => gen2.wy_Re[6].CLK
clk => gen2.wy_Re[7].CLK
clk => gen2.wy_Re[8].CLK
clk => gen2.wy_Re[9].CLK
clk => gen2.wy_Re[10].CLK
clk => gen2.wy_Re[11].CLK
clk => gen2.wy_Re[12].CLK
clk => gen2.wy_Re[13].CLK
clk => gen2.wy_Re[14].CLK
clk => gen2.Im_reg[0].CLK
clk => gen2.Im_reg[1].CLK
clk => gen2.Im_reg[2].CLK
clk => gen2.Im_reg[3].CLK
clk => gen2.Im_reg[4].CLK
clk => gen2.Im_reg[5].CLK
clk => gen2.Im_reg[6].CLK
clk => gen2.Im_reg[7].CLK
clk => gen2.Im_reg[8].CLK
clk => gen2.Im_reg[9].CLK
clk => gen2.Im_reg[10].CLK
clk => gen2.Im_reg[11].CLK
clk => gen2.Im_reg[12].CLK
clk => gen2.Im_reg[13].CLK
clk => gen2.Im_reg[14].CLK
clk => gen2.Re_reg[0].CLK
clk => gen2.Re_reg[1].CLK
clk => gen2.Re_reg[2].CLK
clk => gen2.Re_reg[3].CLK
clk => gen2.Re_reg[4].CLK
clk => gen2.Re_reg[5].CLK
clk => gen2.Re_reg[6].CLK
clk => gen2.Re_reg[7].CLK
clk => gen2.Re_reg[8].CLK
clk => gen2.Re_reg[9].CLK
clk => gen2.Re_reg[10].CLK
clk => gen2.Re_reg[11].CLK
clk => gen2.Re_reg[12].CLK
clk => gen2.Re_reg[13].CLK
clk => gen2.Re_reg[14].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen2.Re_reg[0].DATAIN
sink_Re[1] => gen2.Re_reg[1].DATAIN
sink_Re[2] => gen2.Re_reg[2].DATAIN
sink_Re[3] => gen2.Re_reg[3].DATAIN
sink_Re[4] => gen2.Re_reg[4].DATAIN
sink_Re[5] => gen2.Re_reg[5].DATAIN
sink_Re[6] => gen2.Re_reg[6].DATAIN
sink_Re[7] => gen2.Re_reg[7].DATAIN
sink_Re[8] => gen2.Re_reg[8].DATAIN
sink_Re[9] => gen2.Re_reg[9].DATAIN
sink_Re[10] => gen2.Re_reg[10].DATAIN
sink_Re[11] => gen2.Re_reg[11].DATAIN
sink_Re[12] => gen2.Re_reg[12].DATAIN
sink_Re[13] => gen2.Re_reg[13].DATAIN
sink_Re[14] => gen2.Re_reg[14].DATAIN
sink_Im[0] => gen2.Im_reg[0].DATAIN
sink_Im[1] => gen2.Im_reg[1].DATAIN
sink_Im[2] => gen2.Im_reg[2].DATAIN
sink_Im[3] => gen2.Im_reg[3].DATAIN
sink_Im[4] => gen2.Im_reg[4].DATAIN
sink_Im[5] => gen2.Im_reg[5].DATAIN
sink_Im[6] => gen2.Im_reg[6].DATAIN
sink_Im[7] => gen2.Im_reg[7].DATAIN
sink_Im[8] => gen2.Im_reg[8].DATAIN
sink_Im[9] => gen2.Im_reg[9].DATAIN
sink_Im[10] => gen2.Im_reg[10].DATAIN
sink_Im[11] => gen2.Im_reg[11].DATAIN
sink_Im[12] => gen2.Im_reg[12].DATAIN
sink_Im[13] => gen2.Im_reg[13].DATAIN
sink_Im[14] => gen2.Im_reg[14].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[3].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|yx_addr:yx1
cnt[0] => yx_cnt[1].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[2].DATAIN
cnt[3] => yx_cnt[3].DATAIN
cnt[4] => yx_cnt[4].DATAIN
cnt[5] => yx_cnt[5].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Re[14] => butterfly:bf.sink_Re[14]
sink_Re[15] => butterfly:bf.sink_Re[15]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_Im[14] => butterfly:bf.sink_Im[14]
sink_Im[15] => butterfly:bf.sink_Im[15]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|yx_addr:yx0
cnt[0] => yx_cnt[2].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[3].DATAIN
cnt[4] => yx_cnt[4].DATAIN
cnt[5] => yx_cnt[5].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf
clk => W_int32:gen3.W_inst.clk
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Im[15]~reg0.CLK
clk => source_Im[16]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => source_Re[15]~reg0.CLK
clk => source_Re[16]~reg0.CLK
clk => gen3.new_x_Im[0].CLK
clk => gen3.new_x_Im[1].CLK
clk => gen3.new_x_Im[2].CLK
clk => gen3.new_x_Im[3].CLK
clk => gen3.new_x_Im[4].CLK
clk => gen3.new_x_Im[5].CLK
clk => gen3.new_x_Im[6].CLK
clk => gen3.new_x_Im[7].CLK
clk => gen3.new_x_Im[8].CLK
clk => gen3.new_x_Im[9].CLK
clk => gen3.new_x_Im[10].CLK
clk => gen3.new_x_Im[11].CLK
clk => gen3.new_x_Im[12].CLK
clk => gen3.new_x_Im[13].CLK
clk => gen3.new_x_Im[14].CLK
clk => gen3.new_x_Im[15].CLK
clk => gen3.new_x_Im[16].CLK
clk => gen3.new_x_Re[0].CLK
clk => gen3.new_x_Re[1].CLK
clk => gen3.new_x_Re[2].CLK
clk => gen3.new_x_Re[3].CLK
clk => gen3.new_x_Re[4].CLK
clk => gen3.new_x_Re[5].CLK
clk => gen3.new_x_Re[6].CLK
clk => gen3.new_x_Re[7].CLK
clk => gen3.new_x_Re[8].CLK
clk => gen3.new_x_Re[9].CLK
clk => gen3.new_x_Re[10].CLK
clk => gen3.new_x_Re[11].CLK
clk => gen3.new_x_Re[12].CLK
clk => gen3.new_x_Re[13].CLK
clk => gen3.new_x_Re[14].CLK
clk => gen3.new_x_Re[15].CLK
clk => gen3.new_x_Re[16].CLK
clk => gen3.wy_Im[30].CLK
clk => gen3.wy_Im[31].CLK
clk => gen3.wy_Im[32].CLK
clk => gen3.wy_Im[33].CLK
clk => gen3.wy_Im[34].CLK
clk => gen3.wy_Im[35].CLK
clk => gen3.wy_Im[36].CLK
clk => gen3.wy_Im[37].CLK
clk => gen3.wy_Im[38].CLK
clk => gen3.wy_Im[39].CLK
clk => gen3.wy_Im[40].CLK
clk => gen3.wy_Im[41].CLK
clk => gen3.wy_Im[42].CLK
clk => gen3.wy_Im[43].CLK
clk => gen3.wy_Im[44].CLK
clk => gen3.wy_Im[45].CLK
clk => gen3.wy_Re[30].CLK
clk => gen3.wy_Re[31].CLK
clk => gen3.wy_Re[32].CLK
clk => gen3.wy_Re[33].CLK
clk => gen3.wy_Re[34].CLK
clk => gen3.wy_Re[35].CLK
clk => gen3.wy_Re[36].CLK
clk => gen3.wy_Re[37].CLK
clk => gen3.wy_Re[38].CLK
clk => gen3.wy_Re[39].CLK
clk => gen3.wy_Re[40].CLK
clk => gen3.wy_Re[41].CLK
clk => gen3.wy_Re[42].CLK
clk => gen3.wy_Re[43].CLK
clk => gen3.wy_Re[44].CLK
clk => gen3.wy_Re[45].CLK
clk => gen3.x_yn.CLK
clk => gen3.Im_reg[1][0].CLK
clk => gen3.Im_reg[1][1].CLK
clk => gen3.Im_reg[1][2].CLK
clk => gen3.Im_reg[1][3].CLK
clk => gen3.Im_reg[1][4].CLK
clk => gen3.Im_reg[1][5].CLK
clk => gen3.Im_reg[1][6].CLK
clk => gen3.Im_reg[1][7].CLK
clk => gen3.Im_reg[1][8].CLK
clk => gen3.Im_reg[1][9].CLK
clk => gen3.Im_reg[1][10].CLK
clk => gen3.Im_reg[1][11].CLK
clk => gen3.Im_reg[1][12].CLK
clk => gen3.Im_reg[1][13].CLK
clk => gen3.Im_reg[1][14].CLK
clk => gen3.Im_reg[1][15].CLK
clk => gen3.Im_reg[0][0].CLK
clk => gen3.Im_reg[0][1].CLK
clk => gen3.Im_reg[0][2].CLK
clk => gen3.Im_reg[0][3].CLK
clk => gen3.Im_reg[0][4].CLK
clk => gen3.Im_reg[0][5].CLK
clk => gen3.Im_reg[0][6].CLK
clk => gen3.Im_reg[0][7].CLK
clk => gen3.Im_reg[0][8].CLK
clk => gen3.Im_reg[0][9].CLK
clk => gen3.Im_reg[0][10].CLK
clk => gen3.Im_reg[0][11].CLK
clk => gen3.Im_reg[0][12].CLK
clk => gen3.Im_reg[0][13].CLK
clk => gen3.Im_reg[0][14].CLK
clk => gen3.Im_reg[0][15].CLK
clk => gen3.Re_reg[1][0].CLK
clk => gen3.Re_reg[1][1].CLK
clk => gen3.Re_reg[1][2].CLK
clk => gen3.Re_reg[1][3].CLK
clk => gen3.Re_reg[1][4].CLK
clk => gen3.Re_reg[1][5].CLK
clk => gen3.Re_reg[1][6].CLK
clk => gen3.Re_reg[1][7].CLK
clk => gen3.Re_reg[1][8].CLK
clk => gen3.Re_reg[1][9].CLK
clk => gen3.Re_reg[1][10].CLK
clk => gen3.Re_reg[1][11].CLK
clk => gen3.Re_reg[1][12].CLK
clk => gen3.Re_reg[1][13].CLK
clk => gen3.Re_reg[1][14].CLK
clk => gen3.Re_reg[1][15].CLK
clk => gen3.Re_reg[0][0].CLK
clk => gen3.Re_reg[0][1].CLK
clk => gen3.Re_reg[0][2].CLK
clk => gen3.Re_reg[0][3].CLK
clk => gen3.Re_reg[0][4].CLK
clk => gen3.Re_reg[0][5].CLK
clk => gen3.Re_reg[0][6].CLK
clk => gen3.Re_reg[0][7].CLK
clk => gen3.Re_reg[0][8].CLK
clk => gen3.Re_reg[0][9].CLK
clk => gen3.Re_reg[0][10].CLK
clk => gen3.Re_reg[0][11].CLK
clk => gen3.Re_reg[0][12].CLK
clk => gen3.Re_reg[0][13].CLK
clk => gen3.Re_reg[0][14].CLK
clk => gen3.Re_reg[0][15].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen3.Re_reg[0][0].DATAIN
sink_Re[1] => gen3.Re_reg[0][1].DATAIN
sink_Re[2] => gen3.Re_reg[0][2].DATAIN
sink_Re[3] => gen3.Re_reg[0][3].DATAIN
sink_Re[4] => gen3.Re_reg[0][4].DATAIN
sink_Re[5] => gen3.Re_reg[0][5].DATAIN
sink_Re[6] => gen3.Re_reg[0][6].DATAIN
sink_Re[7] => gen3.Re_reg[0][7].DATAIN
sink_Re[8] => gen3.Re_reg[0][8].DATAIN
sink_Re[9] => gen3.Re_reg[0][9].DATAIN
sink_Re[10] => gen3.Re_reg[0][10].DATAIN
sink_Re[11] => gen3.Re_reg[0][11].DATAIN
sink_Re[12] => gen3.Re_reg[0][12].DATAIN
sink_Re[13] => gen3.Re_reg[0][13].DATAIN
sink_Re[14] => gen3.Re_reg[0][14].DATAIN
sink_Re[15] => gen3.Re_reg[0][15].DATAIN
sink_Im[0] => gen3.Im_reg[0][0].DATAIN
sink_Im[1] => gen3.Im_reg[0][1].DATAIN
sink_Im[2] => gen3.Im_reg[0][2].DATAIN
sink_Im[3] => gen3.Im_reg[0][3].DATAIN
sink_Im[4] => gen3.Im_reg[0][4].DATAIN
sink_Im[5] => gen3.Im_reg[0][5].DATAIN
sink_Im[6] => gen3.Im_reg[0][6].DATAIN
sink_Im[7] => gen3.Im_reg[0][7].DATAIN
sink_Im[8] => gen3.Im_reg[0][8].DATAIN
sink_Im[9] => gen3.Im_reg[0][9].DATAIN
sink_Im[10] => gen3.Im_reg[0][10].DATAIN
sink_Im[11] => gen3.Im_reg[0][11].DATAIN
sink_Im[12] => gen3.Im_reg[0][12].DATAIN
sink_Im[13] => gen3.Im_reg[0][13].DATAIN
sink_Im[14] => gen3.Im_reg[0][14].DATAIN
sink_Im[15] => gen3.Im_reg[0][15].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst
clk => W_Im_reg[0].CLK
clk => W_Im_reg[1].CLK
clk => W_Im_reg[2].CLK
clk => W_Im_reg[3].CLK
clk => W_Im_reg[4].CLK
clk => W_Im_reg[5].CLK
clk => W_Im_reg[6].CLK
clk => W_Im_reg[7].CLK
clk => W_Im_reg[8].CLK
clk => W_Im_reg[9].CLK
clk => W_Im_reg[10].CLK
clk => W_Im_reg[11].CLK
clk => W_Im_reg[12].CLK
clk => W_Im_reg[13].CLK
clk => W_Im_reg[14].CLK
clk => W_Im_reg[15].CLK
clk => W_Im_reg[16].CLK
clk => W_Im_reg[17].CLK
clk => W_Im_reg[18].CLK
clk => W_Im_reg[19].CLK
clk => W_Im_reg[20].CLK
clk => W_Im_reg[21].CLK
clk => W_Im_reg[22].CLK
clk => W_Im_reg[23].CLK
clk => W_Im_reg[24].CLK
clk => W_Im_reg[25].CLK
clk => W_Im_reg[26].CLK
clk => W_Im_reg[27].CLK
clk => W_Im_reg[28].CLK
clk => W_Im_reg[29].CLK
clk => W_Im_reg[30].CLK
clk => W_Im_reg[31].CLK
clk => W_Re_reg[0].CLK
clk => W_Re_reg[1].CLK
clk => W_Re_reg[2].CLK
clk => W_Re_reg[3].CLK
clk => W_Re_reg[4].CLK
clk => W_Re_reg[5].CLK
clk => W_Re_reg[6].CLK
clk => W_Re_reg[7].CLK
clk => W_Re_reg[8].CLK
clk => W_Re_reg[9].CLK
clk => W_Re_reg[10].CLK
clk => W_Re_reg[11].CLK
clk => W_Re_reg[12].CLK
clk => W_Re_reg[13].CLK
clk => W_Re_reg[14].CLK
clk => W_Re_reg[15].CLK
clk => W_Re_reg[16].CLK
clk => W_Re_reg[17].CLK
clk => W_Re_reg[18].CLK
clk => W_Re_reg[19].CLK
clk => W_Re_reg[20].CLK
clk => W_Re_reg[21].CLK
clk => W_Re_reg[22].CLK
clk => W_Re_reg[23].CLK
clk => W_Re_reg[24].CLK
clk => W_Re_reg[25].CLK
clk => W_Re_reg[26].CLK
clk => W_Re_reg[27].CLK
clk => W_Re_reg[28].CLK
clk => W_Re_reg[29].CLK
clk => W_Re_reg[30].CLK
clk => W_Re_reg[31].CLK
k[0] => W_Re_table.RADDR
k[0] => W_Im_table.RADDR
k[1] => W_Re_table.RADDR1
k[1] => W_Im_table.RADDR1
W_Re[0] <= round32:round_re.port1
W_Re[1] <= round32:round_re.port1
W_Re[2] <= round32:round_re.port1
W_Re[3] <= round32:round_re.port1
W_Re[4] <= round32:round_re.port1
W_Re[5] <= round32:round_re.port1
W_Re[6] <= round32:round_re.port1
W_Re[7] <= round32:round_re.port1
W_Re[8] <= round32:round_re.port1
W_Re[9] <= round32:round_re.port1
W_Re[10] <= round32:round_re.port1
W_Re[11] <= round32:round_re.port1
W_Re[12] <= round32:round_re.port1
W_Re[13] <= round32:round_re.port1
W_Re[14] <= round32:round_re.port1
W_Re[15] <= round32:round_re.port1
W_Re[16] <= round32:round_re.port1
W_Re[17] <= round32:round_re.port1
W_Re[18] <= round32:round_re.port1
W_Re[19] <= round32:round_re.port1
W_Re[20] <= round32:round_re.port1
W_Re[21] <= round32:round_re.port1
W_Re[22] <= round32:round_re.port1
W_Re[23] <= round32:round_re.port1
W_Re[24] <= round32:round_re.port1
W_Re[25] <= round32:round_re.port1
W_Re[26] <= round32:round_re.port1
W_Re[27] <= round32:round_re.port1
W_Re[28] <= round32:round_re.port1
W_Re[29] <= round32:round_re.port1
W_Re[30] <= round32:round_re.port1
W_Re[31] <= round32:round_re.port1
W_Im[0] <= round32:round_im.port1
W_Im[1] <= round32:round_im.port1
W_Im[2] <= round32:round_im.port1
W_Im[3] <= round32:round_im.port1
W_Im[4] <= round32:round_im.port1
W_Im[5] <= round32:round_im.port1
W_Im[6] <= round32:round_im.port1
W_Im[7] <= round32:round_im.port1
W_Im[8] <= round32:round_im.port1
W_Im[9] <= round32:round_im.port1
W_Im[10] <= round32:round_im.port1
W_Im[11] <= round32:round_im.port1
W_Im[12] <= round32:round_im.port1
W_Im[13] <= round32:round_im.port1
W_Im[14] <= round32:round_im.port1
W_Im[15] <= round32:round_im.port1
W_Im[16] <= round32:round_im.port1
W_Im[17] <= round32:round_im.port1
W_Im[18] <= round32:round_im.port1
W_Im[19] <= round32:round_im.port1
W_Im[20] <= round32:round_im.port1
W_Im[21] <= round32:round_im.port1
W_Im[22] <= round32:round_im.port1
W_Im[23] <= round32:round_im.port1
W_Im[24] <= round32:round_im.port1
W_Im[25] <= round32:round_im.port1
W_Im[26] <= round32:round_im.port1
W_Im[27] <= round32:round_im.port1
W_Im[28] <= round32:round_im.port1
W_Im[29] <= round32:round_im.port1
W_Im[30] <= round32:round_im.port1
W_Im[31] <= round32:round_im.port1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|yx_addr:yx1
cnt[0] => yx_cnt[2].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[3].DATAIN
cnt[4] => yx_cnt[4].DATAIN
cnt[5] => yx_cnt[5].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Re[14] => butterfly:bf.sink_Re[14]
sink_Re[15] => butterfly:bf.sink_Re[15]
sink_Re[16] => butterfly:bf.sink_Re[16]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_Im[14] => butterfly:bf.sink_Im[14]
sink_Im[15] => butterfly:bf.sink_Im[15]
sink_Im[16] => butterfly:bf.sink_Im[16]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|yx_addr:yx0
cnt[0] => yx_cnt[3].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[4].DATAIN
cnt[5] => yx_cnt[5].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf
clk => W_int32:gen3.W_inst.clk
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Im[15]~reg0.CLK
clk => source_Im[16]~reg0.CLK
clk => source_Im[17]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => source_Re[15]~reg0.CLK
clk => source_Re[16]~reg0.CLK
clk => source_Re[17]~reg0.CLK
clk => gen3.new_x_Im[0].CLK
clk => gen3.new_x_Im[1].CLK
clk => gen3.new_x_Im[2].CLK
clk => gen3.new_x_Im[3].CLK
clk => gen3.new_x_Im[4].CLK
clk => gen3.new_x_Im[5].CLK
clk => gen3.new_x_Im[6].CLK
clk => gen3.new_x_Im[7].CLK
clk => gen3.new_x_Im[8].CLK
clk => gen3.new_x_Im[9].CLK
clk => gen3.new_x_Im[10].CLK
clk => gen3.new_x_Im[11].CLK
clk => gen3.new_x_Im[12].CLK
clk => gen3.new_x_Im[13].CLK
clk => gen3.new_x_Im[14].CLK
clk => gen3.new_x_Im[15].CLK
clk => gen3.new_x_Im[16].CLK
clk => gen3.new_x_Im[17].CLK
clk => gen3.new_x_Re[0].CLK
clk => gen3.new_x_Re[1].CLK
clk => gen3.new_x_Re[2].CLK
clk => gen3.new_x_Re[3].CLK
clk => gen3.new_x_Re[4].CLK
clk => gen3.new_x_Re[5].CLK
clk => gen3.new_x_Re[6].CLK
clk => gen3.new_x_Re[7].CLK
clk => gen3.new_x_Re[8].CLK
clk => gen3.new_x_Re[9].CLK
clk => gen3.new_x_Re[10].CLK
clk => gen3.new_x_Re[11].CLK
clk => gen3.new_x_Re[12].CLK
clk => gen3.new_x_Re[13].CLK
clk => gen3.new_x_Re[14].CLK
clk => gen3.new_x_Re[15].CLK
clk => gen3.new_x_Re[16].CLK
clk => gen3.new_x_Re[17].CLK
clk => gen3.wy_Im[30].CLK
clk => gen3.wy_Im[31].CLK
clk => gen3.wy_Im[32].CLK
clk => gen3.wy_Im[33].CLK
clk => gen3.wy_Im[34].CLK
clk => gen3.wy_Im[35].CLK
clk => gen3.wy_Im[36].CLK
clk => gen3.wy_Im[37].CLK
clk => gen3.wy_Im[38].CLK
clk => gen3.wy_Im[39].CLK
clk => gen3.wy_Im[40].CLK
clk => gen3.wy_Im[41].CLK
clk => gen3.wy_Im[42].CLK
clk => gen3.wy_Im[43].CLK
clk => gen3.wy_Im[44].CLK
clk => gen3.wy_Im[45].CLK
clk => gen3.wy_Im[46].CLK
clk => gen3.wy_Re[30].CLK
clk => gen3.wy_Re[31].CLK
clk => gen3.wy_Re[32].CLK
clk => gen3.wy_Re[33].CLK
clk => gen3.wy_Re[34].CLK
clk => gen3.wy_Re[35].CLK
clk => gen3.wy_Re[36].CLK
clk => gen3.wy_Re[37].CLK
clk => gen3.wy_Re[38].CLK
clk => gen3.wy_Re[39].CLK
clk => gen3.wy_Re[40].CLK
clk => gen3.wy_Re[41].CLK
clk => gen3.wy_Re[42].CLK
clk => gen3.wy_Re[43].CLK
clk => gen3.wy_Re[44].CLK
clk => gen3.wy_Re[45].CLK
clk => gen3.wy_Re[46].CLK
clk => gen3.x_yn.CLK
clk => gen3.Im_reg[1][0].CLK
clk => gen3.Im_reg[1][1].CLK
clk => gen3.Im_reg[1][2].CLK
clk => gen3.Im_reg[1][3].CLK
clk => gen3.Im_reg[1][4].CLK
clk => gen3.Im_reg[1][5].CLK
clk => gen3.Im_reg[1][6].CLK
clk => gen3.Im_reg[1][7].CLK
clk => gen3.Im_reg[1][8].CLK
clk => gen3.Im_reg[1][9].CLK
clk => gen3.Im_reg[1][10].CLK
clk => gen3.Im_reg[1][11].CLK
clk => gen3.Im_reg[1][12].CLK
clk => gen3.Im_reg[1][13].CLK
clk => gen3.Im_reg[1][14].CLK
clk => gen3.Im_reg[1][15].CLK
clk => gen3.Im_reg[1][16].CLK
clk => gen3.Im_reg[0][0].CLK
clk => gen3.Im_reg[0][1].CLK
clk => gen3.Im_reg[0][2].CLK
clk => gen3.Im_reg[0][3].CLK
clk => gen3.Im_reg[0][4].CLK
clk => gen3.Im_reg[0][5].CLK
clk => gen3.Im_reg[0][6].CLK
clk => gen3.Im_reg[0][7].CLK
clk => gen3.Im_reg[0][8].CLK
clk => gen3.Im_reg[0][9].CLK
clk => gen3.Im_reg[0][10].CLK
clk => gen3.Im_reg[0][11].CLK
clk => gen3.Im_reg[0][12].CLK
clk => gen3.Im_reg[0][13].CLK
clk => gen3.Im_reg[0][14].CLK
clk => gen3.Im_reg[0][15].CLK
clk => gen3.Im_reg[0][16].CLK
clk => gen3.Re_reg[1][0].CLK
clk => gen3.Re_reg[1][1].CLK
clk => gen3.Re_reg[1][2].CLK
clk => gen3.Re_reg[1][3].CLK
clk => gen3.Re_reg[1][4].CLK
clk => gen3.Re_reg[1][5].CLK
clk => gen3.Re_reg[1][6].CLK
clk => gen3.Re_reg[1][7].CLK
clk => gen3.Re_reg[1][8].CLK
clk => gen3.Re_reg[1][9].CLK
clk => gen3.Re_reg[1][10].CLK
clk => gen3.Re_reg[1][11].CLK
clk => gen3.Re_reg[1][12].CLK
clk => gen3.Re_reg[1][13].CLK
clk => gen3.Re_reg[1][14].CLK
clk => gen3.Re_reg[1][15].CLK
clk => gen3.Re_reg[1][16].CLK
clk => gen3.Re_reg[0][0].CLK
clk => gen3.Re_reg[0][1].CLK
clk => gen3.Re_reg[0][2].CLK
clk => gen3.Re_reg[0][3].CLK
clk => gen3.Re_reg[0][4].CLK
clk => gen3.Re_reg[0][5].CLK
clk => gen3.Re_reg[0][6].CLK
clk => gen3.Re_reg[0][7].CLK
clk => gen3.Re_reg[0][8].CLK
clk => gen3.Re_reg[0][9].CLK
clk => gen3.Re_reg[0][10].CLK
clk => gen3.Re_reg[0][11].CLK
clk => gen3.Re_reg[0][12].CLK
clk => gen3.Re_reg[0][13].CLK
clk => gen3.Re_reg[0][14].CLK
clk => gen3.Re_reg[0][15].CLK
clk => gen3.Re_reg[0][16].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen3.Re_reg[0][0].DATAIN
sink_Re[1] => gen3.Re_reg[0][1].DATAIN
sink_Re[2] => gen3.Re_reg[0][2].DATAIN
sink_Re[3] => gen3.Re_reg[0][3].DATAIN
sink_Re[4] => gen3.Re_reg[0][4].DATAIN
sink_Re[5] => gen3.Re_reg[0][5].DATAIN
sink_Re[6] => gen3.Re_reg[0][6].DATAIN
sink_Re[7] => gen3.Re_reg[0][7].DATAIN
sink_Re[8] => gen3.Re_reg[0][8].DATAIN
sink_Re[9] => gen3.Re_reg[0][9].DATAIN
sink_Re[10] => gen3.Re_reg[0][10].DATAIN
sink_Re[11] => gen3.Re_reg[0][11].DATAIN
sink_Re[12] => gen3.Re_reg[0][12].DATAIN
sink_Re[13] => gen3.Re_reg[0][13].DATAIN
sink_Re[14] => gen3.Re_reg[0][14].DATAIN
sink_Re[15] => gen3.Re_reg[0][15].DATAIN
sink_Re[16] => gen3.Re_reg[0][16].DATAIN
sink_Im[0] => gen3.Im_reg[0][0].DATAIN
sink_Im[1] => gen3.Im_reg[0][1].DATAIN
sink_Im[2] => gen3.Im_reg[0][2].DATAIN
sink_Im[3] => gen3.Im_reg[0][3].DATAIN
sink_Im[4] => gen3.Im_reg[0][4].DATAIN
sink_Im[5] => gen3.Im_reg[0][5].DATAIN
sink_Im[6] => gen3.Im_reg[0][6].DATAIN
sink_Im[7] => gen3.Im_reg[0][7].DATAIN
sink_Im[8] => gen3.Im_reg[0][8].DATAIN
sink_Im[9] => gen3.Im_reg[0][9].DATAIN
sink_Im[10] => gen3.Im_reg[0][10].DATAIN
sink_Im[11] => gen3.Im_reg[0][11].DATAIN
sink_Im[12] => gen3.Im_reg[0][12].DATAIN
sink_Im[13] => gen3.Im_reg[0][13].DATAIN
sink_Im[14] => gen3.Im_reg[0][14].DATAIN
sink_Im[15] => gen3.Im_reg[0][15].DATAIN
sink_Im[16] => gen3.Im_reg[0][16].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst
clk => W_Im_reg[0].CLK
clk => W_Im_reg[1].CLK
clk => W_Im_reg[2].CLK
clk => W_Im_reg[3].CLK
clk => W_Im_reg[4].CLK
clk => W_Im_reg[5].CLK
clk => W_Im_reg[6].CLK
clk => W_Im_reg[7].CLK
clk => W_Im_reg[8].CLK
clk => W_Im_reg[9].CLK
clk => W_Im_reg[10].CLK
clk => W_Im_reg[11].CLK
clk => W_Im_reg[12].CLK
clk => W_Im_reg[13].CLK
clk => W_Im_reg[14].CLK
clk => W_Im_reg[15].CLK
clk => W_Im_reg[16].CLK
clk => W_Im_reg[17].CLK
clk => W_Im_reg[18].CLK
clk => W_Im_reg[19].CLK
clk => W_Im_reg[20].CLK
clk => W_Im_reg[21].CLK
clk => W_Im_reg[22].CLK
clk => W_Im_reg[23].CLK
clk => W_Im_reg[24].CLK
clk => W_Im_reg[25].CLK
clk => W_Im_reg[26].CLK
clk => W_Im_reg[27].CLK
clk => W_Im_reg[28].CLK
clk => W_Im_reg[29].CLK
clk => W_Im_reg[30].CLK
clk => W_Im_reg[31].CLK
clk => W_Re_reg[0].CLK
clk => W_Re_reg[1].CLK
clk => W_Re_reg[2].CLK
clk => W_Re_reg[3].CLK
clk => W_Re_reg[4].CLK
clk => W_Re_reg[5].CLK
clk => W_Re_reg[6].CLK
clk => W_Re_reg[7].CLK
clk => W_Re_reg[8].CLK
clk => W_Re_reg[9].CLK
clk => W_Re_reg[10].CLK
clk => W_Re_reg[11].CLK
clk => W_Re_reg[12].CLK
clk => W_Re_reg[13].CLK
clk => W_Re_reg[14].CLK
clk => W_Re_reg[15].CLK
clk => W_Re_reg[16].CLK
clk => W_Re_reg[17].CLK
clk => W_Re_reg[18].CLK
clk => W_Re_reg[19].CLK
clk => W_Re_reg[20].CLK
clk => W_Re_reg[21].CLK
clk => W_Re_reg[22].CLK
clk => W_Re_reg[23].CLK
clk => W_Re_reg[24].CLK
clk => W_Re_reg[25].CLK
clk => W_Re_reg[26].CLK
clk => W_Re_reg[27].CLK
clk => W_Re_reg[28].CLK
clk => W_Re_reg[29].CLK
clk => W_Re_reg[30].CLK
clk => W_Re_reg[31].CLK
k[0] => W_Re_table.RADDR
k[0] => W_Im_table.RADDR
k[1] => W_Re_table.RADDR1
k[1] => W_Im_table.RADDR1
k[2] => W_Re_table.RADDR2
k[2] => W_Im_table.RADDR2
W_Re[0] <= round32:round_re.port1
W_Re[1] <= round32:round_re.port1
W_Re[2] <= round32:round_re.port1
W_Re[3] <= round32:round_re.port1
W_Re[4] <= round32:round_re.port1
W_Re[5] <= round32:round_re.port1
W_Re[6] <= round32:round_re.port1
W_Re[7] <= round32:round_re.port1
W_Re[8] <= round32:round_re.port1
W_Re[9] <= round32:round_re.port1
W_Re[10] <= round32:round_re.port1
W_Re[11] <= round32:round_re.port1
W_Re[12] <= round32:round_re.port1
W_Re[13] <= round32:round_re.port1
W_Re[14] <= round32:round_re.port1
W_Re[15] <= round32:round_re.port1
W_Re[16] <= round32:round_re.port1
W_Re[17] <= round32:round_re.port1
W_Re[18] <= round32:round_re.port1
W_Re[19] <= round32:round_re.port1
W_Re[20] <= round32:round_re.port1
W_Re[21] <= round32:round_re.port1
W_Re[22] <= round32:round_re.port1
W_Re[23] <= round32:round_re.port1
W_Re[24] <= round32:round_re.port1
W_Re[25] <= round32:round_re.port1
W_Re[26] <= round32:round_re.port1
W_Re[27] <= round32:round_re.port1
W_Re[28] <= round32:round_re.port1
W_Re[29] <= round32:round_re.port1
W_Re[30] <= round32:round_re.port1
W_Re[31] <= round32:round_re.port1
W_Im[0] <= round32:round_im.port1
W_Im[1] <= round32:round_im.port1
W_Im[2] <= round32:round_im.port1
W_Im[3] <= round32:round_im.port1
W_Im[4] <= round32:round_im.port1
W_Im[5] <= round32:round_im.port1
W_Im[6] <= round32:round_im.port1
W_Im[7] <= round32:round_im.port1
W_Im[8] <= round32:round_im.port1
W_Im[9] <= round32:round_im.port1
W_Im[10] <= round32:round_im.port1
W_Im[11] <= round32:round_im.port1
W_Im[12] <= round32:round_im.port1
W_Im[13] <= round32:round_im.port1
W_Im[14] <= round32:round_im.port1
W_Im[15] <= round32:round_im.port1
W_Im[16] <= round32:round_im.port1
W_Im[17] <= round32:round_im.port1
W_Im[18] <= round32:round_im.port1
W_Im[19] <= round32:round_im.port1
W_Im[20] <= round32:round_im.port1
W_Im[21] <= round32:round_im.port1
W_Im[22] <= round32:round_im.port1
W_Im[23] <= round32:round_im.port1
W_Im[24] <= round32:round_im.port1
W_Im[25] <= round32:round_im.port1
W_Im[26] <= round32:round_im.port1
W_Im[27] <= round32:round_im.port1
W_Im[28] <= round32:round_im.port1
W_Im[29] <= round32:round_im.port1
W_Im[30] <= round32:round_im.port1
W_Im[31] <= round32:round_im.port1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|yx_addr:yx1
cnt[0] => yx_cnt[3].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[4].DATAIN
cnt[5] => yx_cnt[5].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Re[14] => butterfly:bf.sink_Re[14]
sink_Re[15] => butterfly:bf.sink_Re[15]
sink_Re[16] => butterfly:bf.sink_Re[16]
sink_Re[17] => butterfly:bf.sink_Re[17]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_Im[14] => butterfly:bf.sink_Im[14]
sink_Im[15] => butterfly:bf.sink_Im[15]
sink_Im[16] => butterfly:bf.sink_Im[16]
sink_Im[17] => butterfly:bf.sink_Im[17]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|yx_addr:yx0
cnt[0] => yx_cnt[4].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[5].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf
clk => W_int32:gen3.W_inst.clk
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Im[15]~reg0.CLK
clk => source_Im[16]~reg0.CLK
clk => source_Im[17]~reg0.CLK
clk => source_Im[18]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => source_Re[15]~reg0.CLK
clk => source_Re[16]~reg0.CLK
clk => source_Re[17]~reg0.CLK
clk => source_Re[18]~reg0.CLK
clk => gen3.new_x_Im[0].CLK
clk => gen3.new_x_Im[1].CLK
clk => gen3.new_x_Im[2].CLK
clk => gen3.new_x_Im[3].CLK
clk => gen3.new_x_Im[4].CLK
clk => gen3.new_x_Im[5].CLK
clk => gen3.new_x_Im[6].CLK
clk => gen3.new_x_Im[7].CLK
clk => gen3.new_x_Im[8].CLK
clk => gen3.new_x_Im[9].CLK
clk => gen3.new_x_Im[10].CLK
clk => gen3.new_x_Im[11].CLK
clk => gen3.new_x_Im[12].CLK
clk => gen3.new_x_Im[13].CLK
clk => gen3.new_x_Im[14].CLK
clk => gen3.new_x_Im[15].CLK
clk => gen3.new_x_Im[16].CLK
clk => gen3.new_x_Im[17].CLK
clk => gen3.new_x_Im[18].CLK
clk => gen3.new_x_Re[0].CLK
clk => gen3.new_x_Re[1].CLK
clk => gen3.new_x_Re[2].CLK
clk => gen3.new_x_Re[3].CLK
clk => gen3.new_x_Re[4].CLK
clk => gen3.new_x_Re[5].CLK
clk => gen3.new_x_Re[6].CLK
clk => gen3.new_x_Re[7].CLK
clk => gen3.new_x_Re[8].CLK
clk => gen3.new_x_Re[9].CLK
clk => gen3.new_x_Re[10].CLK
clk => gen3.new_x_Re[11].CLK
clk => gen3.new_x_Re[12].CLK
clk => gen3.new_x_Re[13].CLK
clk => gen3.new_x_Re[14].CLK
clk => gen3.new_x_Re[15].CLK
clk => gen3.new_x_Re[16].CLK
clk => gen3.new_x_Re[17].CLK
clk => gen3.new_x_Re[18].CLK
clk => gen3.wy_Im[30].CLK
clk => gen3.wy_Im[31].CLK
clk => gen3.wy_Im[32].CLK
clk => gen3.wy_Im[33].CLK
clk => gen3.wy_Im[34].CLK
clk => gen3.wy_Im[35].CLK
clk => gen3.wy_Im[36].CLK
clk => gen3.wy_Im[37].CLK
clk => gen3.wy_Im[38].CLK
clk => gen3.wy_Im[39].CLK
clk => gen3.wy_Im[40].CLK
clk => gen3.wy_Im[41].CLK
clk => gen3.wy_Im[42].CLK
clk => gen3.wy_Im[43].CLK
clk => gen3.wy_Im[44].CLK
clk => gen3.wy_Im[45].CLK
clk => gen3.wy_Im[46].CLK
clk => gen3.wy_Im[47].CLK
clk => gen3.wy_Re[30].CLK
clk => gen3.wy_Re[31].CLK
clk => gen3.wy_Re[32].CLK
clk => gen3.wy_Re[33].CLK
clk => gen3.wy_Re[34].CLK
clk => gen3.wy_Re[35].CLK
clk => gen3.wy_Re[36].CLK
clk => gen3.wy_Re[37].CLK
clk => gen3.wy_Re[38].CLK
clk => gen3.wy_Re[39].CLK
clk => gen3.wy_Re[40].CLK
clk => gen3.wy_Re[41].CLK
clk => gen3.wy_Re[42].CLK
clk => gen3.wy_Re[43].CLK
clk => gen3.wy_Re[44].CLK
clk => gen3.wy_Re[45].CLK
clk => gen3.wy_Re[46].CLK
clk => gen3.wy_Re[47].CLK
clk => gen3.x_yn.CLK
clk => gen3.Im_reg[1][0].CLK
clk => gen3.Im_reg[1][1].CLK
clk => gen3.Im_reg[1][2].CLK
clk => gen3.Im_reg[1][3].CLK
clk => gen3.Im_reg[1][4].CLK
clk => gen3.Im_reg[1][5].CLK
clk => gen3.Im_reg[1][6].CLK
clk => gen3.Im_reg[1][7].CLK
clk => gen3.Im_reg[1][8].CLK
clk => gen3.Im_reg[1][9].CLK
clk => gen3.Im_reg[1][10].CLK
clk => gen3.Im_reg[1][11].CLK
clk => gen3.Im_reg[1][12].CLK
clk => gen3.Im_reg[1][13].CLK
clk => gen3.Im_reg[1][14].CLK
clk => gen3.Im_reg[1][15].CLK
clk => gen3.Im_reg[1][16].CLK
clk => gen3.Im_reg[1][17].CLK
clk => gen3.Im_reg[0][0].CLK
clk => gen3.Im_reg[0][1].CLK
clk => gen3.Im_reg[0][2].CLK
clk => gen3.Im_reg[0][3].CLK
clk => gen3.Im_reg[0][4].CLK
clk => gen3.Im_reg[0][5].CLK
clk => gen3.Im_reg[0][6].CLK
clk => gen3.Im_reg[0][7].CLK
clk => gen3.Im_reg[0][8].CLK
clk => gen3.Im_reg[0][9].CLK
clk => gen3.Im_reg[0][10].CLK
clk => gen3.Im_reg[0][11].CLK
clk => gen3.Im_reg[0][12].CLK
clk => gen3.Im_reg[0][13].CLK
clk => gen3.Im_reg[0][14].CLK
clk => gen3.Im_reg[0][15].CLK
clk => gen3.Im_reg[0][16].CLK
clk => gen3.Im_reg[0][17].CLK
clk => gen3.Re_reg[1][0].CLK
clk => gen3.Re_reg[1][1].CLK
clk => gen3.Re_reg[1][2].CLK
clk => gen3.Re_reg[1][3].CLK
clk => gen3.Re_reg[1][4].CLK
clk => gen3.Re_reg[1][5].CLK
clk => gen3.Re_reg[1][6].CLK
clk => gen3.Re_reg[1][7].CLK
clk => gen3.Re_reg[1][8].CLK
clk => gen3.Re_reg[1][9].CLK
clk => gen3.Re_reg[1][10].CLK
clk => gen3.Re_reg[1][11].CLK
clk => gen3.Re_reg[1][12].CLK
clk => gen3.Re_reg[1][13].CLK
clk => gen3.Re_reg[1][14].CLK
clk => gen3.Re_reg[1][15].CLK
clk => gen3.Re_reg[1][16].CLK
clk => gen3.Re_reg[1][17].CLK
clk => gen3.Re_reg[0][0].CLK
clk => gen3.Re_reg[0][1].CLK
clk => gen3.Re_reg[0][2].CLK
clk => gen3.Re_reg[0][3].CLK
clk => gen3.Re_reg[0][4].CLK
clk => gen3.Re_reg[0][5].CLK
clk => gen3.Re_reg[0][6].CLK
clk => gen3.Re_reg[0][7].CLK
clk => gen3.Re_reg[0][8].CLK
clk => gen3.Re_reg[0][9].CLK
clk => gen3.Re_reg[0][10].CLK
clk => gen3.Re_reg[0][11].CLK
clk => gen3.Re_reg[0][12].CLK
clk => gen3.Re_reg[0][13].CLK
clk => gen3.Re_reg[0][14].CLK
clk => gen3.Re_reg[0][15].CLK
clk => gen3.Re_reg[0][16].CLK
clk => gen3.Re_reg[0][17].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen3.Re_reg[0][0].DATAIN
sink_Re[1] => gen3.Re_reg[0][1].DATAIN
sink_Re[2] => gen3.Re_reg[0][2].DATAIN
sink_Re[3] => gen3.Re_reg[0][3].DATAIN
sink_Re[4] => gen3.Re_reg[0][4].DATAIN
sink_Re[5] => gen3.Re_reg[0][5].DATAIN
sink_Re[6] => gen3.Re_reg[0][6].DATAIN
sink_Re[7] => gen3.Re_reg[0][7].DATAIN
sink_Re[8] => gen3.Re_reg[0][8].DATAIN
sink_Re[9] => gen3.Re_reg[0][9].DATAIN
sink_Re[10] => gen3.Re_reg[0][10].DATAIN
sink_Re[11] => gen3.Re_reg[0][11].DATAIN
sink_Re[12] => gen3.Re_reg[0][12].DATAIN
sink_Re[13] => gen3.Re_reg[0][13].DATAIN
sink_Re[14] => gen3.Re_reg[0][14].DATAIN
sink_Re[15] => gen3.Re_reg[0][15].DATAIN
sink_Re[16] => gen3.Re_reg[0][16].DATAIN
sink_Re[17] => gen3.Re_reg[0][17].DATAIN
sink_Im[0] => gen3.Im_reg[0][0].DATAIN
sink_Im[1] => gen3.Im_reg[0][1].DATAIN
sink_Im[2] => gen3.Im_reg[0][2].DATAIN
sink_Im[3] => gen3.Im_reg[0][3].DATAIN
sink_Im[4] => gen3.Im_reg[0][4].DATAIN
sink_Im[5] => gen3.Im_reg[0][5].DATAIN
sink_Im[6] => gen3.Im_reg[0][6].DATAIN
sink_Im[7] => gen3.Im_reg[0][7].DATAIN
sink_Im[8] => gen3.Im_reg[0][8].DATAIN
sink_Im[9] => gen3.Im_reg[0][9].DATAIN
sink_Im[10] => gen3.Im_reg[0][10].DATAIN
sink_Im[11] => gen3.Im_reg[0][11].DATAIN
sink_Im[12] => gen3.Im_reg[0][12].DATAIN
sink_Im[13] => gen3.Im_reg[0][13].DATAIN
sink_Im[14] => gen3.Im_reg[0][14].DATAIN
sink_Im[15] => gen3.Im_reg[0][15].DATAIN
sink_Im[16] => gen3.Im_reg[0][16].DATAIN
sink_Im[17] => gen3.Im_reg[0][17].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst
clk => W_Im_reg[0].CLK
clk => W_Im_reg[1].CLK
clk => W_Im_reg[2].CLK
clk => W_Im_reg[3].CLK
clk => W_Im_reg[4].CLK
clk => W_Im_reg[5].CLK
clk => W_Im_reg[6].CLK
clk => W_Im_reg[7].CLK
clk => W_Im_reg[8].CLK
clk => W_Im_reg[9].CLK
clk => W_Im_reg[10].CLK
clk => W_Im_reg[11].CLK
clk => W_Im_reg[12].CLK
clk => W_Im_reg[13].CLK
clk => W_Im_reg[14].CLK
clk => W_Im_reg[15].CLK
clk => W_Im_reg[16].CLK
clk => W_Im_reg[17].CLK
clk => W_Im_reg[18].CLK
clk => W_Im_reg[19].CLK
clk => W_Im_reg[20].CLK
clk => W_Im_reg[21].CLK
clk => W_Im_reg[22].CLK
clk => W_Im_reg[23].CLK
clk => W_Im_reg[24].CLK
clk => W_Im_reg[25].CLK
clk => W_Im_reg[26].CLK
clk => W_Im_reg[27].CLK
clk => W_Im_reg[28].CLK
clk => W_Im_reg[29].CLK
clk => W_Im_reg[30].CLK
clk => W_Im_reg[31].CLK
clk => W_Re_reg[0].CLK
clk => W_Re_reg[1].CLK
clk => W_Re_reg[2].CLK
clk => W_Re_reg[3].CLK
clk => W_Re_reg[4].CLK
clk => W_Re_reg[5].CLK
clk => W_Re_reg[6].CLK
clk => W_Re_reg[7].CLK
clk => W_Re_reg[8].CLK
clk => W_Re_reg[9].CLK
clk => W_Re_reg[10].CLK
clk => W_Re_reg[11].CLK
clk => W_Re_reg[12].CLK
clk => W_Re_reg[13].CLK
clk => W_Re_reg[14].CLK
clk => W_Re_reg[15].CLK
clk => W_Re_reg[16].CLK
clk => W_Re_reg[17].CLK
clk => W_Re_reg[18].CLK
clk => W_Re_reg[19].CLK
clk => W_Re_reg[20].CLK
clk => W_Re_reg[21].CLK
clk => W_Re_reg[22].CLK
clk => W_Re_reg[23].CLK
clk => W_Re_reg[24].CLK
clk => W_Re_reg[25].CLK
clk => W_Re_reg[26].CLK
clk => W_Re_reg[27].CLK
clk => W_Re_reg[28].CLK
clk => W_Re_reg[29].CLK
clk => W_Re_reg[30].CLK
clk => W_Re_reg[31].CLK
k[0] => W_Re_table.RADDR
k[0] => W_Im_table.RADDR
k[1] => W_Re_table.RADDR1
k[1] => W_Im_table.RADDR1
k[2] => W_Re_table.RADDR2
k[2] => W_Im_table.RADDR2
k[3] => W_Re_table.RADDR3
k[3] => W_Im_table.RADDR3
W_Re[0] <= round32:round_re.port1
W_Re[1] <= round32:round_re.port1
W_Re[2] <= round32:round_re.port1
W_Re[3] <= round32:round_re.port1
W_Re[4] <= round32:round_re.port1
W_Re[5] <= round32:round_re.port1
W_Re[6] <= round32:round_re.port1
W_Re[7] <= round32:round_re.port1
W_Re[8] <= round32:round_re.port1
W_Re[9] <= round32:round_re.port1
W_Re[10] <= round32:round_re.port1
W_Re[11] <= round32:round_re.port1
W_Re[12] <= round32:round_re.port1
W_Re[13] <= round32:round_re.port1
W_Re[14] <= round32:round_re.port1
W_Re[15] <= round32:round_re.port1
W_Re[16] <= round32:round_re.port1
W_Re[17] <= round32:round_re.port1
W_Re[18] <= round32:round_re.port1
W_Re[19] <= round32:round_re.port1
W_Re[20] <= round32:round_re.port1
W_Re[21] <= round32:round_re.port1
W_Re[22] <= round32:round_re.port1
W_Re[23] <= round32:round_re.port1
W_Re[24] <= round32:round_re.port1
W_Re[25] <= round32:round_re.port1
W_Re[26] <= round32:round_re.port1
W_Re[27] <= round32:round_re.port1
W_Re[28] <= round32:round_re.port1
W_Re[29] <= round32:round_re.port1
W_Re[30] <= round32:round_re.port1
W_Re[31] <= round32:round_re.port1
W_Im[0] <= round32:round_im.port1
W_Im[1] <= round32:round_im.port1
W_Im[2] <= round32:round_im.port1
W_Im[3] <= round32:round_im.port1
W_Im[4] <= round32:round_im.port1
W_Im[5] <= round32:round_im.port1
W_Im[6] <= round32:round_im.port1
W_Im[7] <= round32:round_im.port1
W_Im[8] <= round32:round_im.port1
W_Im[9] <= round32:round_im.port1
W_Im[10] <= round32:round_im.port1
W_Im[11] <= round32:round_im.port1
W_Im[12] <= round32:round_im.port1
W_Im[13] <= round32:round_im.port1
W_Im[14] <= round32:round_im.port1
W_Im[15] <= round32:round_im.port1
W_Im[16] <= round32:round_im.port1
W_Im[17] <= round32:round_im.port1
W_Im[18] <= round32:round_im.port1
W_Im[19] <= round32:round_im.port1
W_Im[20] <= round32:round_im.port1
W_Im[21] <= round32:round_im.port1
W_Im[22] <= round32:round_im.port1
W_Im[23] <= round32:round_im.port1
W_Im[24] <= round32:round_im.port1
W_Im[25] <= round32:round_im.port1
W_Im[26] <= round32:round_im.port1
W_Im[27] <= round32:round_im.port1
W_Im[28] <= round32:round_im.port1
W_Im[29] <= round32:round_im.port1
W_Im[30] <= round32:round_im.port1
W_Im[31] <= round32:round_im.port1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|yx_addr:yx1
cnt[0] => yx_cnt[4].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[5].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Re[14] => butterfly:bf.sink_Re[14]
sink_Re[15] => butterfly:bf.sink_Re[15]
sink_Re[16] => butterfly:bf.sink_Re[16]
sink_Re[17] => butterfly:bf.sink_Re[17]
sink_Re[18] => butterfly:bf.sink_Re[18]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_Im[14] => butterfly:bf.sink_Im[14]
sink_Im[15] => butterfly:bf.sink_Im[15]
sink_Im[16] => butterfly:bf.sink_Im[16]
sink_Im[17] => butterfly:bf.sink_Im[17]
sink_Im[18] => butterfly:bf.sink_Im[18]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|yx_addr:yx0
cnt[0] => yx_cnt[5].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf
clk => W_int32:gen3.W_inst.clk
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Im[15]~reg0.CLK
clk => source_Im[16]~reg0.CLK
clk => source_Im[17]~reg0.CLK
clk => source_Im[18]~reg0.CLK
clk => source_Im[19]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => source_Re[15]~reg0.CLK
clk => source_Re[16]~reg0.CLK
clk => source_Re[17]~reg0.CLK
clk => source_Re[18]~reg0.CLK
clk => source_Re[19]~reg0.CLK
clk => gen3.new_x_Im[0].CLK
clk => gen3.new_x_Im[1].CLK
clk => gen3.new_x_Im[2].CLK
clk => gen3.new_x_Im[3].CLK
clk => gen3.new_x_Im[4].CLK
clk => gen3.new_x_Im[5].CLK
clk => gen3.new_x_Im[6].CLK
clk => gen3.new_x_Im[7].CLK
clk => gen3.new_x_Im[8].CLK
clk => gen3.new_x_Im[9].CLK
clk => gen3.new_x_Im[10].CLK
clk => gen3.new_x_Im[11].CLK
clk => gen3.new_x_Im[12].CLK
clk => gen3.new_x_Im[13].CLK
clk => gen3.new_x_Im[14].CLK
clk => gen3.new_x_Im[15].CLK
clk => gen3.new_x_Im[16].CLK
clk => gen3.new_x_Im[17].CLK
clk => gen3.new_x_Im[18].CLK
clk => gen3.new_x_Im[19].CLK
clk => gen3.new_x_Re[0].CLK
clk => gen3.new_x_Re[1].CLK
clk => gen3.new_x_Re[2].CLK
clk => gen3.new_x_Re[3].CLK
clk => gen3.new_x_Re[4].CLK
clk => gen3.new_x_Re[5].CLK
clk => gen3.new_x_Re[6].CLK
clk => gen3.new_x_Re[7].CLK
clk => gen3.new_x_Re[8].CLK
clk => gen3.new_x_Re[9].CLK
clk => gen3.new_x_Re[10].CLK
clk => gen3.new_x_Re[11].CLK
clk => gen3.new_x_Re[12].CLK
clk => gen3.new_x_Re[13].CLK
clk => gen3.new_x_Re[14].CLK
clk => gen3.new_x_Re[15].CLK
clk => gen3.new_x_Re[16].CLK
clk => gen3.new_x_Re[17].CLK
clk => gen3.new_x_Re[18].CLK
clk => gen3.new_x_Re[19].CLK
clk => gen3.wy_Im[30].CLK
clk => gen3.wy_Im[31].CLK
clk => gen3.wy_Im[32].CLK
clk => gen3.wy_Im[33].CLK
clk => gen3.wy_Im[34].CLK
clk => gen3.wy_Im[35].CLK
clk => gen3.wy_Im[36].CLK
clk => gen3.wy_Im[37].CLK
clk => gen3.wy_Im[38].CLK
clk => gen3.wy_Im[39].CLK
clk => gen3.wy_Im[40].CLK
clk => gen3.wy_Im[41].CLK
clk => gen3.wy_Im[42].CLK
clk => gen3.wy_Im[43].CLK
clk => gen3.wy_Im[44].CLK
clk => gen3.wy_Im[45].CLK
clk => gen3.wy_Im[46].CLK
clk => gen3.wy_Im[47].CLK
clk => gen3.wy_Im[48].CLK
clk => gen3.wy_Re[30].CLK
clk => gen3.wy_Re[31].CLK
clk => gen3.wy_Re[32].CLK
clk => gen3.wy_Re[33].CLK
clk => gen3.wy_Re[34].CLK
clk => gen3.wy_Re[35].CLK
clk => gen3.wy_Re[36].CLK
clk => gen3.wy_Re[37].CLK
clk => gen3.wy_Re[38].CLK
clk => gen3.wy_Re[39].CLK
clk => gen3.wy_Re[40].CLK
clk => gen3.wy_Re[41].CLK
clk => gen3.wy_Re[42].CLK
clk => gen3.wy_Re[43].CLK
clk => gen3.wy_Re[44].CLK
clk => gen3.wy_Re[45].CLK
clk => gen3.wy_Re[46].CLK
clk => gen3.wy_Re[47].CLK
clk => gen3.wy_Re[48].CLK
clk => gen3.x_yn.CLK
clk => gen3.Im_reg[1][0].CLK
clk => gen3.Im_reg[1][1].CLK
clk => gen3.Im_reg[1][2].CLK
clk => gen3.Im_reg[1][3].CLK
clk => gen3.Im_reg[1][4].CLK
clk => gen3.Im_reg[1][5].CLK
clk => gen3.Im_reg[1][6].CLK
clk => gen3.Im_reg[1][7].CLK
clk => gen3.Im_reg[1][8].CLK
clk => gen3.Im_reg[1][9].CLK
clk => gen3.Im_reg[1][10].CLK
clk => gen3.Im_reg[1][11].CLK
clk => gen3.Im_reg[1][12].CLK
clk => gen3.Im_reg[1][13].CLK
clk => gen3.Im_reg[1][14].CLK
clk => gen3.Im_reg[1][15].CLK
clk => gen3.Im_reg[1][16].CLK
clk => gen3.Im_reg[1][17].CLK
clk => gen3.Im_reg[1][18].CLK
clk => gen3.Im_reg[0][0].CLK
clk => gen3.Im_reg[0][1].CLK
clk => gen3.Im_reg[0][2].CLK
clk => gen3.Im_reg[0][3].CLK
clk => gen3.Im_reg[0][4].CLK
clk => gen3.Im_reg[0][5].CLK
clk => gen3.Im_reg[0][6].CLK
clk => gen3.Im_reg[0][7].CLK
clk => gen3.Im_reg[0][8].CLK
clk => gen3.Im_reg[0][9].CLK
clk => gen3.Im_reg[0][10].CLK
clk => gen3.Im_reg[0][11].CLK
clk => gen3.Im_reg[0][12].CLK
clk => gen3.Im_reg[0][13].CLK
clk => gen3.Im_reg[0][14].CLK
clk => gen3.Im_reg[0][15].CLK
clk => gen3.Im_reg[0][16].CLK
clk => gen3.Im_reg[0][17].CLK
clk => gen3.Im_reg[0][18].CLK
clk => gen3.Re_reg[1][0].CLK
clk => gen3.Re_reg[1][1].CLK
clk => gen3.Re_reg[1][2].CLK
clk => gen3.Re_reg[1][3].CLK
clk => gen3.Re_reg[1][4].CLK
clk => gen3.Re_reg[1][5].CLK
clk => gen3.Re_reg[1][6].CLK
clk => gen3.Re_reg[1][7].CLK
clk => gen3.Re_reg[1][8].CLK
clk => gen3.Re_reg[1][9].CLK
clk => gen3.Re_reg[1][10].CLK
clk => gen3.Re_reg[1][11].CLK
clk => gen3.Re_reg[1][12].CLK
clk => gen3.Re_reg[1][13].CLK
clk => gen3.Re_reg[1][14].CLK
clk => gen3.Re_reg[1][15].CLK
clk => gen3.Re_reg[1][16].CLK
clk => gen3.Re_reg[1][17].CLK
clk => gen3.Re_reg[1][18].CLK
clk => gen3.Re_reg[0][0].CLK
clk => gen3.Re_reg[0][1].CLK
clk => gen3.Re_reg[0][2].CLK
clk => gen3.Re_reg[0][3].CLK
clk => gen3.Re_reg[0][4].CLK
clk => gen3.Re_reg[0][5].CLK
clk => gen3.Re_reg[0][6].CLK
clk => gen3.Re_reg[0][7].CLK
clk => gen3.Re_reg[0][8].CLK
clk => gen3.Re_reg[0][9].CLK
clk => gen3.Re_reg[0][10].CLK
clk => gen3.Re_reg[0][11].CLK
clk => gen3.Re_reg[0][12].CLK
clk => gen3.Re_reg[0][13].CLK
clk => gen3.Re_reg[0][14].CLK
clk => gen3.Re_reg[0][15].CLK
clk => gen3.Re_reg[0][16].CLK
clk => gen3.Re_reg[0][17].CLK
clk => gen3.Re_reg[0][18].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen3.Re_reg[0][0].DATAIN
sink_Re[1] => gen3.Re_reg[0][1].DATAIN
sink_Re[2] => gen3.Re_reg[0][2].DATAIN
sink_Re[3] => gen3.Re_reg[0][3].DATAIN
sink_Re[4] => gen3.Re_reg[0][4].DATAIN
sink_Re[5] => gen3.Re_reg[0][5].DATAIN
sink_Re[6] => gen3.Re_reg[0][6].DATAIN
sink_Re[7] => gen3.Re_reg[0][7].DATAIN
sink_Re[8] => gen3.Re_reg[0][8].DATAIN
sink_Re[9] => gen3.Re_reg[0][9].DATAIN
sink_Re[10] => gen3.Re_reg[0][10].DATAIN
sink_Re[11] => gen3.Re_reg[0][11].DATAIN
sink_Re[12] => gen3.Re_reg[0][12].DATAIN
sink_Re[13] => gen3.Re_reg[0][13].DATAIN
sink_Re[14] => gen3.Re_reg[0][14].DATAIN
sink_Re[15] => gen3.Re_reg[0][15].DATAIN
sink_Re[16] => gen3.Re_reg[0][16].DATAIN
sink_Re[17] => gen3.Re_reg[0][17].DATAIN
sink_Re[18] => gen3.Re_reg[0][18].DATAIN
sink_Im[0] => gen3.Im_reg[0][0].DATAIN
sink_Im[1] => gen3.Im_reg[0][1].DATAIN
sink_Im[2] => gen3.Im_reg[0][2].DATAIN
sink_Im[3] => gen3.Im_reg[0][3].DATAIN
sink_Im[4] => gen3.Im_reg[0][4].DATAIN
sink_Im[5] => gen3.Im_reg[0][5].DATAIN
sink_Im[6] => gen3.Im_reg[0][6].DATAIN
sink_Im[7] => gen3.Im_reg[0][7].DATAIN
sink_Im[8] => gen3.Im_reg[0][8].DATAIN
sink_Im[9] => gen3.Im_reg[0][9].DATAIN
sink_Im[10] => gen3.Im_reg[0][10].DATAIN
sink_Im[11] => gen3.Im_reg[0][11].DATAIN
sink_Im[12] => gen3.Im_reg[0][12].DATAIN
sink_Im[13] => gen3.Im_reg[0][13].DATAIN
sink_Im[14] => gen3.Im_reg[0][14].DATAIN
sink_Im[15] => gen3.Im_reg[0][15].DATAIN
sink_Im[16] => gen3.Im_reg[0][16].DATAIN
sink_Im[17] => gen3.Im_reg[0][17].DATAIN
sink_Im[18] => gen3.Im_reg[0][18].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst
clk => W_Im_reg[0].CLK
clk => W_Im_reg[1].CLK
clk => W_Im_reg[2].CLK
clk => W_Im_reg[3].CLK
clk => W_Im_reg[4].CLK
clk => W_Im_reg[5].CLK
clk => W_Im_reg[6].CLK
clk => W_Im_reg[7].CLK
clk => W_Im_reg[8].CLK
clk => W_Im_reg[9].CLK
clk => W_Im_reg[10].CLK
clk => W_Im_reg[11].CLK
clk => W_Im_reg[12].CLK
clk => W_Im_reg[13].CLK
clk => W_Im_reg[14].CLK
clk => W_Im_reg[15].CLK
clk => W_Im_reg[16].CLK
clk => W_Im_reg[17].CLK
clk => W_Im_reg[18].CLK
clk => W_Im_reg[19].CLK
clk => W_Im_reg[20].CLK
clk => W_Im_reg[21].CLK
clk => W_Im_reg[22].CLK
clk => W_Im_reg[23].CLK
clk => W_Im_reg[24].CLK
clk => W_Im_reg[25].CLK
clk => W_Im_reg[26].CLK
clk => W_Im_reg[27].CLK
clk => W_Im_reg[28].CLK
clk => W_Im_reg[29].CLK
clk => W_Im_reg[30].CLK
clk => W_Im_reg[31].CLK
clk => W_Re_reg[0].CLK
clk => W_Re_reg[1].CLK
clk => W_Re_reg[2].CLK
clk => W_Re_reg[3].CLK
clk => W_Re_reg[4].CLK
clk => W_Re_reg[5].CLK
clk => W_Re_reg[6].CLK
clk => W_Re_reg[7].CLK
clk => W_Re_reg[8].CLK
clk => W_Re_reg[9].CLK
clk => W_Re_reg[10].CLK
clk => W_Re_reg[11].CLK
clk => W_Re_reg[12].CLK
clk => W_Re_reg[13].CLK
clk => W_Re_reg[14].CLK
clk => W_Re_reg[15].CLK
clk => W_Re_reg[16].CLK
clk => W_Re_reg[17].CLK
clk => W_Re_reg[18].CLK
clk => W_Re_reg[19].CLK
clk => W_Re_reg[20].CLK
clk => W_Re_reg[21].CLK
clk => W_Re_reg[22].CLK
clk => W_Re_reg[23].CLK
clk => W_Re_reg[24].CLK
clk => W_Re_reg[25].CLK
clk => W_Re_reg[26].CLK
clk => W_Re_reg[27].CLK
clk => W_Re_reg[28].CLK
clk => W_Re_reg[29].CLK
clk => W_Re_reg[30].CLK
clk => W_Re_reg[31].CLK
k[0] => W_Re_table.RADDR
k[0] => W_Im_table.RADDR
k[1] => W_Re_table.RADDR1
k[1] => W_Im_table.RADDR1
k[2] => W_Re_table.RADDR2
k[2] => W_Im_table.RADDR2
k[3] => W_Re_table.RADDR3
k[3] => W_Im_table.RADDR3
k[4] => W_Re_table.RADDR4
k[4] => W_Im_table.RADDR4
W_Re[0] <= round32:round_re.port1
W_Re[1] <= round32:round_re.port1
W_Re[2] <= round32:round_re.port1
W_Re[3] <= round32:round_re.port1
W_Re[4] <= round32:round_re.port1
W_Re[5] <= round32:round_re.port1
W_Re[6] <= round32:round_re.port1
W_Re[7] <= round32:round_re.port1
W_Re[8] <= round32:round_re.port1
W_Re[9] <= round32:round_re.port1
W_Re[10] <= round32:round_re.port1
W_Re[11] <= round32:round_re.port1
W_Re[12] <= round32:round_re.port1
W_Re[13] <= round32:round_re.port1
W_Re[14] <= round32:round_re.port1
W_Re[15] <= round32:round_re.port1
W_Re[16] <= round32:round_re.port1
W_Re[17] <= round32:round_re.port1
W_Re[18] <= round32:round_re.port1
W_Re[19] <= round32:round_re.port1
W_Re[20] <= round32:round_re.port1
W_Re[21] <= round32:round_re.port1
W_Re[22] <= round32:round_re.port1
W_Re[23] <= round32:round_re.port1
W_Re[24] <= round32:round_re.port1
W_Re[25] <= round32:round_re.port1
W_Re[26] <= round32:round_re.port1
W_Re[27] <= round32:round_re.port1
W_Re[28] <= round32:round_re.port1
W_Re[29] <= round32:round_re.port1
W_Re[30] <= round32:round_re.port1
W_Re[31] <= round32:round_re.port1
W_Im[0] <= round32:round_im.port1
W_Im[1] <= round32:round_im.port1
W_Im[2] <= round32:round_im.port1
W_Im[3] <= round32:round_im.port1
W_Im[4] <= round32:round_im.port1
W_Im[5] <= round32:round_im.port1
W_Im[6] <= round32:round_im.port1
W_Im[7] <= round32:round_im.port1
W_Im[8] <= round32:round_im.port1
W_Im[9] <= round32:round_im.port1
W_Im[10] <= round32:round_im.port1
W_Im[11] <= round32:round_im.port1
W_Im[12] <= round32:round_im.port1
W_Im[13] <= round32:round_im.port1
W_Im[14] <= round32:round_im.port1
W_Im[15] <= round32:round_im.port1
W_Im[16] <= round32:round_im.port1
W_Im[17] <= round32:round_im.port1
W_Im[18] <= round32:round_im.port1
W_Im[19] <= round32:round_im.port1
W_Im[20] <= round32:round_im.port1
W_Im[21] <= round32:round_im.port1
W_Im[22] <= round32:round_im.port1
W_Im[23] <= round32:round_im.port1
W_Im[24] <= round32:round_im.port1
W_Im[25] <= round32:round_im.port1
W_Im[26] <= round32:round_im.port1
W_Im[27] <= round32:round_im.port1
W_Im[28] <= round32:round_im.port1
W_Im[29] <= round32:round_im.port1
W_Im[30] <= round32:round_im.port1
W_Im[31] <= round32:round_im.port1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|yx_addr:yx1
cnt[0] => yx_cnt[5].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[6].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Re[14] => butterfly:bf.sink_Re[14]
sink_Re[15] => butterfly:bf.sink_Re[15]
sink_Re[16] => butterfly:bf.sink_Re[16]
sink_Re[17] => butterfly:bf.sink_Re[17]
sink_Re[18] => butterfly:bf.sink_Re[18]
sink_Re[19] => butterfly:bf.sink_Re[19]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_Im[14] => butterfly:bf.sink_Im[14]
sink_Im[15] => butterfly:bf.sink_Im[15]
sink_Im[16] => butterfly:bf.sink_Im[16]
sink_Im[17] => butterfly:bf.sink_Im[17]
sink_Im[18] => butterfly:bf.sink_Im[18]
sink_Im[19] => butterfly:bf.sink_Im[19]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[20] <= source_Re[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[20] <= source_Im[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|yx_addr:yx0
cnt[0] => yx_cnt[6].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[5].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf
clk => W_int32:gen3.W_inst.clk
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Im[15]~reg0.CLK
clk => source_Im[16]~reg0.CLK
clk => source_Im[17]~reg0.CLK
clk => source_Im[18]~reg0.CLK
clk => source_Im[19]~reg0.CLK
clk => source_Im[20]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => source_Re[15]~reg0.CLK
clk => source_Re[16]~reg0.CLK
clk => source_Re[17]~reg0.CLK
clk => source_Re[18]~reg0.CLK
clk => source_Re[19]~reg0.CLK
clk => source_Re[20]~reg0.CLK
clk => gen3.new_x_Im[0].CLK
clk => gen3.new_x_Im[1].CLK
clk => gen3.new_x_Im[2].CLK
clk => gen3.new_x_Im[3].CLK
clk => gen3.new_x_Im[4].CLK
clk => gen3.new_x_Im[5].CLK
clk => gen3.new_x_Im[6].CLK
clk => gen3.new_x_Im[7].CLK
clk => gen3.new_x_Im[8].CLK
clk => gen3.new_x_Im[9].CLK
clk => gen3.new_x_Im[10].CLK
clk => gen3.new_x_Im[11].CLK
clk => gen3.new_x_Im[12].CLK
clk => gen3.new_x_Im[13].CLK
clk => gen3.new_x_Im[14].CLK
clk => gen3.new_x_Im[15].CLK
clk => gen3.new_x_Im[16].CLK
clk => gen3.new_x_Im[17].CLK
clk => gen3.new_x_Im[18].CLK
clk => gen3.new_x_Im[19].CLK
clk => gen3.new_x_Im[20].CLK
clk => gen3.new_x_Re[0].CLK
clk => gen3.new_x_Re[1].CLK
clk => gen3.new_x_Re[2].CLK
clk => gen3.new_x_Re[3].CLK
clk => gen3.new_x_Re[4].CLK
clk => gen3.new_x_Re[5].CLK
clk => gen3.new_x_Re[6].CLK
clk => gen3.new_x_Re[7].CLK
clk => gen3.new_x_Re[8].CLK
clk => gen3.new_x_Re[9].CLK
clk => gen3.new_x_Re[10].CLK
clk => gen3.new_x_Re[11].CLK
clk => gen3.new_x_Re[12].CLK
clk => gen3.new_x_Re[13].CLK
clk => gen3.new_x_Re[14].CLK
clk => gen3.new_x_Re[15].CLK
clk => gen3.new_x_Re[16].CLK
clk => gen3.new_x_Re[17].CLK
clk => gen3.new_x_Re[18].CLK
clk => gen3.new_x_Re[19].CLK
clk => gen3.new_x_Re[20].CLK
clk => gen3.wy_Im[30].CLK
clk => gen3.wy_Im[31].CLK
clk => gen3.wy_Im[32].CLK
clk => gen3.wy_Im[33].CLK
clk => gen3.wy_Im[34].CLK
clk => gen3.wy_Im[35].CLK
clk => gen3.wy_Im[36].CLK
clk => gen3.wy_Im[37].CLK
clk => gen3.wy_Im[38].CLK
clk => gen3.wy_Im[39].CLK
clk => gen3.wy_Im[40].CLK
clk => gen3.wy_Im[41].CLK
clk => gen3.wy_Im[42].CLK
clk => gen3.wy_Im[43].CLK
clk => gen3.wy_Im[44].CLK
clk => gen3.wy_Im[45].CLK
clk => gen3.wy_Im[46].CLK
clk => gen3.wy_Im[47].CLK
clk => gen3.wy_Im[48].CLK
clk => gen3.wy_Im[49].CLK
clk => gen3.wy_Re[30].CLK
clk => gen3.wy_Re[31].CLK
clk => gen3.wy_Re[32].CLK
clk => gen3.wy_Re[33].CLK
clk => gen3.wy_Re[34].CLK
clk => gen3.wy_Re[35].CLK
clk => gen3.wy_Re[36].CLK
clk => gen3.wy_Re[37].CLK
clk => gen3.wy_Re[38].CLK
clk => gen3.wy_Re[39].CLK
clk => gen3.wy_Re[40].CLK
clk => gen3.wy_Re[41].CLK
clk => gen3.wy_Re[42].CLK
clk => gen3.wy_Re[43].CLK
clk => gen3.wy_Re[44].CLK
clk => gen3.wy_Re[45].CLK
clk => gen3.wy_Re[46].CLK
clk => gen3.wy_Re[47].CLK
clk => gen3.wy_Re[48].CLK
clk => gen3.wy_Re[49].CLK
clk => gen3.x_yn.CLK
clk => gen3.Im_reg[1][0].CLK
clk => gen3.Im_reg[1][1].CLK
clk => gen3.Im_reg[1][2].CLK
clk => gen3.Im_reg[1][3].CLK
clk => gen3.Im_reg[1][4].CLK
clk => gen3.Im_reg[1][5].CLK
clk => gen3.Im_reg[1][6].CLK
clk => gen3.Im_reg[1][7].CLK
clk => gen3.Im_reg[1][8].CLK
clk => gen3.Im_reg[1][9].CLK
clk => gen3.Im_reg[1][10].CLK
clk => gen3.Im_reg[1][11].CLK
clk => gen3.Im_reg[1][12].CLK
clk => gen3.Im_reg[1][13].CLK
clk => gen3.Im_reg[1][14].CLK
clk => gen3.Im_reg[1][15].CLK
clk => gen3.Im_reg[1][16].CLK
clk => gen3.Im_reg[1][17].CLK
clk => gen3.Im_reg[1][18].CLK
clk => gen3.Im_reg[1][19].CLK
clk => gen3.Im_reg[0][0].CLK
clk => gen3.Im_reg[0][1].CLK
clk => gen3.Im_reg[0][2].CLK
clk => gen3.Im_reg[0][3].CLK
clk => gen3.Im_reg[0][4].CLK
clk => gen3.Im_reg[0][5].CLK
clk => gen3.Im_reg[0][6].CLK
clk => gen3.Im_reg[0][7].CLK
clk => gen3.Im_reg[0][8].CLK
clk => gen3.Im_reg[0][9].CLK
clk => gen3.Im_reg[0][10].CLK
clk => gen3.Im_reg[0][11].CLK
clk => gen3.Im_reg[0][12].CLK
clk => gen3.Im_reg[0][13].CLK
clk => gen3.Im_reg[0][14].CLK
clk => gen3.Im_reg[0][15].CLK
clk => gen3.Im_reg[0][16].CLK
clk => gen3.Im_reg[0][17].CLK
clk => gen3.Im_reg[0][18].CLK
clk => gen3.Im_reg[0][19].CLK
clk => gen3.Re_reg[1][0].CLK
clk => gen3.Re_reg[1][1].CLK
clk => gen3.Re_reg[1][2].CLK
clk => gen3.Re_reg[1][3].CLK
clk => gen3.Re_reg[1][4].CLK
clk => gen3.Re_reg[1][5].CLK
clk => gen3.Re_reg[1][6].CLK
clk => gen3.Re_reg[1][7].CLK
clk => gen3.Re_reg[1][8].CLK
clk => gen3.Re_reg[1][9].CLK
clk => gen3.Re_reg[1][10].CLK
clk => gen3.Re_reg[1][11].CLK
clk => gen3.Re_reg[1][12].CLK
clk => gen3.Re_reg[1][13].CLK
clk => gen3.Re_reg[1][14].CLK
clk => gen3.Re_reg[1][15].CLK
clk => gen3.Re_reg[1][16].CLK
clk => gen3.Re_reg[1][17].CLK
clk => gen3.Re_reg[1][18].CLK
clk => gen3.Re_reg[1][19].CLK
clk => gen3.Re_reg[0][0].CLK
clk => gen3.Re_reg[0][1].CLK
clk => gen3.Re_reg[0][2].CLK
clk => gen3.Re_reg[0][3].CLK
clk => gen3.Re_reg[0][4].CLK
clk => gen3.Re_reg[0][5].CLK
clk => gen3.Re_reg[0][6].CLK
clk => gen3.Re_reg[0][7].CLK
clk => gen3.Re_reg[0][8].CLK
clk => gen3.Re_reg[0][9].CLK
clk => gen3.Re_reg[0][10].CLK
clk => gen3.Re_reg[0][11].CLK
clk => gen3.Re_reg[0][12].CLK
clk => gen3.Re_reg[0][13].CLK
clk => gen3.Re_reg[0][14].CLK
clk => gen3.Re_reg[0][15].CLK
clk => gen3.Re_reg[0][16].CLK
clk => gen3.Re_reg[0][17].CLK
clk => gen3.Re_reg[0][18].CLK
clk => gen3.Re_reg[0][19].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen3.Re_reg[0][0].DATAIN
sink_Re[1] => gen3.Re_reg[0][1].DATAIN
sink_Re[2] => gen3.Re_reg[0][2].DATAIN
sink_Re[3] => gen3.Re_reg[0][3].DATAIN
sink_Re[4] => gen3.Re_reg[0][4].DATAIN
sink_Re[5] => gen3.Re_reg[0][5].DATAIN
sink_Re[6] => gen3.Re_reg[0][6].DATAIN
sink_Re[7] => gen3.Re_reg[0][7].DATAIN
sink_Re[8] => gen3.Re_reg[0][8].DATAIN
sink_Re[9] => gen3.Re_reg[0][9].DATAIN
sink_Re[10] => gen3.Re_reg[0][10].DATAIN
sink_Re[11] => gen3.Re_reg[0][11].DATAIN
sink_Re[12] => gen3.Re_reg[0][12].DATAIN
sink_Re[13] => gen3.Re_reg[0][13].DATAIN
sink_Re[14] => gen3.Re_reg[0][14].DATAIN
sink_Re[15] => gen3.Re_reg[0][15].DATAIN
sink_Re[16] => gen3.Re_reg[0][16].DATAIN
sink_Re[17] => gen3.Re_reg[0][17].DATAIN
sink_Re[18] => gen3.Re_reg[0][18].DATAIN
sink_Re[19] => gen3.Re_reg[0][19].DATAIN
sink_Im[0] => gen3.Im_reg[0][0].DATAIN
sink_Im[1] => gen3.Im_reg[0][1].DATAIN
sink_Im[2] => gen3.Im_reg[0][2].DATAIN
sink_Im[3] => gen3.Im_reg[0][3].DATAIN
sink_Im[4] => gen3.Im_reg[0][4].DATAIN
sink_Im[5] => gen3.Im_reg[0][5].DATAIN
sink_Im[6] => gen3.Im_reg[0][6].DATAIN
sink_Im[7] => gen3.Im_reg[0][7].DATAIN
sink_Im[8] => gen3.Im_reg[0][8].DATAIN
sink_Im[9] => gen3.Im_reg[0][9].DATAIN
sink_Im[10] => gen3.Im_reg[0][10].DATAIN
sink_Im[11] => gen3.Im_reg[0][11].DATAIN
sink_Im[12] => gen3.Im_reg[0][12].DATAIN
sink_Im[13] => gen3.Im_reg[0][13].DATAIN
sink_Im[14] => gen3.Im_reg[0][14].DATAIN
sink_Im[15] => gen3.Im_reg[0][15].DATAIN
sink_Im[16] => gen3.Im_reg[0][16].DATAIN
sink_Im[17] => gen3.Im_reg[0][17].DATAIN
sink_Im[18] => gen3.Im_reg[0][18].DATAIN
sink_Im[19] => gen3.Im_reg[0][19].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[20] <= source_Re[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[20] <= source_Im[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst
clk => W_Im_reg[0].CLK
clk => W_Im_reg[1].CLK
clk => W_Im_reg[2].CLK
clk => W_Im_reg[3].CLK
clk => W_Im_reg[4].CLK
clk => W_Im_reg[5].CLK
clk => W_Im_reg[6].CLK
clk => W_Im_reg[7].CLK
clk => W_Im_reg[8].CLK
clk => W_Im_reg[9].CLK
clk => W_Im_reg[10].CLK
clk => W_Im_reg[11].CLK
clk => W_Im_reg[12].CLK
clk => W_Im_reg[13].CLK
clk => W_Im_reg[14].CLK
clk => W_Im_reg[15].CLK
clk => W_Im_reg[16].CLK
clk => W_Im_reg[17].CLK
clk => W_Im_reg[18].CLK
clk => W_Im_reg[19].CLK
clk => W_Im_reg[20].CLK
clk => W_Im_reg[21].CLK
clk => W_Im_reg[22].CLK
clk => W_Im_reg[23].CLK
clk => W_Im_reg[24].CLK
clk => W_Im_reg[25].CLK
clk => W_Im_reg[26].CLK
clk => W_Im_reg[27].CLK
clk => W_Im_reg[28].CLK
clk => W_Im_reg[29].CLK
clk => W_Im_reg[30].CLK
clk => W_Im_reg[31].CLK
clk => W_Re_reg[0].CLK
clk => W_Re_reg[1].CLK
clk => W_Re_reg[2].CLK
clk => W_Re_reg[3].CLK
clk => W_Re_reg[4].CLK
clk => W_Re_reg[5].CLK
clk => W_Re_reg[6].CLK
clk => W_Re_reg[7].CLK
clk => W_Re_reg[8].CLK
clk => W_Re_reg[9].CLK
clk => W_Re_reg[10].CLK
clk => W_Re_reg[11].CLK
clk => W_Re_reg[12].CLK
clk => W_Re_reg[13].CLK
clk => W_Re_reg[14].CLK
clk => W_Re_reg[15].CLK
clk => W_Re_reg[16].CLK
clk => W_Re_reg[17].CLK
clk => W_Re_reg[18].CLK
clk => W_Re_reg[19].CLK
clk => W_Re_reg[20].CLK
clk => W_Re_reg[21].CLK
clk => W_Re_reg[22].CLK
clk => W_Re_reg[23].CLK
clk => W_Re_reg[24].CLK
clk => W_Re_reg[25].CLK
clk => W_Re_reg[26].CLK
clk => W_Re_reg[27].CLK
clk => W_Re_reg[28].CLK
clk => W_Re_reg[29].CLK
clk => W_Re_reg[30].CLK
clk => W_Re_reg[31].CLK
k[0] => W_Re_table.RADDR
k[0] => W_Im_table.RADDR
k[1] => W_Re_table.RADDR1
k[1] => W_Im_table.RADDR1
k[2] => W_Re_table.RADDR2
k[2] => W_Im_table.RADDR2
k[3] => W_Re_table.RADDR3
k[3] => W_Im_table.RADDR3
k[4] => W_Re_table.RADDR4
k[4] => W_Im_table.RADDR4
k[5] => W_Re_table.RADDR5
k[5] => W_Im_table.RADDR5
W_Re[0] <= round32:round_re.port1
W_Re[1] <= round32:round_re.port1
W_Re[2] <= round32:round_re.port1
W_Re[3] <= round32:round_re.port1
W_Re[4] <= round32:round_re.port1
W_Re[5] <= round32:round_re.port1
W_Re[6] <= round32:round_re.port1
W_Re[7] <= round32:round_re.port1
W_Re[8] <= round32:round_re.port1
W_Re[9] <= round32:round_re.port1
W_Re[10] <= round32:round_re.port1
W_Re[11] <= round32:round_re.port1
W_Re[12] <= round32:round_re.port1
W_Re[13] <= round32:round_re.port1
W_Re[14] <= round32:round_re.port1
W_Re[15] <= round32:round_re.port1
W_Re[16] <= round32:round_re.port1
W_Re[17] <= round32:round_re.port1
W_Re[18] <= round32:round_re.port1
W_Re[19] <= round32:round_re.port1
W_Re[20] <= round32:round_re.port1
W_Re[21] <= round32:round_re.port1
W_Re[22] <= round32:round_re.port1
W_Re[23] <= round32:round_re.port1
W_Re[24] <= round32:round_re.port1
W_Re[25] <= round32:round_re.port1
W_Re[26] <= round32:round_re.port1
W_Re[27] <= round32:round_re.port1
W_Re[28] <= round32:round_re.port1
W_Re[29] <= round32:round_re.port1
W_Re[30] <= round32:round_re.port1
W_Re[31] <= round32:round_re.port1
W_Im[0] <= round32:round_im.port1
W_Im[1] <= round32:round_im.port1
W_Im[2] <= round32:round_im.port1
W_Im[3] <= round32:round_im.port1
W_Im[4] <= round32:round_im.port1
W_Im[5] <= round32:round_im.port1
W_Im[6] <= round32:round_im.port1
W_Im[7] <= round32:round_im.port1
W_Im[8] <= round32:round_im.port1
W_Im[9] <= round32:round_im.port1
W_Im[10] <= round32:round_im.port1
W_Im[11] <= round32:round_im.port1
W_Im[12] <= round32:round_im.port1
W_Im[13] <= round32:round_im.port1
W_Im[14] <= round32:round_im.port1
W_Im[15] <= round32:round_im.port1
W_Im[16] <= round32:round_im.port1
W_Im[17] <= round32:round_im.port1
W_Im[18] <= round32:round_im.port1
W_Im[19] <= round32:round_im.port1
W_Im[20] <= round32:round_im.port1
W_Im[21] <= round32:round_im.port1
W_Im[22] <= round32:round_im.port1
W_Im[23] <= round32:round_im.port1
W_Im[24] <= round32:round_im.port1
W_Im[25] <= round32:round_im.port1
W_Im[26] <= round32:round_im.port1
W_Im[27] <= round32:round_im.port1
W_Im[28] <= round32:round_im.port1
W_Im[29] <= round32:round_im.port1
W_Im[30] <= round32:round_im.port1
W_Im[31] <= round32:round_im.port1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|yx_addr:yx1
cnt[0] => yx_cnt[6].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[5].DATAIN
cnt[7] => yx_cnt[7].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Re[14] => butterfly:bf.sink_Re[14]
sink_Re[15] => butterfly:bf.sink_Re[15]
sink_Re[16] => butterfly:bf.sink_Re[16]
sink_Re[17] => butterfly:bf.sink_Re[17]
sink_Re[18] => butterfly:bf.sink_Re[18]
sink_Re[19] => butterfly:bf.sink_Re[19]
sink_Re[20] => butterfly:bf.sink_Re[20]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_Im[14] => butterfly:bf.sink_Im[14]
sink_Im[15] => butterfly:bf.sink_Im[15]
sink_Im[16] => butterfly:bf.sink_Im[16]
sink_Im[17] => butterfly:bf.sink_Im[17]
sink_Im[18] => butterfly:bf.sink_Im[18]
sink_Im[19] => butterfly:bf.sink_Im[19]
sink_Im[20] => butterfly:bf.sink_Im[20]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[20] <= source_Re[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[21] <= source_Re[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[20] <= source_Im[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[21] <= source_Im[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|yx_addr:yx0
cnt[0] => yx_cnt[7].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[5].DATAIN
cnt[7] => yx_cnt[6].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf
clk => W_int32:gen3.W_inst.clk
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Im[15]~reg0.CLK
clk => source_Im[16]~reg0.CLK
clk => source_Im[17]~reg0.CLK
clk => source_Im[18]~reg0.CLK
clk => source_Im[19]~reg0.CLK
clk => source_Im[20]~reg0.CLK
clk => source_Im[21]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => source_Re[15]~reg0.CLK
clk => source_Re[16]~reg0.CLK
clk => source_Re[17]~reg0.CLK
clk => source_Re[18]~reg0.CLK
clk => source_Re[19]~reg0.CLK
clk => source_Re[20]~reg0.CLK
clk => source_Re[21]~reg0.CLK
clk => gen3.new_x_Im[0].CLK
clk => gen3.new_x_Im[1].CLK
clk => gen3.new_x_Im[2].CLK
clk => gen3.new_x_Im[3].CLK
clk => gen3.new_x_Im[4].CLK
clk => gen3.new_x_Im[5].CLK
clk => gen3.new_x_Im[6].CLK
clk => gen3.new_x_Im[7].CLK
clk => gen3.new_x_Im[8].CLK
clk => gen3.new_x_Im[9].CLK
clk => gen3.new_x_Im[10].CLK
clk => gen3.new_x_Im[11].CLK
clk => gen3.new_x_Im[12].CLK
clk => gen3.new_x_Im[13].CLK
clk => gen3.new_x_Im[14].CLK
clk => gen3.new_x_Im[15].CLK
clk => gen3.new_x_Im[16].CLK
clk => gen3.new_x_Im[17].CLK
clk => gen3.new_x_Im[18].CLK
clk => gen3.new_x_Im[19].CLK
clk => gen3.new_x_Im[20].CLK
clk => gen3.new_x_Im[21].CLK
clk => gen3.new_x_Re[0].CLK
clk => gen3.new_x_Re[1].CLK
clk => gen3.new_x_Re[2].CLK
clk => gen3.new_x_Re[3].CLK
clk => gen3.new_x_Re[4].CLK
clk => gen3.new_x_Re[5].CLK
clk => gen3.new_x_Re[6].CLK
clk => gen3.new_x_Re[7].CLK
clk => gen3.new_x_Re[8].CLK
clk => gen3.new_x_Re[9].CLK
clk => gen3.new_x_Re[10].CLK
clk => gen3.new_x_Re[11].CLK
clk => gen3.new_x_Re[12].CLK
clk => gen3.new_x_Re[13].CLK
clk => gen3.new_x_Re[14].CLK
clk => gen3.new_x_Re[15].CLK
clk => gen3.new_x_Re[16].CLK
clk => gen3.new_x_Re[17].CLK
clk => gen3.new_x_Re[18].CLK
clk => gen3.new_x_Re[19].CLK
clk => gen3.new_x_Re[20].CLK
clk => gen3.new_x_Re[21].CLK
clk => gen3.wy_Im[30].CLK
clk => gen3.wy_Im[31].CLK
clk => gen3.wy_Im[32].CLK
clk => gen3.wy_Im[33].CLK
clk => gen3.wy_Im[34].CLK
clk => gen3.wy_Im[35].CLK
clk => gen3.wy_Im[36].CLK
clk => gen3.wy_Im[37].CLK
clk => gen3.wy_Im[38].CLK
clk => gen3.wy_Im[39].CLK
clk => gen3.wy_Im[40].CLK
clk => gen3.wy_Im[41].CLK
clk => gen3.wy_Im[42].CLK
clk => gen3.wy_Im[43].CLK
clk => gen3.wy_Im[44].CLK
clk => gen3.wy_Im[45].CLK
clk => gen3.wy_Im[46].CLK
clk => gen3.wy_Im[47].CLK
clk => gen3.wy_Im[48].CLK
clk => gen3.wy_Im[49].CLK
clk => gen3.wy_Im[50].CLK
clk => gen3.wy_Re[30].CLK
clk => gen3.wy_Re[31].CLK
clk => gen3.wy_Re[32].CLK
clk => gen3.wy_Re[33].CLK
clk => gen3.wy_Re[34].CLK
clk => gen3.wy_Re[35].CLK
clk => gen3.wy_Re[36].CLK
clk => gen3.wy_Re[37].CLK
clk => gen3.wy_Re[38].CLK
clk => gen3.wy_Re[39].CLK
clk => gen3.wy_Re[40].CLK
clk => gen3.wy_Re[41].CLK
clk => gen3.wy_Re[42].CLK
clk => gen3.wy_Re[43].CLK
clk => gen3.wy_Re[44].CLK
clk => gen3.wy_Re[45].CLK
clk => gen3.wy_Re[46].CLK
clk => gen3.wy_Re[47].CLK
clk => gen3.wy_Re[48].CLK
clk => gen3.wy_Re[49].CLK
clk => gen3.wy_Re[50].CLK
clk => gen3.x_yn.CLK
clk => gen3.Im_reg[1][0].CLK
clk => gen3.Im_reg[1][1].CLK
clk => gen3.Im_reg[1][2].CLK
clk => gen3.Im_reg[1][3].CLK
clk => gen3.Im_reg[1][4].CLK
clk => gen3.Im_reg[1][5].CLK
clk => gen3.Im_reg[1][6].CLK
clk => gen3.Im_reg[1][7].CLK
clk => gen3.Im_reg[1][8].CLK
clk => gen3.Im_reg[1][9].CLK
clk => gen3.Im_reg[1][10].CLK
clk => gen3.Im_reg[1][11].CLK
clk => gen3.Im_reg[1][12].CLK
clk => gen3.Im_reg[1][13].CLK
clk => gen3.Im_reg[1][14].CLK
clk => gen3.Im_reg[1][15].CLK
clk => gen3.Im_reg[1][16].CLK
clk => gen3.Im_reg[1][17].CLK
clk => gen3.Im_reg[1][18].CLK
clk => gen3.Im_reg[1][19].CLK
clk => gen3.Im_reg[1][20].CLK
clk => gen3.Im_reg[0][0].CLK
clk => gen3.Im_reg[0][1].CLK
clk => gen3.Im_reg[0][2].CLK
clk => gen3.Im_reg[0][3].CLK
clk => gen3.Im_reg[0][4].CLK
clk => gen3.Im_reg[0][5].CLK
clk => gen3.Im_reg[0][6].CLK
clk => gen3.Im_reg[0][7].CLK
clk => gen3.Im_reg[0][8].CLK
clk => gen3.Im_reg[0][9].CLK
clk => gen3.Im_reg[0][10].CLK
clk => gen3.Im_reg[0][11].CLK
clk => gen3.Im_reg[0][12].CLK
clk => gen3.Im_reg[0][13].CLK
clk => gen3.Im_reg[0][14].CLK
clk => gen3.Im_reg[0][15].CLK
clk => gen3.Im_reg[0][16].CLK
clk => gen3.Im_reg[0][17].CLK
clk => gen3.Im_reg[0][18].CLK
clk => gen3.Im_reg[0][19].CLK
clk => gen3.Im_reg[0][20].CLK
clk => gen3.Re_reg[1][0].CLK
clk => gen3.Re_reg[1][1].CLK
clk => gen3.Re_reg[1][2].CLK
clk => gen3.Re_reg[1][3].CLK
clk => gen3.Re_reg[1][4].CLK
clk => gen3.Re_reg[1][5].CLK
clk => gen3.Re_reg[1][6].CLK
clk => gen3.Re_reg[1][7].CLK
clk => gen3.Re_reg[1][8].CLK
clk => gen3.Re_reg[1][9].CLK
clk => gen3.Re_reg[1][10].CLK
clk => gen3.Re_reg[1][11].CLK
clk => gen3.Re_reg[1][12].CLK
clk => gen3.Re_reg[1][13].CLK
clk => gen3.Re_reg[1][14].CLK
clk => gen3.Re_reg[1][15].CLK
clk => gen3.Re_reg[1][16].CLK
clk => gen3.Re_reg[1][17].CLK
clk => gen3.Re_reg[1][18].CLK
clk => gen3.Re_reg[1][19].CLK
clk => gen3.Re_reg[1][20].CLK
clk => gen3.Re_reg[0][0].CLK
clk => gen3.Re_reg[0][1].CLK
clk => gen3.Re_reg[0][2].CLK
clk => gen3.Re_reg[0][3].CLK
clk => gen3.Re_reg[0][4].CLK
clk => gen3.Re_reg[0][5].CLK
clk => gen3.Re_reg[0][6].CLK
clk => gen3.Re_reg[0][7].CLK
clk => gen3.Re_reg[0][8].CLK
clk => gen3.Re_reg[0][9].CLK
clk => gen3.Re_reg[0][10].CLK
clk => gen3.Re_reg[0][11].CLK
clk => gen3.Re_reg[0][12].CLK
clk => gen3.Re_reg[0][13].CLK
clk => gen3.Re_reg[0][14].CLK
clk => gen3.Re_reg[0][15].CLK
clk => gen3.Re_reg[0][16].CLK
clk => gen3.Re_reg[0][17].CLK
clk => gen3.Re_reg[0][18].CLK
clk => gen3.Re_reg[0][19].CLK
clk => gen3.Re_reg[0][20].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen3.Re_reg[0][0].DATAIN
sink_Re[1] => gen3.Re_reg[0][1].DATAIN
sink_Re[2] => gen3.Re_reg[0][2].DATAIN
sink_Re[3] => gen3.Re_reg[0][3].DATAIN
sink_Re[4] => gen3.Re_reg[0][4].DATAIN
sink_Re[5] => gen3.Re_reg[0][5].DATAIN
sink_Re[6] => gen3.Re_reg[0][6].DATAIN
sink_Re[7] => gen3.Re_reg[0][7].DATAIN
sink_Re[8] => gen3.Re_reg[0][8].DATAIN
sink_Re[9] => gen3.Re_reg[0][9].DATAIN
sink_Re[10] => gen3.Re_reg[0][10].DATAIN
sink_Re[11] => gen3.Re_reg[0][11].DATAIN
sink_Re[12] => gen3.Re_reg[0][12].DATAIN
sink_Re[13] => gen3.Re_reg[0][13].DATAIN
sink_Re[14] => gen3.Re_reg[0][14].DATAIN
sink_Re[15] => gen3.Re_reg[0][15].DATAIN
sink_Re[16] => gen3.Re_reg[0][16].DATAIN
sink_Re[17] => gen3.Re_reg[0][17].DATAIN
sink_Re[18] => gen3.Re_reg[0][18].DATAIN
sink_Re[19] => gen3.Re_reg[0][19].DATAIN
sink_Re[20] => gen3.Re_reg[0][20].DATAIN
sink_Im[0] => gen3.Im_reg[0][0].DATAIN
sink_Im[1] => gen3.Im_reg[0][1].DATAIN
sink_Im[2] => gen3.Im_reg[0][2].DATAIN
sink_Im[3] => gen3.Im_reg[0][3].DATAIN
sink_Im[4] => gen3.Im_reg[0][4].DATAIN
sink_Im[5] => gen3.Im_reg[0][5].DATAIN
sink_Im[6] => gen3.Im_reg[0][6].DATAIN
sink_Im[7] => gen3.Im_reg[0][7].DATAIN
sink_Im[8] => gen3.Im_reg[0][8].DATAIN
sink_Im[9] => gen3.Im_reg[0][9].DATAIN
sink_Im[10] => gen3.Im_reg[0][10].DATAIN
sink_Im[11] => gen3.Im_reg[0][11].DATAIN
sink_Im[12] => gen3.Im_reg[0][12].DATAIN
sink_Im[13] => gen3.Im_reg[0][13].DATAIN
sink_Im[14] => gen3.Im_reg[0][14].DATAIN
sink_Im[15] => gen3.Im_reg[0][15].DATAIN
sink_Im[16] => gen3.Im_reg[0][16].DATAIN
sink_Im[17] => gen3.Im_reg[0][17].DATAIN
sink_Im[18] => gen3.Im_reg[0][18].DATAIN
sink_Im[19] => gen3.Im_reg[0][19].DATAIN
sink_Im[20] => gen3.Im_reg[0][20].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[20] <= source_Re[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[21] <= source_Re[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[20] <= source_Im[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[21] <= source_Im[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst
clk => W_Im_reg[0].CLK
clk => W_Im_reg[1].CLK
clk => W_Im_reg[2].CLK
clk => W_Im_reg[3].CLK
clk => W_Im_reg[4].CLK
clk => W_Im_reg[5].CLK
clk => W_Im_reg[6].CLK
clk => W_Im_reg[7].CLK
clk => W_Im_reg[8].CLK
clk => W_Im_reg[9].CLK
clk => W_Im_reg[10].CLK
clk => W_Im_reg[11].CLK
clk => W_Im_reg[12].CLK
clk => W_Im_reg[13].CLK
clk => W_Im_reg[14].CLK
clk => W_Im_reg[15].CLK
clk => W_Im_reg[16].CLK
clk => W_Im_reg[17].CLK
clk => W_Im_reg[18].CLK
clk => W_Im_reg[19].CLK
clk => W_Im_reg[20].CLK
clk => W_Im_reg[21].CLK
clk => W_Im_reg[22].CLK
clk => W_Im_reg[23].CLK
clk => W_Im_reg[24].CLK
clk => W_Im_reg[25].CLK
clk => W_Im_reg[26].CLK
clk => W_Im_reg[27].CLK
clk => W_Im_reg[28].CLK
clk => W_Im_reg[29].CLK
clk => W_Im_reg[30].CLK
clk => W_Im_reg[31].CLK
clk => W_Re_reg[0].CLK
clk => W_Re_reg[1].CLK
clk => W_Re_reg[2].CLK
clk => W_Re_reg[3].CLK
clk => W_Re_reg[4].CLK
clk => W_Re_reg[5].CLK
clk => W_Re_reg[6].CLK
clk => W_Re_reg[7].CLK
clk => W_Re_reg[8].CLK
clk => W_Re_reg[9].CLK
clk => W_Re_reg[10].CLK
clk => W_Re_reg[11].CLK
clk => W_Re_reg[12].CLK
clk => W_Re_reg[13].CLK
clk => W_Re_reg[14].CLK
clk => W_Re_reg[15].CLK
clk => W_Re_reg[16].CLK
clk => W_Re_reg[17].CLK
clk => W_Re_reg[18].CLK
clk => W_Re_reg[19].CLK
clk => W_Re_reg[20].CLK
clk => W_Re_reg[21].CLK
clk => W_Re_reg[22].CLK
clk => W_Re_reg[23].CLK
clk => W_Re_reg[24].CLK
clk => W_Re_reg[25].CLK
clk => W_Re_reg[26].CLK
clk => W_Re_reg[27].CLK
clk => W_Re_reg[28].CLK
clk => W_Re_reg[29].CLK
clk => W_Re_reg[30].CLK
clk => W_Re_reg[31].CLK
k[0] => W_Re_table.RADDR
k[0] => W_Im_table.RADDR
k[1] => W_Re_table.RADDR1
k[1] => W_Im_table.RADDR1
k[2] => W_Re_table.RADDR2
k[2] => W_Im_table.RADDR2
k[3] => W_Re_table.RADDR3
k[3] => W_Im_table.RADDR3
k[4] => W_Re_table.RADDR4
k[4] => W_Im_table.RADDR4
k[5] => W_Re_table.RADDR5
k[5] => W_Im_table.RADDR5
k[6] => W_Re_table.RADDR6
k[6] => W_Im_table.RADDR6
W_Re[0] <= round32:round_re.port1
W_Re[1] <= round32:round_re.port1
W_Re[2] <= round32:round_re.port1
W_Re[3] <= round32:round_re.port1
W_Re[4] <= round32:round_re.port1
W_Re[5] <= round32:round_re.port1
W_Re[6] <= round32:round_re.port1
W_Re[7] <= round32:round_re.port1
W_Re[8] <= round32:round_re.port1
W_Re[9] <= round32:round_re.port1
W_Re[10] <= round32:round_re.port1
W_Re[11] <= round32:round_re.port1
W_Re[12] <= round32:round_re.port1
W_Re[13] <= round32:round_re.port1
W_Re[14] <= round32:round_re.port1
W_Re[15] <= round32:round_re.port1
W_Re[16] <= round32:round_re.port1
W_Re[17] <= round32:round_re.port1
W_Re[18] <= round32:round_re.port1
W_Re[19] <= round32:round_re.port1
W_Re[20] <= round32:round_re.port1
W_Re[21] <= round32:round_re.port1
W_Re[22] <= round32:round_re.port1
W_Re[23] <= round32:round_re.port1
W_Re[24] <= round32:round_re.port1
W_Re[25] <= round32:round_re.port1
W_Re[26] <= round32:round_re.port1
W_Re[27] <= round32:round_re.port1
W_Re[28] <= round32:round_re.port1
W_Re[29] <= round32:round_re.port1
W_Re[30] <= round32:round_re.port1
W_Re[31] <= round32:round_re.port1
W_Im[0] <= round32:round_im.port1
W_Im[1] <= round32:round_im.port1
W_Im[2] <= round32:round_im.port1
W_Im[3] <= round32:round_im.port1
W_Im[4] <= round32:round_im.port1
W_Im[5] <= round32:round_im.port1
W_Im[6] <= round32:round_im.port1
W_Im[7] <= round32:round_im.port1
W_Im[8] <= round32:round_im.port1
W_Im[9] <= round32:round_im.port1
W_Im[10] <= round32:round_im.port1
W_Im[11] <= round32:round_im.port1
W_Im[12] <= round32:round_im.port1
W_Im[13] <= round32:round_im.port1
W_Im[14] <= round32:round_im.port1
W_Im[15] <= round32:round_im.port1
W_Im[16] <= round32:round_im.port1
W_Im[17] <= round32:round_im.port1
W_Im[18] <= round32:round_im.port1
W_Im[19] <= round32:round_im.port1
W_Im[20] <= round32:round_im.port1
W_Im[21] <= round32:round_im.port1
W_Im[22] <= round32:round_im.port1
W_Im[23] <= round32:round_im.port1
W_Im[24] <= round32:round_im.port1
W_Im[25] <= round32:round_im.port1
W_Im[26] <= round32:round_im.port1
W_Im[27] <= round32:round_im.port1
W_Im[28] <= round32:round_im.port1
W_Im[29] <= round32:round_im.port1
W_Im[30] <= round32:round_im.port1
W_Im[31] <= round32:round_im.port1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|yx_addr:yx1
cnt[0] => yx_cnt[7].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[5].DATAIN
cnt[7] => yx_cnt[6].DATAIN
cnt[8] => yx_cnt[8].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Re[14] => butterfly:bf.sink_Re[14]
sink_Re[15] => butterfly:bf.sink_Re[15]
sink_Re[16] => butterfly:bf.sink_Re[16]
sink_Re[17] => butterfly:bf.sink_Re[17]
sink_Re[18] => butterfly:bf.sink_Re[18]
sink_Re[19] => butterfly:bf.sink_Re[19]
sink_Re[20] => butterfly:bf.sink_Re[20]
sink_Re[21] => butterfly:bf.sink_Re[21]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_Im[14] => butterfly:bf.sink_Im[14]
sink_Im[15] => butterfly:bf.sink_Im[15]
sink_Im[16] => butterfly:bf.sink_Im[16]
sink_Im[17] => butterfly:bf.sink_Im[17]
sink_Im[18] => butterfly:bf.sink_Im[18]
sink_Im[19] => butterfly:bf.sink_Im[19]
sink_Im[20] => butterfly:bf.sink_Im[20]
sink_Im[21] => butterfly:bf.sink_Im[21]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[20] <= source_Re[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[21] <= source_Re[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[22] <= source_Re[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[20] <= source_Im[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[21] <= source_Im[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[22] <= source_Im[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|yx_addr:yx0
cnt[0] => yx_cnt[8].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[5].DATAIN
cnt[7] => yx_cnt[6].DATAIN
cnt[8] => yx_cnt[7].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf
clk => W_int32:gen3.W_inst.clk
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Im[15]~reg0.CLK
clk => source_Im[16]~reg0.CLK
clk => source_Im[17]~reg0.CLK
clk => source_Im[18]~reg0.CLK
clk => source_Im[19]~reg0.CLK
clk => source_Im[20]~reg0.CLK
clk => source_Im[21]~reg0.CLK
clk => source_Im[22]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => source_Re[15]~reg0.CLK
clk => source_Re[16]~reg0.CLK
clk => source_Re[17]~reg0.CLK
clk => source_Re[18]~reg0.CLK
clk => source_Re[19]~reg0.CLK
clk => source_Re[20]~reg0.CLK
clk => source_Re[21]~reg0.CLK
clk => source_Re[22]~reg0.CLK
clk => gen3.new_x_Im[0].CLK
clk => gen3.new_x_Im[1].CLK
clk => gen3.new_x_Im[2].CLK
clk => gen3.new_x_Im[3].CLK
clk => gen3.new_x_Im[4].CLK
clk => gen3.new_x_Im[5].CLK
clk => gen3.new_x_Im[6].CLK
clk => gen3.new_x_Im[7].CLK
clk => gen3.new_x_Im[8].CLK
clk => gen3.new_x_Im[9].CLK
clk => gen3.new_x_Im[10].CLK
clk => gen3.new_x_Im[11].CLK
clk => gen3.new_x_Im[12].CLK
clk => gen3.new_x_Im[13].CLK
clk => gen3.new_x_Im[14].CLK
clk => gen3.new_x_Im[15].CLK
clk => gen3.new_x_Im[16].CLK
clk => gen3.new_x_Im[17].CLK
clk => gen3.new_x_Im[18].CLK
clk => gen3.new_x_Im[19].CLK
clk => gen3.new_x_Im[20].CLK
clk => gen3.new_x_Im[21].CLK
clk => gen3.new_x_Im[22].CLK
clk => gen3.new_x_Re[0].CLK
clk => gen3.new_x_Re[1].CLK
clk => gen3.new_x_Re[2].CLK
clk => gen3.new_x_Re[3].CLK
clk => gen3.new_x_Re[4].CLK
clk => gen3.new_x_Re[5].CLK
clk => gen3.new_x_Re[6].CLK
clk => gen3.new_x_Re[7].CLK
clk => gen3.new_x_Re[8].CLK
clk => gen3.new_x_Re[9].CLK
clk => gen3.new_x_Re[10].CLK
clk => gen3.new_x_Re[11].CLK
clk => gen3.new_x_Re[12].CLK
clk => gen3.new_x_Re[13].CLK
clk => gen3.new_x_Re[14].CLK
clk => gen3.new_x_Re[15].CLK
clk => gen3.new_x_Re[16].CLK
clk => gen3.new_x_Re[17].CLK
clk => gen3.new_x_Re[18].CLK
clk => gen3.new_x_Re[19].CLK
clk => gen3.new_x_Re[20].CLK
clk => gen3.new_x_Re[21].CLK
clk => gen3.new_x_Re[22].CLK
clk => gen3.wy_Im[30].CLK
clk => gen3.wy_Im[31].CLK
clk => gen3.wy_Im[32].CLK
clk => gen3.wy_Im[33].CLK
clk => gen3.wy_Im[34].CLK
clk => gen3.wy_Im[35].CLK
clk => gen3.wy_Im[36].CLK
clk => gen3.wy_Im[37].CLK
clk => gen3.wy_Im[38].CLK
clk => gen3.wy_Im[39].CLK
clk => gen3.wy_Im[40].CLK
clk => gen3.wy_Im[41].CLK
clk => gen3.wy_Im[42].CLK
clk => gen3.wy_Im[43].CLK
clk => gen3.wy_Im[44].CLK
clk => gen3.wy_Im[45].CLK
clk => gen3.wy_Im[46].CLK
clk => gen3.wy_Im[47].CLK
clk => gen3.wy_Im[48].CLK
clk => gen3.wy_Im[49].CLK
clk => gen3.wy_Im[50].CLK
clk => gen3.wy_Im[51].CLK
clk => gen3.wy_Re[30].CLK
clk => gen3.wy_Re[31].CLK
clk => gen3.wy_Re[32].CLK
clk => gen3.wy_Re[33].CLK
clk => gen3.wy_Re[34].CLK
clk => gen3.wy_Re[35].CLK
clk => gen3.wy_Re[36].CLK
clk => gen3.wy_Re[37].CLK
clk => gen3.wy_Re[38].CLK
clk => gen3.wy_Re[39].CLK
clk => gen3.wy_Re[40].CLK
clk => gen3.wy_Re[41].CLK
clk => gen3.wy_Re[42].CLK
clk => gen3.wy_Re[43].CLK
clk => gen3.wy_Re[44].CLK
clk => gen3.wy_Re[45].CLK
clk => gen3.wy_Re[46].CLK
clk => gen3.wy_Re[47].CLK
clk => gen3.wy_Re[48].CLK
clk => gen3.wy_Re[49].CLK
clk => gen3.wy_Re[50].CLK
clk => gen3.wy_Re[51].CLK
clk => gen3.x_yn.CLK
clk => gen3.Im_reg[1][0].CLK
clk => gen3.Im_reg[1][1].CLK
clk => gen3.Im_reg[1][2].CLK
clk => gen3.Im_reg[1][3].CLK
clk => gen3.Im_reg[1][4].CLK
clk => gen3.Im_reg[1][5].CLK
clk => gen3.Im_reg[1][6].CLK
clk => gen3.Im_reg[1][7].CLK
clk => gen3.Im_reg[1][8].CLK
clk => gen3.Im_reg[1][9].CLK
clk => gen3.Im_reg[1][10].CLK
clk => gen3.Im_reg[1][11].CLK
clk => gen3.Im_reg[1][12].CLK
clk => gen3.Im_reg[1][13].CLK
clk => gen3.Im_reg[1][14].CLK
clk => gen3.Im_reg[1][15].CLK
clk => gen3.Im_reg[1][16].CLK
clk => gen3.Im_reg[1][17].CLK
clk => gen3.Im_reg[1][18].CLK
clk => gen3.Im_reg[1][19].CLK
clk => gen3.Im_reg[1][20].CLK
clk => gen3.Im_reg[1][21].CLK
clk => gen3.Im_reg[0][0].CLK
clk => gen3.Im_reg[0][1].CLK
clk => gen3.Im_reg[0][2].CLK
clk => gen3.Im_reg[0][3].CLK
clk => gen3.Im_reg[0][4].CLK
clk => gen3.Im_reg[0][5].CLK
clk => gen3.Im_reg[0][6].CLK
clk => gen3.Im_reg[0][7].CLK
clk => gen3.Im_reg[0][8].CLK
clk => gen3.Im_reg[0][9].CLK
clk => gen3.Im_reg[0][10].CLK
clk => gen3.Im_reg[0][11].CLK
clk => gen3.Im_reg[0][12].CLK
clk => gen3.Im_reg[0][13].CLK
clk => gen3.Im_reg[0][14].CLK
clk => gen3.Im_reg[0][15].CLK
clk => gen3.Im_reg[0][16].CLK
clk => gen3.Im_reg[0][17].CLK
clk => gen3.Im_reg[0][18].CLK
clk => gen3.Im_reg[0][19].CLK
clk => gen3.Im_reg[0][20].CLK
clk => gen3.Im_reg[0][21].CLK
clk => gen3.Re_reg[1][0].CLK
clk => gen3.Re_reg[1][1].CLK
clk => gen3.Re_reg[1][2].CLK
clk => gen3.Re_reg[1][3].CLK
clk => gen3.Re_reg[1][4].CLK
clk => gen3.Re_reg[1][5].CLK
clk => gen3.Re_reg[1][6].CLK
clk => gen3.Re_reg[1][7].CLK
clk => gen3.Re_reg[1][8].CLK
clk => gen3.Re_reg[1][9].CLK
clk => gen3.Re_reg[1][10].CLK
clk => gen3.Re_reg[1][11].CLK
clk => gen3.Re_reg[1][12].CLK
clk => gen3.Re_reg[1][13].CLK
clk => gen3.Re_reg[1][14].CLK
clk => gen3.Re_reg[1][15].CLK
clk => gen3.Re_reg[1][16].CLK
clk => gen3.Re_reg[1][17].CLK
clk => gen3.Re_reg[1][18].CLK
clk => gen3.Re_reg[1][19].CLK
clk => gen3.Re_reg[1][20].CLK
clk => gen3.Re_reg[1][21].CLK
clk => gen3.Re_reg[0][0].CLK
clk => gen3.Re_reg[0][1].CLK
clk => gen3.Re_reg[0][2].CLK
clk => gen3.Re_reg[0][3].CLK
clk => gen3.Re_reg[0][4].CLK
clk => gen3.Re_reg[0][5].CLK
clk => gen3.Re_reg[0][6].CLK
clk => gen3.Re_reg[0][7].CLK
clk => gen3.Re_reg[0][8].CLK
clk => gen3.Re_reg[0][9].CLK
clk => gen3.Re_reg[0][10].CLK
clk => gen3.Re_reg[0][11].CLK
clk => gen3.Re_reg[0][12].CLK
clk => gen3.Re_reg[0][13].CLK
clk => gen3.Re_reg[0][14].CLK
clk => gen3.Re_reg[0][15].CLK
clk => gen3.Re_reg[0][16].CLK
clk => gen3.Re_reg[0][17].CLK
clk => gen3.Re_reg[0][18].CLK
clk => gen3.Re_reg[0][19].CLK
clk => gen3.Re_reg[0][20].CLK
clk => gen3.Re_reg[0][21].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen3.Re_reg[0][0].DATAIN
sink_Re[1] => gen3.Re_reg[0][1].DATAIN
sink_Re[2] => gen3.Re_reg[0][2].DATAIN
sink_Re[3] => gen3.Re_reg[0][3].DATAIN
sink_Re[4] => gen3.Re_reg[0][4].DATAIN
sink_Re[5] => gen3.Re_reg[0][5].DATAIN
sink_Re[6] => gen3.Re_reg[0][6].DATAIN
sink_Re[7] => gen3.Re_reg[0][7].DATAIN
sink_Re[8] => gen3.Re_reg[0][8].DATAIN
sink_Re[9] => gen3.Re_reg[0][9].DATAIN
sink_Re[10] => gen3.Re_reg[0][10].DATAIN
sink_Re[11] => gen3.Re_reg[0][11].DATAIN
sink_Re[12] => gen3.Re_reg[0][12].DATAIN
sink_Re[13] => gen3.Re_reg[0][13].DATAIN
sink_Re[14] => gen3.Re_reg[0][14].DATAIN
sink_Re[15] => gen3.Re_reg[0][15].DATAIN
sink_Re[16] => gen3.Re_reg[0][16].DATAIN
sink_Re[17] => gen3.Re_reg[0][17].DATAIN
sink_Re[18] => gen3.Re_reg[0][18].DATAIN
sink_Re[19] => gen3.Re_reg[0][19].DATAIN
sink_Re[20] => gen3.Re_reg[0][20].DATAIN
sink_Re[21] => gen3.Re_reg[0][21].DATAIN
sink_Im[0] => gen3.Im_reg[0][0].DATAIN
sink_Im[1] => gen3.Im_reg[0][1].DATAIN
sink_Im[2] => gen3.Im_reg[0][2].DATAIN
sink_Im[3] => gen3.Im_reg[0][3].DATAIN
sink_Im[4] => gen3.Im_reg[0][4].DATAIN
sink_Im[5] => gen3.Im_reg[0][5].DATAIN
sink_Im[6] => gen3.Im_reg[0][6].DATAIN
sink_Im[7] => gen3.Im_reg[0][7].DATAIN
sink_Im[8] => gen3.Im_reg[0][8].DATAIN
sink_Im[9] => gen3.Im_reg[0][9].DATAIN
sink_Im[10] => gen3.Im_reg[0][10].DATAIN
sink_Im[11] => gen3.Im_reg[0][11].DATAIN
sink_Im[12] => gen3.Im_reg[0][12].DATAIN
sink_Im[13] => gen3.Im_reg[0][13].DATAIN
sink_Im[14] => gen3.Im_reg[0][14].DATAIN
sink_Im[15] => gen3.Im_reg[0][15].DATAIN
sink_Im[16] => gen3.Im_reg[0][16].DATAIN
sink_Im[17] => gen3.Im_reg[0][17].DATAIN
sink_Im[18] => gen3.Im_reg[0][18].DATAIN
sink_Im[19] => gen3.Im_reg[0][19].DATAIN
sink_Im[20] => gen3.Im_reg[0][20].DATAIN
sink_Im[21] => gen3.Im_reg[0][21].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[20] <= source_Re[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[21] <= source_Re[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[22] <= source_Re[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[20] <= source_Im[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[21] <= source_Im[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[22] <= source_Im[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst
clk => W_Im_reg[0].CLK
clk => W_Im_reg[1].CLK
clk => W_Im_reg[2].CLK
clk => W_Im_reg[3].CLK
clk => W_Im_reg[4].CLK
clk => W_Im_reg[5].CLK
clk => W_Im_reg[6].CLK
clk => W_Im_reg[7].CLK
clk => W_Im_reg[8].CLK
clk => W_Im_reg[9].CLK
clk => W_Im_reg[10].CLK
clk => W_Im_reg[11].CLK
clk => W_Im_reg[12].CLK
clk => W_Im_reg[13].CLK
clk => W_Im_reg[14].CLK
clk => W_Im_reg[15].CLK
clk => W_Im_reg[16].CLK
clk => W_Im_reg[17].CLK
clk => W_Im_reg[18].CLK
clk => W_Im_reg[19].CLK
clk => W_Im_reg[20].CLK
clk => W_Im_reg[21].CLK
clk => W_Im_reg[22].CLK
clk => W_Im_reg[23].CLK
clk => W_Im_reg[24].CLK
clk => W_Im_reg[25].CLK
clk => W_Im_reg[26].CLK
clk => W_Im_reg[27].CLK
clk => W_Im_reg[28].CLK
clk => W_Im_reg[29].CLK
clk => W_Im_reg[30].CLK
clk => W_Im_reg[31].CLK
clk => W_Re_reg[0].CLK
clk => W_Re_reg[1].CLK
clk => W_Re_reg[2].CLK
clk => W_Re_reg[3].CLK
clk => W_Re_reg[4].CLK
clk => W_Re_reg[5].CLK
clk => W_Re_reg[6].CLK
clk => W_Re_reg[7].CLK
clk => W_Re_reg[8].CLK
clk => W_Re_reg[9].CLK
clk => W_Re_reg[10].CLK
clk => W_Re_reg[11].CLK
clk => W_Re_reg[12].CLK
clk => W_Re_reg[13].CLK
clk => W_Re_reg[14].CLK
clk => W_Re_reg[15].CLK
clk => W_Re_reg[16].CLK
clk => W_Re_reg[17].CLK
clk => W_Re_reg[18].CLK
clk => W_Re_reg[19].CLK
clk => W_Re_reg[20].CLK
clk => W_Re_reg[21].CLK
clk => W_Re_reg[22].CLK
clk => W_Re_reg[23].CLK
clk => W_Re_reg[24].CLK
clk => W_Re_reg[25].CLK
clk => W_Re_reg[26].CLK
clk => W_Re_reg[27].CLK
clk => W_Re_reg[28].CLK
clk => W_Re_reg[29].CLK
clk => W_Re_reg[30].CLK
clk => W_Re_reg[31].CLK
k[0] => W_Re_table.RADDR
k[0] => W_Im_table.RADDR
k[1] => W_Re_table.RADDR1
k[1] => W_Im_table.RADDR1
k[2] => W_Re_table.RADDR2
k[2] => W_Im_table.RADDR2
k[3] => W_Re_table.RADDR3
k[3] => W_Im_table.RADDR3
k[4] => W_Re_table.RADDR4
k[4] => W_Im_table.RADDR4
k[5] => W_Re_table.RADDR5
k[5] => W_Im_table.RADDR5
k[6] => W_Re_table.RADDR6
k[6] => W_Im_table.RADDR6
k[7] => W_Re_table.RADDR7
k[7] => W_Im_table.RADDR7
W_Re[0] <= round32:round_re.port1
W_Re[1] <= round32:round_re.port1
W_Re[2] <= round32:round_re.port1
W_Re[3] <= round32:round_re.port1
W_Re[4] <= round32:round_re.port1
W_Re[5] <= round32:round_re.port1
W_Re[6] <= round32:round_re.port1
W_Re[7] <= round32:round_re.port1
W_Re[8] <= round32:round_re.port1
W_Re[9] <= round32:round_re.port1
W_Re[10] <= round32:round_re.port1
W_Re[11] <= round32:round_re.port1
W_Re[12] <= round32:round_re.port1
W_Re[13] <= round32:round_re.port1
W_Re[14] <= round32:round_re.port1
W_Re[15] <= round32:round_re.port1
W_Re[16] <= round32:round_re.port1
W_Re[17] <= round32:round_re.port1
W_Re[18] <= round32:round_re.port1
W_Re[19] <= round32:round_re.port1
W_Re[20] <= round32:round_re.port1
W_Re[21] <= round32:round_re.port1
W_Re[22] <= round32:round_re.port1
W_Re[23] <= round32:round_re.port1
W_Re[24] <= round32:round_re.port1
W_Re[25] <= round32:round_re.port1
W_Re[26] <= round32:round_re.port1
W_Re[27] <= round32:round_re.port1
W_Re[28] <= round32:round_re.port1
W_Re[29] <= round32:round_re.port1
W_Re[30] <= round32:round_re.port1
W_Re[31] <= round32:round_re.port1
W_Im[0] <= round32:round_im.port1
W_Im[1] <= round32:round_im.port1
W_Im[2] <= round32:round_im.port1
W_Im[3] <= round32:round_im.port1
W_Im[4] <= round32:round_im.port1
W_Im[5] <= round32:round_im.port1
W_Im[6] <= round32:round_im.port1
W_Im[7] <= round32:round_im.port1
W_Im[8] <= round32:round_im.port1
W_Im[9] <= round32:round_im.port1
W_Im[10] <= round32:round_im.port1
W_Im[11] <= round32:round_im.port1
W_Im[12] <= round32:round_im.port1
W_Im[13] <= round32:round_im.port1
W_Im[14] <= round32:round_im.port1
W_Im[15] <= round32:round_im.port1
W_Im[16] <= round32:round_im.port1
W_Im[17] <= round32:round_im.port1
W_Im[18] <= round32:round_im.port1
W_Im[19] <= round32:round_im.port1
W_Im[20] <= round32:round_im.port1
W_Im[21] <= round32:round_im.port1
W_Im[22] <= round32:round_im.port1
W_Im[23] <= round32:round_im.port1
W_Im[24] <= round32:round_im.port1
W_Im[25] <= round32:round_im.port1
W_Im[26] <= round32:round_im.port1
W_Im[27] <= round32:round_im.port1
W_Im[28] <= round32:round_im.port1
W_Im[29] <= round32:round_im.port1
W_Im[30] <= round32:round_im.port1
W_Im[31] <= round32:round_im.port1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|yx_addr:yx1
cnt[0] => yx_cnt[8].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[5].DATAIN
cnt[7] => yx_cnt[6].DATAIN
cnt[8] => yx_cnt[7].DATAIN
cnt[9] => yx_cnt[9].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Re[14] => butterfly:bf.sink_Re[14]
sink_Re[15] => butterfly:bf.sink_Re[15]
sink_Re[16] => butterfly:bf.sink_Re[16]
sink_Re[17] => butterfly:bf.sink_Re[17]
sink_Re[18] => butterfly:bf.sink_Re[18]
sink_Re[19] => butterfly:bf.sink_Re[19]
sink_Re[20] => butterfly:bf.sink_Re[20]
sink_Re[21] => butterfly:bf.sink_Re[21]
sink_Re[22] => butterfly:bf.sink_Re[22]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_Im[14] => butterfly:bf.sink_Im[14]
sink_Im[15] => butterfly:bf.sink_Im[15]
sink_Im[16] => butterfly:bf.sink_Im[16]
sink_Im[17] => butterfly:bf.sink_Im[17]
sink_Im[18] => butterfly:bf.sink_Im[18]
sink_Im[19] => butterfly:bf.sink_Im[19]
sink_Im[20] => butterfly:bf.sink_Im[20]
sink_Im[21] => butterfly:bf.sink_Im[21]
sink_Im[22] => butterfly:bf.sink_Im[22]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[20] <= source_Re[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[21] <= source_Re[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[22] <= source_Re[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[23] <= source_Re[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[20] <= source_Im[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[21] <= source_Im[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[22] <= source_Im[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[23] <= source_Im[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|yx_addr:yx0
cnt[0] => yx_cnt[9].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[5].DATAIN
cnt[7] => yx_cnt[6].DATAIN
cnt[8] => yx_cnt[7].DATAIN
cnt[9] => yx_cnt[8].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf
clk => W_int32:gen3.W_inst.clk
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Im[15]~reg0.CLK
clk => source_Im[16]~reg0.CLK
clk => source_Im[17]~reg0.CLK
clk => source_Im[18]~reg0.CLK
clk => source_Im[19]~reg0.CLK
clk => source_Im[20]~reg0.CLK
clk => source_Im[21]~reg0.CLK
clk => source_Im[22]~reg0.CLK
clk => source_Im[23]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => source_Re[15]~reg0.CLK
clk => source_Re[16]~reg0.CLK
clk => source_Re[17]~reg0.CLK
clk => source_Re[18]~reg0.CLK
clk => source_Re[19]~reg0.CLK
clk => source_Re[20]~reg0.CLK
clk => source_Re[21]~reg0.CLK
clk => source_Re[22]~reg0.CLK
clk => source_Re[23]~reg0.CLK
clk => gen3.new_x_Im[0].CLK
clk => gen3.new_x_Im[1].CLK
clk => gen3.new_x_Im[2].CLK
clk => gen3.new_x_Im[3].CLK
clk => gen3.new_x_Im[4].CLK
clk => gen3.new_x_Im[5].CLK
clk => gen3.new_x_Im[6].CLK
clk => gen3.new_x_Im[7].CLK
clk => gen3.new_x_Im[8].CLK
clk => gen3.new_x_Im[9].CLK
clk => gen3.new_x_Im[10].CLK
clk => gen3.new_x_Im[11].CLK
clk => gen3.new_x_Im[12].CLK
clk => gen3.new_x_Im[13].CLK
clk => gen3.new_x_Im[14].CLK
clk => gen3.new_x_Im[15].CLK
clk => gen3.new_x_Im[16].CLK
clk => gen3.new_x_Im[17].CLK
clk => gen3.new_x_Im[18].CLK
clk => gen3.new_x_Im[19].CLK
clk => gen3.new_x_Im[20].CLK
clk => gen3.new_x_Im[21].CLK
clk => gen3.new_x_Im[22].CLK
clk => gen3.new_x_Im[23].CLK
clk => gen3.new_x_Re[0].CLK
clk => gen3.new_x_Re[1].CLK
clk => gen3.new_x_Re[2].CLK
clk => gen3.new_x_Re[3].CLK
clk => gen3.new_x_Re[4].CLK
clk => gen3.new_x_Re[5].CLK
clk => gen3.new_x_Re[6].CLK
clk => gen3.new_x_Re[7].CLK
clk => gen3.new_x_Re[8].CLK
clk => gen3.new_x_Re[9].CLK
clk => gen3.new_x_Re[10].CLK
clk => gen3.new_x_Re[11].CLK
clk => gen3.new_x_Re[12].CLK
clk => gen3.new_x_Re[13].CLK
clk => gen3.new_x_Re[14].CLK
clk => gen3.new_x_Re[15].CLK
clk => gen3.new_x_Re[16].CLK
clk => gen3.new_x_Re[17].CLK
clk => gen3.new_x_Re[18].CLK
clk => gen3.new_x_Re[19].CLK
clk => gen3.new_x_Re[20].CLK
clk => gen3.new_x_Re[21].CLK
clk => gen3.new_x_Re[22].CLK
clk => gen3.new_x_Re[23].CLK
clk => gen3.wy_Im[30].CLK
clk => gen3.wy_Im[31].CLK
clk => gen3.wy_Im[32].CLK
clk => gen3.wy_Im[33].CLK
clk => gen3.wy_Im[34].CLK
clk => gen3.wy_Im[35].CLK
clk => gen3.wy_Im[36].CLK
clk => gen3.wy_Im[37].CLK
clk => gen3.wy_Im[38].CLK
clk => gen3.wy_Im[39].CLK
clk => gen3.wy_Im[40].CLK
clk => gen3.wy_Im[41].CLK
clk => gen3.wy_Im[42].CLK
clk => gen3.wy_Im[43].CLK
clk => gen3.wy_Im[44].CLK
clk => gen3.wy_Im[45].CLK
clk => gen3.wy_Im[46].CLK
clk => gen3.wy_Im[47].CLK
clk => gen3.wy_Im[48].CLK
clk => gen3.wy_Im[49].CLK
clk => gen3.wy_Im[50].CLK
clk => gen3.wy_Im[51].CLK
clk => gen3.wy_Im[52].CLK
clk => gen3.wy_Re[30].CLK
clk => gen3.wy_Re[31].CLK
clk => gen3.wy_Re[32].CLK
clk => gen3.wy_Re[33].CLK
clk => gen3.wy_Re[34].CLK
clk => gen3.wy_Re[35].CLK
clk => gen3.wy_Re[36].CLK
clk => gen3.wy_Re[37].CLK
clk => gen3.wy_Re[38].CLK
clk => gen3.wy_Re[39].CLK
clk => gen3.wy_Re[40].CLK
clk => gen3.wy_Re[41].CLK
clk => gen3.wy_Re[42].CLK
clk => gen3.wy_Re[43].CLK
clk => gen3.wy_Re[44].CLK
clk => gen3.wy_Re[45].CLK
clk => gen3.wy_Re[46].CLK
clk => gen3.wy_Re[47].CLK
clk => gen3.wy_Re[48].CLK
clk => gen3.wy_Re[49].CLK
clk => gen3.wy_Re[50].CLK
clk => gen3.wy_Re[51].CLK
clk => gen3.wy_Re[52].CLK
clk => gen3.x_yn.CLK
clk => gen3.Im_reg[1][0].CLK
clk => gen3.Im_reg[1][1].CLK
clk => gen3.Im_reg[1][2].CLK
clk => gen3.Im_reg[1][3].CLK
clk => gen3.Im_reg[1][4].CLK
clk => gen3.Im_reg[1][5].CLK
clk => gen3.Im_reg[1][6].CLK
clk => gen3.Im_reg[1][7].CLK
clk => gen3.Im_reg[1][8].CLK
clk => gen3.Im_reg[1][9].CLK
clk => gen3.Im_reg[1][10].CLK
clk => gen3.Im_reg[1][11].CLK
clk => gen3.Im_reg[1][12].CLK
clk => gen3.Im_reg[1][13].CLK
clk => gen3.Im_reg[1][14].CLK
clk => gen3.Im_reg[1][15].CLK
clk => gen3.Im_reg[1][16].CLK
clk => gen3.Im_reg[1][17].CLK
clk => gen3.Im_reg[1][18].CLK
clk => gen3.Im_reg[1][19].CLK
clk => gen3.Im_reg[1][20].CLK
clk => gen3.Im_reg[1][21].CLK
clk => gen3.Im_reg[1][22].CLK
clk => gen3.Im_reg[0][0].CLK
clk => gen3.Im_reg[0][1].CLK
clk => gen3.Im_reg[0][2].CLK
clk => gen3.Im_reg[0][3].CLK
clk => gen3.Im_reg[0][4].CLK
clk => gen3.Im_reg[0][5].CLK
clk => gen3.Im_reg[0][6].CLK
clk => gen3.Im_reg[0][7].CLK
clk => gen3.Im_reg[0][8].CLK
clk => gen3.Im_reg[0][9].CLK
clk => gen3.Im_reg[0][10].CLK
clk => gen3.Im_reg[0][11].CLK
clk => gen3.Im_reg[0][12].CLK
clk => gen3.Im_reg[0][13].CLK
clk => gen3.Im_reg[0][14].CLK
clk => gen3.Im_reg[0][15].CLK
clk => gen3.Im_reg[0][16].CLK
clk => gen3.Im_reg[0][17].CLK
clk => gen3.Im_reg[0][18].CLK
clk => gen3.Im_reg[0][19].CLK
clk => gen3.Im_reg[0][20].CLK
clk => gen3.Im_reg[0][21].CLK
clk => gen3.Im_reg[0][22].CLK
clk => gen3.Re_reg[1][0].CLK
clk => gen3.Re_reg[1][1].CLK
clk => gen3.Re_reg[1][2].CLK
clk => gen3.Re_reg[1][3].CLK
clk => gen3.Re_reg[1][4].CLK
clk => gen3.Re_reg[1][5].CLK
clk => gen3.Re_reg[1][6].CLK
clk => gen3.Re_reg[1][7].CLK
clk => gen3.Re_reg[1][8].CLK
clk => gen3.Re_reg[1][9].CLK
clk => gen3.Re_reg[1][10].CLK
clk => gen3.Re_reg[1][11].CLK
clk => gen3.Re_reg[1][12].CLK
clk => gen3.Re_reg[1][13].CLK
clk => gen3.Re_reg[1][14].CLK
clk => gen3.Re_reg[1][15].CLK
clk => gen3.Re_reg[1][16].CLK
clk => gen3.Re_reg[1][17].CLK
clk => gen3.Re_reg[1][18].CLK
clk => gen3.Re_reg[1][19].CLK
clk => gen3.Re_reg[1][20].CLK
clk => gen3.Re_reg[1][21].CLK
clk => gen3.Re_reg[1][22].CLK
clk => gen3.Re_reg[0][0].CLK
clk => gen3.Re_reg[0][1].CLK
clk => gen3.Re_reg[0][2].CLK
clk => gen3.Re_reg[0][3].CLK
clk => gen3.Re_reg[0][4].CLK
clk => gen3.Re_reg[0][5].CLK
clk => gen3.Re_reg[0][6].CLK
clk => gen3.Re_reg[0][7].CLK
clk => gen3.Re_reg[0][8].CLK
clk => gen3.Re_reg[0][9].CLK
clk => gen3.Re_reg[0][10].CLK
clk => gen3.Re_reg[0][11].CLK
clk => gen3.Re_reg[0][12].CLK
clk => gen3.Re_reg[0][13].CLK
clk => gen3.Re_reg[0][14].CLK
clk => gen3.Re_reg[0][15].CLK
clk => gen3.Re_reg[0][16].CLK
clk => gen3.Re_reg[0][17].CLK
clk => gen3.Re_reg[0][18].CLK
clk => gen3.Re_reg[0][19].CLK
clk => gen3.Re_reg[0][20].CLK
clk => gen3.Re_reg[0][21].CLK
clk => gen3.Re_reg[0][22].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen3.Re_reg[0][0].DATAIN
sink_Re[1] => gen3.Re_reg[0][1].DATAIN
sink_Re[2] => gen3.Re_reg[0][2].DATAIN
sink_Re[3] => gen3.Re_reg[0][3].DATAIN
sink_Re[4] => gen3.Re_reg[0][4].DATAIN
sink_Re[5] => gen3.Re_reg[0][5].DATAIN
sink_Re[6] => gen3.Re_reg[0][6].DATAIN
sink_Re[7] => gen3.Re_reg[0][7].DATAIN
sink_Re[8] => gen3.Re_reg[0][8].DATAIN
sink_Re[9] => gen3.Re_reg[0][9].DATAIN
sink_Re[10] => gen3.Re_reg[0][10].DATAIN
sink_Re[11] => gen3.Re_reg[0][11].DATAIN
sink_Re[12] => gen3.Re_reg[0][12].DATAIN
sink_Re[13] => gen3.Re_reg[0][13].DATAIN
sink_Re[14] => gen3.Re_reg[0][14].DATAIN
sink_Re[15] => gen3.Re_reg[0][15].DATAIN
sink_Re[16] => gen3.Re_reg[0][16].DATAIN
sink_Re[17] => gen3.Re_reg[0][17].DATAIN
sink_Re[18] => gen3.Re_reg[0][18].DATAIN
sink_Re[19] => gen3.Re_reg[0][19].DATAIN
sink_Re[20] => gen3.Re_reg[0][20].DATAIN
sink_Re[21] => gen3.Re_reg[0][21].DATAIN
sink_Re[22] => gen3.Re_reg[0][22].DATAIN
sink_Im[0] => gen3.Im_reg[0][0].DATAIN
sink_Im[1] => gen3.Im_reg[0][1].DATAIN
sink_Im[2] => gen3.Im_reg[0][2].DATAIN
sink_Im[3] => gen3.Im_reg[0][3].DATAIN
sink_Im[4] => gen3.Im_reg[0][4].DATAIN
sink_Im[5] => gen3.Im_reg[0][5].DATAIN
sink_Im[6] => gen3.Im_reg[0][6].DATAIN
sink_Im[7] => gen3.Im_reg[0][7].DATAIN
sink_Im[8] => gen3.Im_reg[0][8].DATAIN
sink_Im[9] => gen3.Im_reg[0][9].DATAIN
sink_Im[10] => gen3.Im_reg[0][10].DATAIN
sink_Im[11] => gen3.Im_reg[0][11].DATAIN
sink_Im[12] => gen3.Im_reg[0][12].DATAIN
sink_Im[13] => gen3.Im_reg[0][13].DATAIN
sink_Im[14] => gen3.Im_reg[0][14].DATAIN
sink_Im[15] => gen3.Im_reg[0][15].DATAIN
sink_Im[16] => gen3.Im_reg[0][16].DATAIN
sink_Im[17] => gen3.Im_reg[0][17].DATAIN
sink_Im[18] => gen3.Im_reg[0][18].DATAIN
sink_Im[19] => gen3.Im_reg[0][19].DATAIN
sink_Im[20] => gen3.Im_reg[0][20].DATAIN
sink_Im[21] => gen3.Im_reg[0][21].DATAIN
sink_Im[22] => gen3.Im_reg[0][22].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[20] <= source_Re[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[21] <= source_Re[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[22] <= source_Re[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[23] <= source_Re[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[20] <= source_Im[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[21] <= source_Im[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[22] <= source_Im[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[23] <= source_Im[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst
clk => W_Im_reg[0].CLK
clk => W_Im_reg[1].CLK
clk => W_Im_reg[2].CLK
clk => W_Im_reg[3].CLK
clk => W_Im_reg[4].CLK
clk => W_Im_reg[5].CLK
clk => W_Im_reg[6].CLK
clk => W_Im_reg[7].CLK
clk => W_Im_reg[8].CLK
clk => W_Im_reg[9].CLK
clk => W_Im_reg[10].CLK
clk => W_Im_reg[11].CLK
clk => W_Im_reg[12].CLK
clk => W_Im_reg[13].CLK
clk => W_Im_reg[14].CLK
clk => W_Im_reg[15].CLK
clk => W_Im_reg[16].CLK
clk => W_Im_reg[17].CLK
clk => W_Im_reg[18].CLK
clk => W_Im_reg[19].CLK
clk => W_Im_reg[20].CLK
clk => W_Im_reg[21].CLK
clk => W_Im_reg[22].CLK
clk => W_Im_reg[23].CLK
clk => W_Im_reg[24].CLK
clk => W_Im_reg[25].CLK
clk => W_Im_reg[26].CLK
clk => W_Im_reg[27].CLK
clk => W_Im_reg[28].CLK
clk => W_Im_reg[29].CLK
clk => W_Im_reg[30].CLK
clk => W_Im_reg[31].CLK
clk => W_Re_reg[0].CLK
clk => W_Re_reg[1].CLK
clk => W_Re_reg[2].CLK
clk => W_Re_reg[3].CLK
clk => W_Re_reg[4].CLK
clk => W_Re_reg[5].CLK
clk => W_Re_reg[6].CLK
clk => W_Re_reg[7].CLK
clk => W_Re_reg[8].CLK
clk => W_Re_reg[9].CLK
clk => W_Re_reg[10].CLK
clk => W_Re_reg[11].CLK
clk => W_Re_reg[12].CLK
clk => W_Re_reg[13].CLK
clk => W_Re_reg[14].CLK
clk => W_Re_reg[15].CLK
clk => W_Re_reg[16].CLK
clk => W_Re_reg[17].CLK
clk => W_Re_reg[18].CLK
clk => W_Re_reg[19].CLK
clk => W_Re_reg[20].CLK
clk => W_Re_reg[21].CLK
clk => W_Re_reg[22].CLK
clk => W_Re_reg[23].CLK
clk => W_Re_reg[24].CLK
clk => W_Re_reg[25].CLK
clk => W_Re_reg[26].CLK
clk => W_Re_reg[27].CLK
clk => W_Re_reg[28].CLK
clk => W_Re_reg[29].CLK
clk => W_Re_reg[30].CLK
clk => W_Re_reg[31].CLK
k[0] => W_Re_table.RADDR
k[0] => W_Im_table.RADDR
k[1] => W_Re_table.RADDR1
k[1] => W_Im_table.RADDR1
k[2] => W_Re_table.RADDR2
k[2] => W_Im_table.RADDR2
k[3] => W_Re_table.RADDR3
k[3] => W_Im_table.RADDR3
k[4] => W_Re_table.RADDR4
k[4] => W_Im_table.RADDR4
k[5] => W_Re_table.RADDR5
k[5] => W_Im_table.RADDR5
k[6] => W_Re_table.RADDR6
k[6] => W_Im_table.RADDR6
k[7] => W_Re_table.RADDR7
k[7] => W_Im_table.RADDR7
k[8] => W_Re_table.RADDR8
k[8] => W_Im_table.RADDR8
W_Re[0] <= round32:round_re.port1
W_Re[1] <= round32:round_re.port1
W_Re[2] <= round32:round_re.port1
W_Re[3] <= round32:round_re.port1
W_Re[4] <= round32:round_re.port1
W_Re[5] <= round32:round_re.port1
W_Re[6] <= round32:round_re.port1
W_Re[7] <= round32:round_re.port1
W_Re[8] <= round32:round_re.port1
W_Re[9] <= round32:round_re.port1
W_Re[10] <= round32:round_re.port1
W_Re[11] <= round32:round_re.port1
W_Re[12] <= round32:round_re.port1
W_Re[13] <= round32:round_re.port1
W_Re[14] <= round32:round_re.port1
W_Re[15] <= round32:round_re.port1
W_Re[16] <= round32:round_re.port1
W_Re[17] <= round32:round_re.port1
W_Re[18] <= round32:round_re.port1
W_Re[19] <= round32:round_re.port1
W_Re[20] <= round32:round_re.port1
W_Re[21] <= round32:round_re.port1
W_Re[22] <= round32:round_re.port1
W_Re[23] <= round32:round_re.port1
W_Re[24] <= round32:round_re.port1
W_Re[25] <= round32:round_re.port1
W_Re[26] <= round32:round_re.port1
W_Re[27] <= round32:round_re.port1
W_Re[28] <= round32:round_re.port1
W_Re[29] <= round32:round_re.port1
W_Re[30] <= round32:round_re.port1
W_Re[31] <= round32:round_re.port1
W_Im[0] <= round32:round_im.port1
W_Im[1] <= round32:round_im.port1
W_Im[2] <= round32:round_im.port1
W_Im[3] <= round32:round_im.port1
W_Im[4] <= round32:round_im.port1
W_Im[5] <= round32:round_im.port1
W_Im[6] <= round32:round_im.port1
W_Im[7] <= round32:round_im.port1
W_Im[8] <= round32:round_im.port1
W_Im[9] <= round32:round_im.port1
W_Im[10] <= round32:round_im.port1
W_Im[11] <= round32:round_im.port1
W_Im[12] <= round32:round_im.port1
W_Im[13] <= round32:round_im.port1
W_Im[14] <= round32:round_im.port1
W_Im[15] <= round32:round_im.port1
W_Im[16] <= round32:round_im.port1
W_Im[17] <= round32:round_im.port1
W_Im[18] <= round32:round_im.port1
W_Im[19] <= round32:round_im.port1
W_Im[20] <= round32:round_im.port1
W_Im[21] <= round32:round_im.port1
W_Im[22] <= round32:round_im.port1
W_Im[23] <= round32:round_im.port1
W_Im[24] <= round32:round_im.port1
W_Im[25] <= round32:round_im.port1
W_Im[26] <= round32:round_im.port1
W_Im[27] <= round32:round_im.port1
W_Im[28] <= round32:round_im.port1
W_Im[29] <= round32:round_im.port1
W_Im[30] <= round32:round_im.port1
W_Im[31] <= round32:round_im.port1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|yx_addr:yx1
cnt[0] => yx_cnt[9].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[5].DATAIN
cnt[7] => yx_cnt[6].DATAIN
cnt[8] => yx_cnt[7].DATAIN
cnt[9] => yx_cnt[8].DATAIN
cnt[10] => yx_cnt[10].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn
aclr => delay_line_reg:dly1.aclr
aclr => rd_buf.ACLR
aclr => wr_buf.ACLR
aclr => source_ready~reg0.ACLR
aclr => cnt[0].ACLR
aclr => cnt[1].ACLR
aclr => cnt[2].ACLR
aclr => cnt[3].ACLR
aclr => cnt[4].ACLR
aclr => cnt[5].ACLR
aclr => cnt[6].ACLR
aclr => cnt[7].ACLR
aclr => cnt[8].ACLR
aclr => cnt[9].ACLR
aclr => cnt[10].ACLR
clk => clk.IN1
sink_ready => delay_line_reg:dly1.sig_in
sink_ready => always0.IN1
sink_rdaddr[0] <= yx_addr:yx0.yx_cnt[0]
sink_rdaddr[1] <= yx_addr:yx0.yx_cnt[1]
sink_rdaddr[2] <= yx_addr:yx0.yx_cnt[2]
sink_rdaddr[3] <= yx_addr:yx0.yx_cnt[3]
sink_rdaddr[4] <= yx_addr:yx0.yx_cnt[4]
sink_rdaddr[5] <= yx_addr:yx0.yx_cnt[5]
sink_rdaddr[6] <= yx_addr:yx0.yx_cnt[6]
sink_rdaddr[7] <= yx_addr:yx0.yx_cnt[7]
sink_rdaddr[8] <= yx_addr:yx0.yx_cnt[8]
sink_rdaddr[9] <= yx_addr:yx0.yx_cnt[9]
sink_rdaddr[10] <= yx_addr:yx0.yx_cnt[10]
sink_Re[0] => butterfly:bf.sink_Re[0]
sink_Re[1] => butterfly:bf.sink_Re[1]
sink_Re[2] => butterfly:bf.sink_Re[2]
sink_Re[3] => butterfly:bf.sink_Re[3]
sink_Re[4] => butterfly:bf.sink_Re[4]
sink_Re[5] => butterfly:bf.sink_Re[5]
sink_Re[6] => butterfly:bf.sink_Re[6]
sink_Re[7] => butterfly:bf.sink_Re[7]
sink_Re[8] => butterfly:bf.sink_Re[8]
sink_Re[9] => butterfly:bf.sink_Re[9]
sink_Re[10] => butterfly:bf.sink_Re[10]
sink_Re[11] => butterfly:bf.sink_Re[11]
sink_Re[12] => butterfly:bf.sink_Re[12]
sink_Re[13] => butterfly:bf.sink_Re[13]
sink_Re[14] => butterfly:bf.sink_Re[14]
sink_Re[15] => butterfly:bf.sink_Re[15]
sink_Re[16] => butterfly:bf.sink_Re[16]
sink_Re[17] => butterfly:bf.sink_Re[17]
sink_Re[18] => butterfly:bf.sink_Re[18]
sink_Re[19] => butterfly:bf.sink_Re[19]
sink_Re[20] => butterfly:bf.sink_Re[20]
sink_Re[21] => butterfly:bf.sink_Re[21]
sink_Re[22] => butterfly:bf.sink_Re[22]
sink_Re[23] => butterfly:bf.sink_Re[23]
sink_Im[0] => butterfly:bf.sink_Im[0]
sink_Im[1] => butterfly:bf.sink_Im[1]
sink_Im[2] => butterfly:bf.sink_Im[2]
sink_Im[3] => butterfly:bf.sink_Im[3]
sink_Im[4] => butterfly:bf.sink_Im[4]
sink_Im[5] => butterfly:bf.sink_Im[5]
sink_Im[6] => butterfly:bf.sink_Im[6]
sink_Im[7] => butterfly:bf.sink_Im[7]
sink_Im[8] => butterfly:bf.sink_Im[8]
sink_Im[9] => butterfly:bf.sink_Im[9]
sink_Im[10] => butterfly:bf.sink_Im[10]
sink_Im[11] => butterfly:bf.sink_Im[11]
sink_Im[12] => butterfly:bf.sink_Im[12]
sink_Im[13] => butterfly:bf.sink_Im[13]
sink_Im[14] => butterfly:bf.sink_Im[14]
sink_Im[15] => butterfly:bf.sink_Im[15]
sink_Im[16] => butterfly:bf.sink_Im[16]
sink_Im[17] => butterfly:bf.sink_Im[17]
sink_Im[18] => butterfly:bf.sink_Im[18]
sink_Im[19] => butterfly:bf.sink_Im[19]
sink_Im[20] => butterfly:bf.sink_Im[20]
sink_Im[21] => butterfly:bf.sink_Im[21]
sink_Im[22] => butterfly:bf.sink_Im[22]
sink_Im[23] => butterfly:bf.sink_Im[23]
sink_rdack <= sink_rdack~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdaddr[0] => mem_Re.RADDR
source_rdaddr[0] => mem_Im.RADDR
source_rdaddr[1] => mem_Re.RADDR1
source_rdaddr[1] => mem_Im.RADDR1
source_rdaddr[2] => mem_Re.RADDR2
source_rdaddr[2] => mem_Im.RADDR2
source_rdaddr[3] => mem_Re.RADDR3
source_rdaddr[3] => mem_Im.RADDR3
source_rdaddr[4] => mem_Re.RADDR4
source_rdaddr[4] => mem_Im.RADDR4
source_rdaddr[5] => mem_Re.RADDR5
source_rdaddr[5] => mem_Im.RADDR5
source_rdaddr[6] => mem_Re.RADDR6
source_rdaddr[6] => mem_Im.RADDR6
source_rdaddr[7] => mem_Re.RADDR7
source_rdaddr[7] => mem_Im.RADDR7
source_rdaddr[8] => mem_Re.RADDR8
source_rdaddr[8] => mem_Im.RADDR8
source_rdaddr[9] => mem_Re.RADDR9
source_rdaddr[9] => mem_Im.RADDR9
source_rdaddr[10] => mem_Re.RADDR10
source_rdaddr[10] => mem_Im.RADDR10
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[20] <= source_Re[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[21] <= source_Re[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[22] <= source_Re[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[23] <= source_Re[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[24] <= source_Re[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[20] <= source_Im[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[21] <= source_Im[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[22] <= source_Im[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[23] <= source_Im[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[24] <= source_Im[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_ready <= source_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_rdack => source_ready.OUTPUTSELECT
source_rdack => always6.IN1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|yx_addr:yx0
cnt[0] => yx_cnt[10].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[5].DATAIN
cnt[7] => yx_cnt[6].DATAIN
cnt[8] => yx_cnt[7].DATAIN
cnt[9] => yx_cnt[8].DATAIN
cnt[10] => yx_cnt[9].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf
clk => W_int32:gen3.W_inst.clk
clk => source_Im[0]~reg0.CLK
clk => source_Im[1]~reg0.CLK
clk => source_Im[2]~reg0.CLK
clk => source_Im[3]~reg0.CLK
clk => source_Im[4]~reg0.CLK
clk => source_Im[5]~reg0.CLK
clk => source_Im[6]~reg0.CLK
clk => source_Im[7]~reg0.CLK
clk => source_Im[8]~reg0.CLK
clk => source_Im[9]~reg0.CLK
clk => source_Im[10]~reg0.CLK
clk => source_Im[11]~reg0.CLK
clk => source_Im[12]~reg0.CLK
clk => source_Im[13]~reg0.CLK
clk => source_Im[14]~reg0.CLK
clk => source_Im[15]~reg0.CLK
clk => source_Im[16]~reg0.CLK
clk => source_Im[17]~reg0.CLK
clk => source_Im[18]~reg0.CLK
clk => source_Im[19]~reg0.CLK
clk => source_Im[20]~reg0.CLK
clk => source_Im[21]~reg0.CLK
clk => source_Im[22]~reg0.CLK
clk => source_Im[23]~reg0.CLK
clk => source_Im[24]~reg0.CLK
clk => source_Re[0]~reg0.CLK
clk => source_Re[1]~reg0.CLK
clk => source_Re[2]~reg0.CLK
clk => source_Re[3]~reg0.CLK
clk => source_Re[4]~reg0.CLK
clk => source_Re[5]~reg0.CLK
clk => source_Re[6]~reg0.CLK
clk => source_Re[7]~reg0.CLK
clk => source_Re[8]~reg0.CLK
clk => source_Re[9]~reg0.CLK
clk => source_Re[10]~reg0.CLK
clk => source_Re[11]~reg0.CLK
clk => source_Re[12]~reg0.CLK
clk => source_Re[13]~reg0.CLK
clk => source_Re[14]~reg0.CLK
clk => source_Re[15]~reg0.CLK
clk => source_Re[16]~reg0.CLK
clk => source_Re[17]~reg0.CLK
clk => source_Re[18]~reg0.CLK
clk => source_Re[19]~reg0.CLK
clk => source_Re[20]~reg0.CLK
clk => source_Re[21]~reg0.CLK
clk => source_Re[22]~reg0.CLK
clk => source_Re[23]~reg0.CLK
clk => source_Re[24]~reg0.CLK
clk => gen3.new_x_Im[0].CLK
clk => gen3.new_x_Im[1].CLK
clk => gen3.new_x_Im[2].CLK
clk => gen3.new_x_Im[3].CLK
clk => gen3.new_x_Im[4].CLK
clk => gen3.new_x_Im[5].CLK
clk => gen3.new_x_Im[6].CLK
clk => gen3.new_x_Im[7].CLK
clk => gen3.new_x_Im[8].CLK
clk => gen3.new_x_Im[9].CLK
clk => gen3.new_x_Im[10].CLK
clk => gen3.new_x_Im[11].CLK
clk => gen3.new_x_Im[12].CLK
clk => gen3.new_x_Im[13].CLK
clk => gen3.new_x_Im[14].CLK
clk => gen3.new_x_Im[15].CLK
clk => gen3.new_x_Im[16].CLK
clk => gen3.new_x_Im[17].CLK
clk => gen3.new_x_Im[18].CLK
clk => gen3.new_x_Im[19].CLK
clk => gen3.new_x_Im[20].CLK
clk => gen3.new_x_Im[21].CLK
clk => gen3.new_x_Im[22].CLK
clk => gen3.new_x_Im[23].CLK
clk => gen3.new_x_Im[24].CLK
clk => gen3.new_x_Re[0].CLK
clk => gen3.new_x_Re[1].CLK
clk => gen3.new_x_Re[2].CLK
clk => gen3.new_x_Re[3].CLK
clk => gen3.new_x_Re[4].CLK
clk => gen3.new_x_Re[5].CLK
clk => gen3.new_x_Re[6].CLK
clk => gen3.new_x_Re[7].CLK
clk => gen3.new_x_Re[8].CLK
clk => gen3.new_x_Re[9].CLK
clk => gen3.new_x_Re[10].CLK
clk => gen3.new_x_Re[11].CLK
clk => gen3.new_x_Re[12].CLK
clk => gen3.new_x_Re[13].CLK
clk => gen3.new_x_Re[14].CLK
clk => gen3.new_x_Re[15].CLK
clk => gen3.new_x_Re[16].CLK
clk => gen3.new_x_Re[17].CLK
clk => gen3.new_x_Re[18].CLK
clk => gen3.new_x_Re[19].CLK
clk => gen3.new_x_Re[20].CLK
clk => gen3.new_x_Re[21].CLK
clk => gen3.new_x_Re[22].CLK
clk => gen3.new_x_Re[23].CLK
clk => gen3.new_x_Re[24].CLK
clk => gen3.wy_Im[30].CLK
clk => gen3.wy_Im[31].CLK
clk => gen3.wy_Im[32].CLK
clk => gen3.wy_Im[33].CLK
clk => gen3.wy_Im[34].CLK
clk => gen3.wy_Im[35].CLK
clk => gen3.wy_Im[36].CLK
clk => gen3.wy_Im[37].CLK
clk => gen3.wy_Im[38].CLK
clk => gen3.wy_Im[39].CLK
clk => gen3.wy_Im[40].CLK
clk => gen3.wy_Im[41].CLK
clk => gen3.wy_Im[42].CLK
clk => gen3.wy_Im[43].CLK
clk => gen3.wy_Im[44].CLK
clk => gen3.wy_Im[45].CLK
clk => gen3.wy_Im[46].CLK
clk => gen3.wy_Im[47].CLK
clk => gen3.wy_Im[48].CLK
clk => gen3.wy_Im[49].CLK
clk => gen3.wy_Im[50].CLK
clk => gen3.wy_Im[51].CLK
clk => gen3.wy_Im[52].CLK
clk => gen3.wy_Im[53].CLK
clk => gen3.wy_Re[30].CLK
clk => gen3.wy_Re[31].CLK
clk => gen3.wy_Re[32].CLK
clk => gen3.wy_Re[33].CLK
clk => gen3.wy_Re[34].CLK
clk => gen3.wy_Re[35].CLK
clk => gen3.wy_Re[36].CLK
clk => gen3.wy_Re[37].CLK
clk => gen3.wy_Re[38].CLK
clk => gen3.wy_Re[39].CLK
clk => gen3.wy_Re[40].CLK
clk => gen3.wy_Re[41].CLK
clk => gen3.wy_Re[42].CLK
clk => gen3.wy_Re[43].CLK
clk => gen3.wy_Re[44].CLK
clk => gen3.wy_Re[45].CLK
clk => gen3.wy_Re[46].CLK
clk => gen3.wy_Re[47].CLK
clk => gen3.wy_Re[48].CLK
clk => gen3.wy_Re[49].CLK
clk => gen3.wy_Re[50].CLK
clk => gen3.wy_Re[51].CLK
clk => gen3.wy_Re[52].CLK
clk => gen3.wy_Re[53].CLK
clk => gen3.x_yn.CLK
clk => gen3.Im_reg[1][0].CLK
clk => gen3.Im_reg[1][1].CLK
clk => gen3.Im_reg[1][2].CLK
clk => gen3.Im_reg[1][3].CLK
clk => gen3.Im_reg[1][4].CLK
clk => gen3.Im_reg[1][5].CLK
clk => gen3.Im_reg[1][6].CLK
clk => gen3.Im_reg[1][7].CLK
clk => gen3.Im_reg[1][8].CLK
clk => gen3.Im_reg[1][9].CLK
clk => gen3.Im_reg[1][10].CLK
clk => gen3.Im_reg[1][11].CLK
clk => gen3.Im_reg[1][12].CLK
clk => gen3.Im_reg[1][13].CLK
clk => gen3.Im_reg[1][14].CLK
clk => gen3.Im_reg[1][15].CLK
clk => gen3.Im_reg[1][16].CLK
clk => gen3.Im_reg[1][17].CLK
clk => gen3.Im_reg[1][18].CLK
clk => gen3.Im_reg[1][19].CLK
clk => gen3.Im_reg[1][20].CLK
clk => gen3.Im_reg[1][21].CLK
clk => gen3.Im_reg[1][22].CLK
clk => gen3.Im_reg[1][23].CLK
clk => gen3.Im_reg[0][0].CLK
clk => gen3.Im_reg[0][1].CLK
clk => gen3.Im_reg[0][2].CLK
clk => gen3.Im_reg[0][3].CLK
clk => gen3.Im_reg[0][4].CLK
clk => gen3.Im_reg[0][5].CLK
clk => gen3.Im_reg[0][6].CLK
clk => gen3.Im_reg[0][7].CLK
clk => gen3.Im_reg[0][8].CLK
clk => gen3.Im_reg[0][9].CLK
clk => gen3.Im_reg[0][10].CLK
clk => gen3.Im_reg[0][11].CLK
clk => gen3.Im_reg[0][12].CLK
clk => gen3.Im_reg[0][13].CLK
clk => gen3.Im_reg[0][14].CLK
clk => gen3.Im_reg[0][15].CLK
clk => gen3.Im_reg[0][16].CLK
clk => gen3.Im_reg[0][17].CLK
clk => gen3.Im_reg[0][18].CLK
clk => gen3.Im_reg[0][19].CLK
clk => gen3.Im_reg[0][20].CLK
clk => gen3.Im_reg[0][21].CLK
clk => gen3.Im_reg[0][22].CLK
clk => gen3.Im_reg[0][23].CLK
clk => gen3.Re_reg[1][0].CLK
clk => gen3.Re_reg[1][1].CLK
clk => gen3.Re_reg[1][2].CLK
clk => gen3.Re_reg[1][3].CLK
clk => gen3.Re_reg[1][4].CLK
clk => gen3.Re_reg[1][5].CLK
clk => gen3.Re_reg[1][6].CLK
clk => gen3.Re_reg[1][7].CLK
clk => gen3.Re_reg[1][8].CLK
clk => gen3.Re_reg[1][9].CLK
clk => gen3.Re_reg[1][10].CLK
clk => gen3.Re_reg[1][11].CLK
clk => gen3.Re_reg[1][12].CLK
clk => gen3.Re_reg[1][13].CLK
clk => gen3.Re_reg[1][14].CLK
clk => gen3.Re_reg[1][15].CLK
clk => gen3.Re_reg[1][16].CLK
clk => gen3.Re_reg[1][17].CLK
clk => gen3.Re_reg[1][18].CLK
clk => gen3.Re_reg[1][19].CLK
clk => gen3.Re_reg[1][20].CLK
clk => gen3.Re_reg[1][21].CLK
clk => gen3.Re_reg[1][22].CLK
clk => gen3.Re_reg[1][23].CLK
clk => gen3.Re_reg[0][0].CLK
clk => gen3.Re_reg[0][1].CLK
clk => gen3.Re_reg[0][2].CLK
clk => gen3.Re_reg[0][3].CLK
clk => gen3.Re_reg[0][4].CLK
clk => gen3.Re_reg[0][5].CLK
clk => gen3.Re_reg[0][6].CLK
clk => gen3.Re_reg[0][7].CLK
clk => gen3.Re_reg[0][8].CLK
clk => gen3.Re_reg[0][9].CLK
clk => gen3.Re_reg[0][10].CLK
clk => gen3.Re_reg[0][11].CLK
clk => gen3.Re_reg[0][12].CLK
clk => gen3.Re_reg[0][13].CLK
clk => gen3.Re_reg[0][14].CLK
clk => gen3.Re_reg[0][15].CLK
clk => gen3.Re_reg[0][16].CLK
clk => gen3.Re_reg[0][17].CLK
clk => gen3.Re_reg[0][18].CLK
clk => gen3.Re_reg[0][19].CLK
clk => gen3.Re_reg[0][20].CLK
clk => gen3.Re_reg[0][21].CLK
clk => gen3.Re_reg[0][22].CLK
clk => gen3.Re_reg[0][23].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sync => cnt.OUTPUTSELECT
sink_Re[0] => gen3.Re_reg[0][0].DATAIN
sink_Re[1] => gen3.Re_reg[0][1].DATAIN
sink_Re[2] => gen3.Re_reg[0][2].DATAIN
sink_Re[3] => gen3.Re_reg[0][3].DATAIN
sink_Re[4] => gen3.Re_reg[0][4].DATAIN
sink_Re[5] => gen3.Re_reg[0][5].DATAIN
sink_Re[6] => gen3.Re_reg[0][6].DATAIN
sink_Re[7] => gen3.Re_reg[0][7].DATAIN
sink_Re[8] => gen3.Re_reg[0][8].DATAIN
sink_Re[9] => gen3.Re_reg[0][9].DATAIN
sink_Re[10] => gen3.Re_reg[0][10].DATAIN
sink_Re[11] => gen3.Re_reg[0][11].DATAIN
sink_Re[12] => gen3.Re_reg[0][12].DATAIN
sink_Re[13] => gen3.Re_reg[0][13].DATAIN
sink_Re[14] => gen3.Re_reg[0][14].DATAIN
sink_Re[15] => gen3.Re_reg[0][15].DATAIN
sink_Re[16] => gen3.Re_reg[0][16].DATAIN
sink_Re[17] => gen3.Re_reg[0][17].DATAIN
sink_Re[18] => gen3.Re_reg[0][18].DATAIN
sink_Re[19] => gen3.Re_reg[0][19].DATAIN
sink_Re[20] => gen3.Re_reg[0][20].DATAIN
sink_Re[21] => gen3.Re_reg[0][21].DATAIN
sink_Re[22] => gen3.Re_reg[0][22].DATAIN
sink_Re[23] => gen3.Re_reg[0][23].DATAIN
sink_Im[0] => gen3.Im_reg[0][0].DATAIN
sink_Im[1] => gen3.Im_reg[0][1].DATAIN
sink_Im[2] => gen3.Im_reg[0][2].DATAIN
sink_Im[3] => gen3.Im_reg[0][3].DATAIN
sink_Im[4] => gen3.Im_reg[0][4].DATAIN
sink_Im[5] => gen3.Im_reg[0][5].DATAIN
sink_Im[6] => gen3.Im_reg[0][6].DATAIN
sink_Im[7] => gen3.Im_reg[0][7].DATAIN
sink_Im[8] => gen3.Im_reg[0][8].DATAIN
sink_Im[9] => gen3.Im_reg[0][9].DATAIN
sink_Im[10] => gen3.Im_reg[0][10].DATAIN
sink_Im[11] => gen3.Im_reg[0][11].DATAIN
sink_Im[12] => gen3.Im_reg[0][12].DATAIN
sink_Im[13] => gen3.Im_reg[0][13].DATAIN
sink_Im[14] => gen3.Im_reg[0][14].DATAIN
sink_Im[15] => gen3.Im_reg[0][15].DATAIN
sink_Im[16] => gen3.Im_reg[0][16].DATAIN
sink_Im[17] => gen3.Im_reg[0][17].DATAIN
sink_Im[18] => gen3.Im_reg[0][18].DATAIN
sink_Im[19] => gen3.Im_reg[0][19].DATAIN
sink_Im[20] => gen3.Im_reg[0][20].DATAIN
sink_Im[21] => gen3.Im_reg[0][21].DATAIN
sink_Im[22] => gen3.Im_reg[0][22].DATAIN
sink_Im[23] => gen3.Im_reg[0][23].DATAIN
source_Re[0] <= source_Re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[1] <= source_Re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[2] <= source_Re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[3] <= source_Re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[4] <= source_Re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[5] <= source_Re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[6] <= source_Re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[7] <= source_Re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[8] <= source_Re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[9] <= source_Re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[10] <= source_Re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[11] <= source_Re[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[12] <= source_Re[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[13] <= source_Re[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[14] <= source_Re[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[15] <= source_Re[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[16] <= source_Re[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[17] <= source_Re[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[18] <= source_Re[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[19] <= source_Re[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[20] <= source_Re[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[21] <= source_Re[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[22] <= source_Re[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[23] <= source_Re[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Re[24] <= source_Re[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[0] <= source_Im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[1] <= source_Im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[2] <= source_Im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[3] <= source_Im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[4] <= source_Im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[5] <= source_Im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[6] <= source_Im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[7] <= source_Im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[8] <= source_Im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[9] <= source_Im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[10] <= source_Im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[11] <= source_Im[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[12] <= source_Im[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[13] <= source_Im[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[14] <= source_Im[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[15] <= source_Im[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[16] <= source_Im[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[17] <= source_Im[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[18] <= source_Im[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[19] <= source_Im[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[20] <= source_Im[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[21] <= source_Im[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[22] <= source_Im[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[23] <= source_Im[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_Im[24] <= source_Im[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst
clk => W_Im_reg[0].CLK
clk => W_Im_reg[1].CLK
clk => W_Im_reg[2].CLK
clk => W_Im_reg[3].CLK
clk => W_Im_reg[4].CLK
clk => W_Im_reg[5].CLK
clk => W_Im_reg[6].CLK
clk => W_Im_reg[7].CLK
clk => W_Im_reg[8].CLK
clk => W_Im_reg[9].CLK
clk => W_Im_reg[10].CLK
clk => W_Im_reg[11].CLK
clk => W_Im_reg[12].CLK
clk => W_Im_reg[13].CLK
clk => W_Im_reg[14].CLK
clk => W_Im_reg[15].CLK
clk => W_Im_reg[16].CLK
clk => W_Im_reg[17].CLK
clk => W_Im_reg[18].CLK
clk => W_Im_reg[19].CLK
clk => W_Im_reg[20].CLK
clk => W_Im_reg[21].CLK
clk => W_Im_reg[22].CLK
clk => W_Im_reg[23].CLK
clk => W_Im_reg[24].CLK
clk => W_Im_reg[25].CLK
clk => W_Im_reg[26].CLK
clk => W_Im_reg[27].CLK
clk => W_Im_reg[28].CLK
clk => W_Im_reg[29].CLK
clk => W_Im_reg[30].CLK
clk => W_Im_reg[31].CLK
clk => W_Re_reg[0].CLK
clk => W_Re_reg[1].CLK
clk => W_Re_reg[2].CLK
clk => W_Re_reg[3].CLK
clk => W_Re_reg[4].CLK
clk => W_Re_reg[5].CLK
clk => W_Re_reg[6].CLK
clk => W_Re_reg[7].CLK
clk => W_Re_reg[8].CLK
clk => W_Re_reg[9].CLK
clk => W_Re_reg[10].CLK
clk => W_Re_reg[11].CLK
clk => W_Re_reg[12].CLK
clk => W_Re_reg[13].CLK
clk => W_Re_reg[14].CLK
clk => W_Re_reg[15].CLK
clk => W_Re_reg[16].CLK
clk => W_Re_reg[17].CLK
clk => W_Re_reg[18].CLK
clk => W_Re_reg[19].CLK
clk => W_Re_reg[20].CLK
clk => W_Re_reg[21].CLK
clk => W_Re_reg[22].CLK
clk => W_Re_reg[23].CLK
clk => W_Re_reg[24].CLK
clk => W_Re_reg[25].CLK
clk => W_Re_reg[26].CLK
clk => W_Re_reg[27].CLK
clk => W_Re_reg[28].CLK
clk => W_Re_reg[29].CLK
clk => W_Re_reg[30].CLK
clk => W_Re_reg[31].CLK
k[0] => W_Re_table.RADDR
k[0] => W_Im_table.RADDR
k[1] => W_Re_table.RADDR1
k[1] => W_Im_table.RADDR1
k[2] => W_Re_table.RADDR2
k[2] => W_Im_table.RADDR2
k[3] => W_Re_table.RADDR3
k[3] => W_Im_table.RADDR3
k[4] => W_Re_table.RADDR4
k[4] => W_Im_table.RADDR4
k[5] => W_Re_table.RADDR5
k[5] => W_Im_table.RADDR5
k[6] => W_Re_table.RADDR6
k[6] => W_Im_table.RADDR6
k[7] => W_Re_table.RADDR7
k[7] => W_Im_table.RADDR7
k[8] => W_Re_table.RADDR8
k[8] => W_Im_table.RADDR8
k[9] => W_Re_table.RADDR9
k[9] => W_Im_table.RADDR9
W_Re[0] <= round32:round_re.port1
W_Re[1] <= round32:round_re.port1
W_Re[2] <= round32:round_re.port1
W_Re[3] <= round32:round_re.port1
W_Re[4] <= round32:round_re.port1
W_Re[5] <= round32:round_re.port1
W_Re[6] <= round32:round_re.port1
W_Re[7] <= round32:round_re.port1
W_Re[8] <= round32:round_re.port1
W_Re[9] <= round32:round_re.port1
W_Re[10] <= round32:round_re.port1
W_Re[11] <= round32:round_re.port1
W_Re[12] <= round32:round_re.port1
W_Re[13] <= round32:round_re.port1
W_Re[14] <= round32:round_re.port1
W_Re[15] <= round32:round_re.port1
W_Re[16] <= round32:round_re.port1
W_Re[17] <= round32:round_re.port1
W_Re[18] <= round32:round_re.port1
W_Re[19] <= round32:round_re.port1
W_Re[20] <= round32:round_re.port1
W_Re[21] <= round32:round_re.port1
W_Re[22] <= round32:round_re.port1
W_Re[23] <= round32:round_re.port1
W_Re[24] <= round32:round_re.port1
W_Re[25] <= round32:round_re.port1
W_Re[26] <= round32:round_re.port1
W_Re[27] <= round32:round_re.port1
W_Re[28] <= round32:round_re.port1
W_Re[29] <= round32:round_re.port1
W_Re[30] <= round32:round_re.port1
W_Re[31] <= round32:round_re.port1
W_Im[0] <= round32:round_im.port1
W_Im[1] <= round32:round_im.port1
W_Im[2] <= round32:round_im.port1
W_Im[3] <= round32:round_im.port1
W_Im[4] <= round32:round_im.port1
W_Im[5] <= round32:round_im.port1
W_Im[6] <= round32:round_im.port1
W_Im[7] <= round32:round_im.port1
W_Im[8] <= round32:round_im.port1
W_Im[9] <= round32:round_im.port1
W_Im[10] <= round32:round_im.port1
W_Im[11] <= round32:round_im.port1
W_Im[12] <= round32:round_im.port1
W_Im[13] <= round32:round_im.port1
W_Im[14] <= round32:round_im.port1
W_Im[15] <= round32:round_im.port1
W_Im[16] <= round32:round_im.port1
W_Im[17] <= round32:round_im.port1
W_Im[18] <= round32:round_im.port1
W_Im[19] <= round32:round_im.port1
W_Im[20] <= round32:round_im.port1
W_Im[21] <= round32:round_im.port1
W_Im[22] <= round32:round_im.port1
W_Im[23] <= round32:round_im.port1
W_Im[24] <= round32:round_im.port1
W_Im[25] <= round32:round_im.port1
W_Im[26] <= round32:round_im.port1
W_Im[27] <= round32:round_im.port1
W_Im[28] <= round32:round_im.port1
W_Im[29] <= round32:round_im.port1
W_Im[30] <= round32:round_im.port1
W_Im[31] <= round32:round_im.port1


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
x[0] => y[0].DATAIN
x[1] => y[1].DATAIN
x[2] => y[2].DATAIN
x[3] => y[3].DATAIN
x[4] => y[4].DATAIN
x[5] => y[5].DATAIN
x[6] => y[6].DATAIN
x[7] => y[7].DATAIN
x[8] => y[8].DATAIN
x[9] => y[9].DATAIN
x[10] => y[10].DATAIN
x[11] => y[11].DATAIN
x[12] => y[12].DATAIN
x[13] => y[13].DATAIN
x[14] => y[14].DATAIN
x[15] => y[15].DATAIN
x[16] => y[16].DATAIN
x[17] => y[17].DATAIN
x[18] => y[18].DATAIN
x[19] => y[19].DATAIN
x[20] => y[20].DATAIN
x[21] => y[21].DATAIN
x[22] => y[22].DATAIN
x[23] => y[23].DATAIN
x[24] => y[24].DATAIN
x[25] => y[25].DATAIN
x[26] => y[26].DATAIN
x[27] => y[27].DATAIN
x[28] => y[28].DATAIN
x[29] => y[29].DATAIN
x[30] => y[30].DATAIN
x[31] => y[31].DATAIN
y[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
y[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
y[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
y[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
y[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
y[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
y[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
y[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
y[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
y[16] <= x[16].DB_MAX_OUTPUT_PORT_TYPE
y[17] <= x[17].DB_MAX_OUTPUT_PORT_TYPE
y[18] <= x[18].DB_MAX_OUTPUT_PORT_TYPE
y[19] <= x[19].DB_MAX_OUTPUT_PORT_TYPE
y[20] <= x[20].DB_MAX_OUTPUT_PORT_TYPE
y[21] <= x[21].DB_MAX_OUTPUT_PORT_TYPE
y[22] <= x[22].DB_MAX_OUTPUT_PORT_TYPE
y[23] <= x[23].DB_MAX_OUTPUT_PORT_TYPE
y[24] <= x[24].DB_MAX_OUTPUT_PORT_TYPE
y[25] <= x[25].DB_MAX_OUTPUT_PORT_TYPE
y[26] <= x[26].DB_MAX_OUTPUT_PORT_TYPE
y[27] <= x[27].DB_MAX_OUTPUT_PORT_TYPE
y[28] <= x[28].DB_MAX_OUTPUT_PORT_TYPE
y[29] <= x[29].DB_MAX_OUTPUT_PORT_TYPE
y[30] <= x[30].DB_MAX_OUTPUT_PORT_TYPE
y[31] <= x[31].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0
aclr => delay_line_reg:line[0].delay_line_inst.aclr
aclr => delay_line_reg:line[1].delay_line_inst.aclr
aclr => delay_line_reg:line[2].delay_line_inst.aclr
aclr => delay_line_reg:line[3].delay_line_inst.aclr
aclr => delay_line_reg:line[4].delay_line_inst.aclr
aclr => delay_line_reg:line[5].delay_line_inst.aclr
aclr => delay_line_reg:line[6].delay_line_inst.aclr
aclr => delay_line_reg:line[7].delay_line_inst.aclr
aclr => delay_line_reg:line[8].delay_line_inst.aclr
aclr => delay_line_reg:line[9].delay_line_inst.aclr
aclr => delay_line_reg:line[10].delay_line_inst.aclr
sclr => delay_line_reg:line[0].delay_line_inst.sclr
sclr => delay_line_reg:line[1].delay_line_inst.sclr
sclr => delay_line_reg:line[2].delay_line_inst.sclr
sclr => delay_line_reg:line[3].delay_line_inst.sclr
sclr => delay_line_reg:line[4].delay_line_inst.sclr
sclr => delay_line_reg:line[5].delay_line_inst.sclr
sclr => delay_line_reg:line[6].delay_line_inst.sclr
sclr => delay_line_reg:line[7].delay_line_inst.sclr
sclr => delay_line_reg:line[8].delay_line_inst.sclr
sclr => delay_line_reg:line[9].delay_line_inst.sclr
sclr => delay_line_reg:line[10].delay_line_inst.sclr
clock => delay_line_reg:line[0].delay_line_inst.clock
clock => delay_line_reg:line[1].delay_line_inst.clock
clock => delay_line_reg:line[2].delay_line_inst.clock
clock => delay_line_reg:line[3].delay_line_inst.clock
clock => delay_line_reg:line[4].delay_line_inst.clock
clock => delay_line_reg:line[5].delay_line_inst.clock
clock => delay_line_reg:line[6].delay_line_inst.clock
clock => delay_line_reg:line[7].delay_line_inst.clock
clock => delay_line_reg:line[8].delay_line_inst.clock
clock => delay_line_reg:line[9].delay_line_inst.clock
clock => delay_line_reg:line[10].delay_line_inst.clock
clock_ena => delay_line_reg:line[0].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[1].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[2].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[3].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[4].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[5].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[6].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[7].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[8].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[9].delay_line_inst.clock_ena
clock_ena => delay_line_reg:line[10].delay_line_inst.clock_ena
sig_in[0] => delay_line_reg:line[0].delay_line_inst.sig_in
sig_in[1] => delay_line_reg:line[1].delay_line_inst.sig_in
sig_in[2] => delay_line_reg:line[2].delay_line_inst.sig_in
sig_in[3] => delay_line_reg:line[3].delay_line_inst.sig_in
sig_in[4] => delay_line_reg:line[4].delay_line_inst.sig_in
sig_in[5] => delay_line_reg:line[5].delay_line_inst.sig_in
sig_in[6] => delay_line_reg:line[6].delay_line_inst.sig_in
sig_in[7] => delay_line_reg:line[7].delay_line_inst.sig_in
sig_in[8] => delay_line_reg:line[8].delay_line_inst.sig_in
sig_in[9] => delay_line_reg:line[9].delay_line_inst.sig_in
sig_in[10] => delay_line_reg:line[10].delay_line_inst.sig_in
sig_out[0] <= delay_line_reg:line[0].delay_line_inst.sig_out
sig_out[1] <= delay_line_reg:line[1].delay_line_inst.sig_out
sig_out[2] <= delay_line_reg:line[2].delay_line_inst.sig_out
sig_out[3] <= delay_line_reg:line[3].delay_line_inst.sig_out
sig_out[4] <= delay_line_reg:line[4].delay_line_inst.sig_out
sig_out[5] <= delay_line_reg:line[5].delay_line_inst.sig_out
sig_out[6] <= delay_line_reg:line[6].delay_line_inst.sig_out
sig_out[7] <= delay_line_reg:line[7].delay_line_inst.sig_out
sig_out[8] <= delay_line_reg:line[8].delay_line_inst.sig_out
sig_out[9] <= delay_line_reg:line[9].delay_line_inst.sig_out
sig_out[10] <= delay_line_reg:line[10].delay_line_inst.sig_out


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1
aclr => sig_reg[0].ACLR
aclr => sig_reg[1].ACLR
aclr => sig_reg[2].ACLR
aclr => sig_reg[3].ACLR
aclr => sig_reg[4].ACLR
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
sclr => sig_reg.OUTPUTSELECT
clock => sig_reg[0].CLK
clock => sig_reg[1].CLK
clock => sig_reg[2].CLK
clock => sig_reg[3].CLK
clock => sig_reg[4].CLK
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
clock_ena => sig_reg.OUTPUTSELECT
sig_in => sig_reg.DATAB
sig_out <= sig_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|yx_addr:yx1
cnt[0] => yx_cnt[10].DATAIN
cnt[1] => yx_cnt[0].DATAIN
cnt[2] => yx_cnt[1].DATAIN
cnt[3] => yx_cnt[2].DATAIN
cnt[4] => yx_cnt[3].DATAIN
cnt[5] => yx_cnt[4].DATAIN
cnt[6] => yx_cnt[5].DATAIN
cnt[7] => yx_cnt[6].DATAIN
cnt[8] => yx_cnt[7].DATAIN
cnt[9] => yx_cnt[8].DATAIN
cnt[10] => yx_cnt[9].DATAIN
yx_cnt[0] <= cnt[1].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[1] <= cnt[2].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[2] <= cnt[3].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[3] <= cnt[4].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[4] <= cnt[5].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[5] <= cnt[6].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[6] <= cnt[7].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[7] <= cnt[8].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[8] <= cnt[9].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[9] <= cnt[10].DB_MAX_OUTPUT_PORT_TYPE
yx_cnt[10] <= cnt[0].DB_MAX_OUTPUT_PORT_TYPE


|PR3|phase_extract:pe1|freq_buffer:freqbuff1
sink_clk => ~NO_FANOUT~
sink_sop => ~NO_FANOUT~
sink_eop => ~NO_FANOUT~
sink_valid => ~NO_FANOUT~
sink_re[0] => ~NO_FANOUT~
sink_re[1] => ~NO_FANOUT~
sink_re[2] => ~NO_FANOUT~
sink_re[3] => ~NO_FANOUT~
sink_re[4] => ~NO_FANOUT~
sink_re[5] => ~NO_FANOUT~
sink_re[6] => ~NO_FANOUT~
sink_re[7] => ~NO_FANOUT~
sink_re[8] => ~NO_FANOUT~
sink_re[9] => ~NO_FANOUT~
sink_re[10] => ~NO_FANOUT~
sink_re[11] => ~NO_FANOUT~
sink_re[12] => ~NO_FANOUT~
sink_re[13] => ~NO_FANOUT~
sink_re[14] => ~NO_FANOUT~
sink_re[15] => ~NO_FANOUT~
sink_re[16] => ~NO_FANOUT~
sink_re[17] => ~NO_FANOUT~
sink_re[18] => ~NO_FANOUT~
sink_re[19] => ~NO_FANOUT~
sink_im[0] => ~NO_FANOUT~
sink_im[1] => ~NO_FANOUT~
sink_im[2] => ~NO_FANOUT~
sink_im[3] => ~NO_FANOUT~
sink_im[4] => ~NO_FANOUT~
sink_im[5] => ~NO_FANOUT~
sink_im[6] => ~NO_FANOUT~
sink_im[7] => ~NO_FANOUT~
sink_im[8] => ~NO_FANOUT~
sink_im[9] => ~NO_FANOUT~
sink_im[10] => ~NO_FANOUT~
sink_im[11] => ~NO_FANOUT~
sink_im[12] => ~NO_FANOUT~
sink_im[13] => ~NO_FANOUT~
sink_im[14] => ~NO_FANOUT~
sink_im[15] => ~NO_FANOUT~
sink_im[16] => ~NO_FANOUT~
sink_im[17] => ~NO_FANOUT~
sink_im[18] => ~NO_FANOUT~
sink_im[19] => ~NO_FANOUT~


