// Code your design here
module t_ff(input logic clk_i,
            input logic reset_n_i,
           input logic t_i,
            output logic q_o);
  
  always_ff @(posedge clk_i)
    if(!reset_n_i) q_o<= 1'b0;
     else begin
       if(t_i)begin
         q_o <= ~q_o;
       end
     end
  
endmodule