{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766306135544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766306135544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 17:35:35 2025 " "Processing started: Sun Dec 21 17:35:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766306135544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306135544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306135544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766306136104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766306136104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Found entity 1: DigitalClock" {  } { { "DigitalClock.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306143054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306143054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalWatch " "Found entity 1: DigitalWatch" {  } { { "DigitalWatch.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalWatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306143057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306143057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterselect.v 1 1 " "Found 1 design units, including 1 entities, in source file masterselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterSelect " "Found entity 1: MasterSelect" {  } { { "MasterSelect.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/MasterSelect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306143060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306143060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fnddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file fnddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 FNDDisplay " "Found entity 1: FNDDisplay" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766306143063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306143063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalWatch " "Elaborating entity \"DigitalWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766306143098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterSelect MasterSelect:b2v_inst " "Elaborating entity \"MasterSelect\" for hierarchy \"MasterSelect:b2v_inst\"" {  } { { "DigitalWatch.v" "b2v_inst" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalWatch.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306143119 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MasterSelect.v(36) " "Verilog HDL Case Statement information at MasterSelect.v(36): all case item expressions in this case statement are onehot" {  } { { "MasterSelect.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/MasterSelect.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766306143121 "|DigitalWatch|MasterSelect:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalClock DigitalClock:b2v_inst1 " "Elaborating entity \"DigitalClock\" for hierarchy \"DigitalClock:b2v_inst1\"" {  } { { "DigitalWatch.v" "b2v_inst1" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalWatch.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306143122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FNDDisplay FNDDisplay:b2v_inst2 " "Elaborating entity \"FNDDisplay\" for hierarchy \"FNDDisplay:b2v_inst2\"" {  } { { "DigitalWatch.v" "b2v_inst2" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalWatch.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306143124 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FNDDisplay.v(86) " "Verilog HDL Case Statement information at FNDDisplay.v(86): all case item expressions in this case statement are onehot" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766306143126 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(119) " "Verilog HDL assignment warning at FNDDisplay.v(119): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306143126 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(120) " "Verilog HDL assignment warning at FNDDisplay.v(120): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306143126 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(121) " "Verilog HDL assignment warning at FNDDisplay.v(121): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306143126 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(122) " "Verilog HDL assignment warning at FNDDisplay.v(122): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306143126 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(123) " "Verilog HDL assignment warning at FNDDisplay.v(123): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306143126 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FNDDisplay.v(124) " "Verilog HDL assignment warning at FNDDisplay.v(124): truncated value with size 32 to match size of target (4)" {  } { { "FNDDisplay.v" "" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/FNDDisplay.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766306143126 "|DigitalWatch|FNDDisplay:b2v_inst2"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "set_pos_out b2v_inst1 " "Port \"set_pos_out\" does not exist in macrofunction \"b2v_inst1\"" {  } { { "DigitalWatch.v" "b2v_inst1" { Text "C:/Users/ncool/Github/FPGA/Quartus/QuartusModule/DigitalWatch/DigitalWatch.v" 76 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766306143146 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1766306143155 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766306143256 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 21 17:35:43 2025 " "Processing ended: Sun Dec 21 17:35:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766306143256 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766306143256 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766306143256 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306143256 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766306143912 ""}
