{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752148018503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752148018503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 10 20:46:58 2025 " "Processing started: Thu Jul 10 20:46:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752148018503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752148018503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752148018503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752148019175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752148019175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1/seg7dec.v 1 1 " "Found 1 design units, including 1 entities, in source file clock1/seg7dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC " "Found entity 1: SEG7DEC" {  } { { "clock1/SEG7DEC.v" "" { Text "C:/lab/verilog_lab/clock1/SEG7DEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752148031338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752148031337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1/cnt100.v 1 1 " "Found 1 design units, including 1 entities, in source file clock1/cnt100.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT100 " "Found entity 1: CNT100" {  } { { "clock1/CNT100.v" "" { Text "C:/lab/verilog_lab/clock1/CNT100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752148031343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752148031343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1/cnt60.v 1 1 " "Found 1 design units, including 1 entities, in source file clock1/cnt60.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT60 " "Found entity 1: CNT60" {  } { { "clock1/CNT60.v" "" { Text "C:/lab/verilog_lab/clock1/CNT60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752148031347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752148031347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1/cnt10ms.v 1 1 " "Found 1 design units, including 1 entities, in source file clock1/cnt10ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT10MS " "Found entity 1: CNT10MS" {  } { { "clock1/CNT10MS.v" "" { Text "C:/lab/verilog_lab/clock1/CNT10MS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752148031351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752148031351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1/cnt1sec.v 1 1 " "Found 1 design units, including 1 entities, in source file clock1/cnt1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT1SEC " "Found entity 1: CNT1SEC" {  } { { "clock1/CNT1SEC.v" "" { Text "C:/lab/verilog_lab/clock1/CNT1SEC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752148031374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752148031374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1/clock1.v 1 1 " "Found 1 design units, including 1 entities, in source file clock1/clock1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK1 " "Found entity 1: CLOCK1" {  } { { "clock1/CLOCK1.v" "" { Text "C:/lab/verilog_lab/clock1/CLOCK1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752148031411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752148031411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1/btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file clock1/btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_IN " "Found entity 1: BTN_IN" {  } { { "clock1/BTN_IN.v" "" { Text "C:/lab/verilog_lab/clock1/BTN_IN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752148031416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752148031416 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "CLOCK " "Top-level design entity \"CLOCK\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1752148031533 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752148031736 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 10 20:47:11 2025 " "Processing ended: Thu Jul 10 20:47:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752148031736 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752148031736 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752148031736 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752148031736 ""}
