Verilog HDL used on top of Artix-7 FPGA. Simulating when a number 0-31 is a can be cleanly divided by 2, 3, 4, and/or 5.

Inputs include switches to input the number 0-31.

Outputs include LEDs that light up when the number can be cleanly divided by the cooresponding number (2, 3, 4, 5, or all).
