// Address Config = No address check 
// Base Frequency = 2425.000000 
// CRC Autoflush = false 
// CRC Enable = true 
// Carrier Frequency = 2425.749817 
// Channel Number = 3 
// Channel Spacing = 249.938965 
// Data Format = Normal mode 
// Data Rate = 249.939 
// Device Address = 0 
// Manchester Enable = false 
// Modulated = true 
// Modulation Format = MSK 
// Packet Length = 255 
// Packet Length Mode = Variable packet length mode. Packet length configured by the first byte after sync word 
// Phase Transition Time = 1 
// Preamble Count = 4 
// RX Filter BW = 541.666667 
// Sync Word Qualifier Mode = 30/32 sync word bits detected 
// TX Power = 0 
// Whitening = false 
// PA table 
static const char PA_TABLE[8]={0xfe,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
//
// Rf settings for CC2500
//
static const unsigned char CC2500_RegVal[47] = {
       0x29,   //IOCFG2      GDO2Output Pin Configuration 
       0x2E,   //IOCFG1      GDO1Output Pin Configuration 
       0x06,   //IOCFG0      GDO0Output Pin Configuration 
       0x07,   //FIFOTHR     RX FIFO and TX FIFO Thresholds
       0xD3,   //SYNC1       Sync Word, High Byte 
       0x91,   //SYNC0       Sync Word, Low Byte 
       0xFF,   //PKTLEN      Packet Length 
       0x04,   //PKTCTRL1    Packet Automation Control
       0x05,   //PKTCTRL0    Packet Automation Control
       0x00,   //ADDR        Device Address 
       0x03,   //CHANNR      Channel Number 
       0x0A,   //FSCTRL1     Frequency Synthesizer Control 
       0x00,   //FSCTRL0     Frequency Synthesizer Control 
       0x5D,   //FREQ2       Frequency Control Word, High Byte 
       0x44,   //FREQ1       Frequency Control Word, Middle Byte 
       0xEC,   //FREQ0       Frequency Control Word, Low Byte 
       0x2D,   //MDMCFG4     Modem Configuration 
       0x3B,   //MDMCFG3     Modem Configuration 
       0x73,   //MDMCFG2     Modem Configuration
       0x23,   //MDMCFG1     Modem Configuration
       0x3B,   //MDMCFG0     Modem Configuration 
       0x01,   //DEVIATN     Modem Deviation Setting 
       0x07,   //MCSM2       Main Radio Control State Machine Configuration 
       0x30,   //MCSM1       Main Radio Control State Machine Configuration
       0x18,   //MCSM0       Main Radio Control State Machine Configuration 
       0x1D,   //FOCCFG      Frequency Offset Compensation Configuration
       0x1C,   //BSCFG       Bit Synchronization Configuration
       0xC7,   //AGCCTRL2    AGC Control
       0x00,   //AGCCTRL1    AGC Control
       0xB0,   //AGCCTRL0    AGC Control
       0x87,   //WOREVT1     High Byte Event0 Timeout 
       0x6B,   //WOREVT0     Low Byte Event0 Timeout 
       0xF8,   //WORCTRL     Wake On Radio Control
       0xB6,   //FREND1      Front End RX Configuration 
       0x10,   //FREND0      Front End TX configuration 
       0xEA,   //FSCAL3      Frequency Synthesizer Calibration 
       0x0A,   //FSCAL2      Frequency Synthesizer Calibration 
       0x00,   //FSCAL1      Frequency Synthesizer Calibration 
       0x11,   //FSCAL0      Frequency Synthesizer Calibration 
       0x41,   //RCCTRL1     RC Oscillator Configuration 
       0x00,   //RCCTRL0     RC Oscillator Configuration 
       0x59,   //FSTEST      Frequency Synthesizer Calibration Control 
       0x7F,   //PTEST       Production Test 
       0x3F,   //AGCTEST     AGC Test 
       0x88,   //TEST2       Various Test Settings 
       0x31,   //TEST1       Various Test Settings 
       0x0B,   //TEST0       Various Test Settings 
};


// Address Config = No address check 
// Base Frequency = 2425.000000 
// CRC Autoflush = false 
// CRC Enable = true 
// Carrier Frequency = 2425.749817 
// Channel Number = 3 
// Channel Spacing = 249.938965 
// Data Format = Normal mode 
// Data Rate = 2.39897 
// Deviation = 38.085938 
// Device Address = 0 
// Manchester Enable = false 
// Modulated = true 
// Modulation Format = 2-FSK 
// Packet Length = 255 
// Packet Length Mode = Variable packet length mode. Packet length configured by the first byte after sync word 
// Preamble Count = 4 
// RX Filter BW = 203.125000 
// Sync Word Qualifier Mode = 30/32 sync word bits detected 
// TX Power = 0 
// Whitening = false 
// PA table 
#define PA_TABLE {0xfe,0x00,0x00,0x00,0x00,0x00,0x00,0x00}
//
// Rf settings for CC2500
//
static const unsigned char CC2500_RegVal[47] = {
       0x29,   //IOCFG2      GDO2Output Pin Configuration 
       0x2E,   //IOCFG1      GDO1Output Pin Configuration 
       0x06,   //IOCFG0      GDO0Output Pin Configuration 
       0x07,   //FIFOTHR     RX FIFO and TX FIFO Thresholds
       0xD3,   //SYNC1       Sync Word, High Byte 
       0x91,   //SYNC0       Sync Word, Low Byte 
       0xFF,   //PKTLEN      Packet Length 
       0x04,   //PKTCTRL1    Packet Automation Control
       0x05,   //PKTCTRL0    Packet Automation Control
       0x00,   //ADDR        Device Address 
       0x03,   //CHANNR      Channel Number 
       0x08,   //FSCTRL1     Frequency Synthesizer Control 
       0x00,   //FSCTRL0     Frequency Synthesizer Control 
       0x5D,   //FREQ2       Frequency Control Word, High Byte 
       0x44,   //FREQ1       Frequency Control Word, Middle Byte 
       0xEC,   //FREQ0       Frequency Control Word, Low Byte 
       0x86,   //MDMCFG4     Modem Configuration 
       0x83,   //MDMCFG3     Modem Configuration 
       0x03,   //MDMCFG2     Modem Configuration
       0x23,   //MDMCFG1     Modem Configuration
       0x3B,   //MDMCFG0     Modem Configuration 
       0x44,   //DEVIATN     Modem Deviation Setting 
       0x07,   //MCSM2       Main Radio Control State Machine Configuration 
       0x30,   //MCSM1       Main Radio Control State Machine Configuration
       0x18,   //MCSM0       Main Radio Control State Machine Configuration 
       0x16,   //FOCCFG      Frequency Offset Compensation Configuration
       0x6C,   //BSCFG       Bit Synchronization Configuration
       0x03,   //AGCCTRL2    AGC Control
       0x40,   //AGCCTRL1    AGC Control
       0x91,   //AGCCTRL0    AGC Control
       0x87,   //WOREVT1     High Byte Event0 Timeout 
       0x6B,   //WOREVT0     Low Byte Event0 Timeout 
       0xF8,   //WORCTRL     Wake On Radio Control
       0x56,   //FREND1      Front End RX Configuration 
       0x10,   //FREND0      Front End TX configuration 
       0xA9,   //FSCAL3      Frequency Synthesizer Calibration 
       0x0A,   //FSCAL2      Frequency Synthesizer Calibration 
       0x00,   //FSCAL1      Frequency Synthesizer Calibration 
       0x11,   //FSCAL0      Frequency Synthesizer Calibration 
       0x41,   //RCCTRL1     RC Oscillator Configuration 
       0x00,   //RCCTRL0     RC Oscillator Configuration 
       0x59,   //FSTEST      Frequency Synthesizer Calibration Control 
       0x7F,   //PTEST       Production Test 
       0x3F,   //AGCTEST     AGC Test 
       0x88,   //TEST2       Various Test Settings 
       0x31,   //TEST1       Various Test Settings 
       0x0B,   //TEST0       Various Test Settings 
};


TESTED PARAMETERS:

// Address Config = No address check
// Base Frequency = 2433.000000
// CRC Autoflush = false
// CRC Enable = true
// Carrier Frequency = 2433.000000
// Channel Number = 0
// Channel Spacing = 199.951172
// Data Format = Normal mode
// Data Rate = 499.878
// Deviation = 50.781250
// Device Address = 0
// Manchester Enable = false
// Modulated = true
// Modulation Format = MSK
// Packet Length = 255
// Packet Length Mode = Variable packet length mode. Packet length configured by the first byte after sync word
// Preamble Count = 6
// RX Filter BW = 203.125000
// Sync Word Qualifier Mode = 30/32 sync word bits detected
// TX Power = 0
// Whitening = false
// PA table
static const char PA_TABLE[8]={0xfe,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
// Rf settings for CC2500
static const unsigned char CC2500_RegVal[47] = {
    0x29,  // IOCFG2              GDO2Output Pin Configuration              GDO2            -> chip ready
    0x2E,  // IOCFG1              GDO1Output Pin Configuration      not used
    0x06,  // IOCFG0              GDO0Output Pin Configuration              GDO0            ->
    0x07,  // FIFOTHR             RX FIFO and TX FIFO Thresholds
    0xD3,  // SYNC1               Sync Word, High Byte
    0x91,  // SYNC0               Sync Word, Low Byte
    0xFF,  // PKTLEN              Packet Length
    0x04,  // PKTCTRL1            Packet Automation Control /* 0x07 */
    0x05,  // PKTCTRL0            Packet Automation Control
    0x00,  // ADDR                Device Address
    0x88,  // CHANNR              Channel Number
    0x0C,  // FSCTRL1             Frequency Synthesizer Control
    0x00,  // FSCTRL0             Frequency Synthesizer Control
    0x5D,  // FREQ2               Frequency Control Word, High Byte
    0x93,  // FREQ1               Frequency Control Word, Middle Byte
    0xB1,  // FREQ0               Frequency Control Word, Low Byte
    0x0E,  // MDMCFG4             Modem Configuration
    0x3B,  // MDMCFG3             Modem Configuration
    0x73,  // MDMCFG2             Modem Configuration
    0x42,  // MDMCFG1             Modem Configuration
    0xF8,  // MDMCFG0             Modem Configuration
    0x00,  // DEVIATN             Modem Deviation Setting
    0x07,  // MCSM2               Main Radio Control State Machine Configuration
    0x30,  // MCSM1               Main Radio Control State Machine Configuration
    0x18,  // MCSM0               Main Radio Control State Machine Configuration
    0x1D,  // FOCCFG              Frequency Offset Compensation Configuration
    0x1C,  // BSCFG               Bit Synchronization Configuration
    0xC7,  // AGCCTRL2            AGC Control ****c7
    0x40,  // AGCCTRL1            AGC Control
    0xB0,  // AGCCTRL0            AGC Control
    0x87,  // WOREVT1             High Byte Event0 Timeout
    0x6B,  // WOREVT0             Low Byte Event0 Timeout
    0xF8,  // WORCTRL             Wake On Radio Control
    0xB6,  // FREND1              Front End RX Configuration
    0x10,  // FREND0              Front End TX configuration
    0xEA,  // FSCAL3              Frequency Synthesizer Calibration
    0x0A,  // FSCAL2              Frequency Synthesizer Calibration
    0x00,  // FSCAL1              Frequency Synthesizer Calibration
    0x19,  // FSCAL0              Frequency Synthesizer Calibration
    0x41,  // RCCTRL1             RC Oscillator Configuration
    0x00,  // RCCTRL0             RC Oscillator Configuration
    0x59,  // FSTEST              Frequency Synthesizer Calibration Control
    0x7F,  // PTEST               Production Test
    0x3F,  // AGCTEST             AGC Test
    0x88,  // TEST2               Various Test Settings
    0x31,  // TEST1               Various Test Settings
    0x0B   // TEST0               Various Test Settings
};













