-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Sat Nov 13 22:49:20 EST 2021                        

Solution Settings: fir.v22
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          69       4          2            0  0          
    Design Total:                      69       4          2            0  2          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         31          24 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600         16          16 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0          32 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           8 
    mgc_nor(1,2)                           0.354     0.000      0.354 1.268          0           1 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          34 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          31 
    mgc_reg_pos(256,0,0,1,1,0,0)           0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           8 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      5751.068    16.000    791.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   5487.0          10476.3          5751.1        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           5487.0 (100%)   10476.3 (100%)   5751.1 (100%) 
      MUX:                 0.0            147.6   (1%)    382.4   (7%) 
      FUNC:             5487.0 (100%)   10328.0  (99%)   5368.0  (93%) 
      LOGIC:               0.0              0.7   (0%)      0.7   (0%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0              0.0             0.0        
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0              0.0             0.0        
                                                                       
    
  Register-to-Variable Mappings
    Register                                 Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC:io_read(coeffs:rsc.@).cse.sva(255:0)        256                            MAC:io_read(coeffs:rsc.@).cse.sva(255:0)              
    MAC:acc#10.itm.1                                 30                            MAC:acc#10.itm.1                                      
                                                                                   MAC:acc#18.itm                                        
    MAC:acc#11.itm.1                                 30                            MAC:acc#11.itm.1                                      
                                                                                   MAC:acc#3.itm                                         
    MAC:acc#12.itm.1                                 30                            MAC:acc#12.itm.1                                      
                                                                                   MAC:acc#4.itm                                         
    MAC:acc#13.itm.1                                 30                            MAC:acc#13.itm.1                                      
                                                                                   MAC:acc#5.itm                                         
    MAC:acc#14.itm.1                                 30                            MAC:acc#14.itm.1                                      
                                                                                   MAC:acc#6.itm                                         
    MAC:acc#15.itm.1                                 30                            MAC:acc#15.itm.1                                      
                                                                                   MAC:acc#7.itm                                         
    MAC:acc#16.itm.1                                 30                            MAC:acc#16.itm.1                                      
                                                                                   MAC:acc#8.itm                                         
    MAC:acc#17.itm.1                                 30                            MAC:acc#17.itm.1                                      
                                                                                   MAC:acc#9.itm                                         
    MAC:acc#31.itm                                   30         Y           Y      MAC:acc#31.itm                                        
    MAC:acc.itm.1                                    30         Y           Y      MAC:acc.itm.1                                         
    MAC:asn#62.itm                                   16         Y           Y      MAC:asn#62.itm                                        
    MAC:asn#63.itm                                   16         Y           Y      MAC:asn#63.itm                                        
    MAC:asn#64.itm                                   16         Y           Y      MAC:asn#64.itm                                        
    MAC:asn#65.itm                                   16         Y           Y      MAC:asn#65.itm                                        
    MAC:asn#66.itm                                   16         Y           Y      MAC:asn#66.itm                                        
    MAC:asn#67.itm                                   16         Y           Y      MAC:asn#67.itm                                        
    MAC:asn#68.itm                                   16         Y           Y      MAC:asn#68.itm                                        
    MAC:asn#69.itm                                   16         Y           Y      MAC:asn#69.itm                                        
    MAC:asn#70.itm                                   16         Y           Y      MAC:asn#70.itm                                        
    MAC:asn#71.itm                                   16         Y           Y      MAC:asn#71.itm                                        
    MAC:asn#72.itm                                   16         Y           Y      MAC:asn#72.itm                                        
    MAC:asn#73.itm                                   16         Y           Y      MAC:asn#73.itm                                        
    MAC:asn#74.itm                                   16         Y           Y      MAC:asn#74.itm                                        
    MAC:asn#90.itm                                   16                            MAC:asn#90.itm                                        
                                                                                   asn.ncse.sva                                          
    out1:rsci.idat                                   16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                                      16         Y           Y      regs(0).sva                                           
    regs(16).sva                                     16         Y           Y      regs(16).sva                                          
    regs(17).sva                                     16         Y           Y      regs(17).sva                                          
    regs(18).sva                                     16         Y           Y      regs(18).sva                                          
    regs(19).sva                                     16         Y           Y      regs(19).sva                                          
    regs(2).sva                                      16         Y           Y      regs(2).sva                                           
    regs(20).sva                                     16         Y           Y      regs(20).sva                                          
    regs(21).sva                                     16         Y           Y      regs(21).sva                                          
    regs(22).sva                                     16         Y           Y      regs(22).sva                                          
    regs(23).sva                                     16         Y           Y      regs(23).sva                                          
    regs(24).sva                                     16         Y           Y      regs(24).sva                                          
    regs(25).sva                                     16         Y           Y      regs(25).sva                                          
    regs(26).sva                                     16         Y           Y      regs(26).sva                                          
    regs(27).sva                                     16         Y           Y      regs(27).sva                                          
    regs(28).sva                                     16         Y           Y      regs(28).sva                                          
    regs(29).sva                                     16         Y           Y      regs(29).sva                                          
    regs(30).sva                                     16         Y           Y      regs(30).sva                                          
    main.stage_0.2                                    1         Y           Y      main.stage_0.2                                        
    out1:rsc.triosy:obj.ld                            1                            out1:rsc.triosy:obj.ld                                
    reg(in1:rsc.triosy:obj.ld).cse                    1                            reg(in1:rsc.triosy:obj.ld).cse                        
                                                                                                                                         
    Total:                                         1071            557         557 (Total Gating Ratio: 0.52, CG Opt Gating Ratio: 0.52) 
    
  Timing Report
    Critical Path
      Max Delay:  9.772644
      Slack:      0.22735600000000034
      
      Path                                              Startpoint                      Endpoint                       Delay  Slack  
      ------------------------------------------------- ------------------------------- ------------------------------ ------ ------
      1                                                 fir:core/reg(regs(16))          fir:core/reg(MAC:acc#17.itm.1) 9.7726 0.2274 
                                                                                                                                     
        Instance                                        Component                                                      Delta  Delay  
        --------                                        ---------                                                      -----  -----  
        fir:core/reg(regs(16))                          mgc_reg_pos_16_0_0_1_1_1_1                                     0.0000 0.0000 
        fir:core/regs(16).sva                                                                                          0.0000 0.0000 
        fir:core/MAC:mux#40                             mgc_mux_16_1_2                                                 1.3121 1.3121 
        fir:core/MAC:mux#40.itm                                                                                        0.0000 1.3121 
        fir:core/MAC-16:mul:rg                          mgc_mul_16_1_16_1_30                                           4.6000 5.9121 
        fir:core/z.out                                                                                                 0.0000 5.9121 
        fir:core/MAC:acc#9                              mgc_addc_30_0_30_0_30                                          2.5484 8.4605 
        fir:core/MAC:acc#9.itm                                                                                         0.0000 8.4605 
        fir:core/MAC:mux                                mgc_mux_30_1_2                                                 1.3121 9.7726 
        fir:core/MAC:mux.itm                                                                                           0.0000 9.7726 
        fir:core/reg(MAC:acc#17.itm.1)                  mgc_reg_pos_30_0_0_1_1_0_0                                     0.0000 9.7726 
                                                                                                                                     
      2                                                 fir:core/reg(regs(18))          fir:core/reg(MAC:acc#16.itm.1) 9.7726 0.2274 
                                                                                                                                     
        Instance                                        Component                                                      Delta  Delay  
        --------                                        ---------                                                      -----  -----  
        fir:core/reg(regs(18))                          mgc_reg_pos_16_0_0_1_1_1_1                                     0.0000 0.0000 
        fir:core/regs(18).sva                                                                                          0.0000 0.0000 
        fir:core/MAC:mux#16                             mgc_mux_16_1_2                                                 1.3121 1.3121 
        fir:core/MAC:mux#16.itm                                                                                        0.0000 1.3121 
        fir:core/MAC-19:mul:rg                          mgc_mul_16_1_16_1_30                                           4.6000 5.9121 
        fir:core/z.out#4                                                                                               0.0000 5.9121 
        fir:core/MAC:acc#8                              mgc_addc_30_0_30_0_30                                          2.5484 8.4605 
        fir:core/MAC:acc#8.itm                                                                                         0.0000 8.4605 
        fir:core/MAC:mux#1                              mgc_mux_30_1_2                                                 1.3121 9.7726 
        fir:core/MAC:mux#1.itm                                                                                         0.0000 9.7726 
        fir:core/reg(MAC:acc#16.itm.1)                  mgc_reg_pos_30_0_0_1_1_0_0                                     0.0000 9.7726 
                                                                                                                                     
      3                                                 fir:core/reg(regs(20))          fir:core/reg(MAC:acc#15.itm.1) 9.7726 0.2274 
                                                                                                                                     
        Instance                                        Component                                                      Delta  Delay  
        --------                                        ---------                                                      -----  -----  
        fir:core/reg(regs(20))                          mgc_reg_pos_16_0_0_1_1_1_1                                     0.0000 0.0000 
        fir:core/regs(20).sva                                                                                          0.0000 0.0000 
        fir:core/MAC:mux#20                             mgc_mux_16_1_2                                                 1.3121 1.3121 
        fir:core/MAC:mux#20.itm                                                                                        0.0000 1.3121 
        fir:core/MAC-13:mul:rg                          mgc_mul_16_1_16_1_30                                           4.6000 5.9121 
        fir:core/z.out#6                                                                                               0.0000 5.9121 
        fir:core/MAC:acc#7                              mgc_addc_30_0_30_0_30                                          2.5484 8.4605 
        fir:core/MAC:acc#7.itm                                                                                         0.0000 8.4605 
        fir:core/MAC:mux#2                              mgc_mux_30_1_2                                                 1.3121 9.7726 
        fir:core/MAC:mux#2.itm                                                                                         0.0000 9.7726 
        fir:core/reg(MAC:acc#15.itm.1)                  mgc_reg_pos_30_0_0_1_1_0_0                                     0.0000 9.7726 
                                                                                                                                     
      4                                                 fir:core/reg(regs(17))          fir:core/reg(MAC:acc#17.itm.1) 9.7726 0.2274 
                                                                                                                                     
        Instance                                        Component                                                      Delta  Delay  
        --------                                        ---------                                                      -----  -----  
        fir:core/reg(regs(17))                          mgc_reg_pos_16_0_0_1_1_1_1                                     0.0000 0.0000 
        fir:core/regs(17).sva                                                                                          0.0000 0.0000 
        fir:core/MAC:mux#11                             mgc_mux_16_1_2                                                 1.3121 1.3121 
        fir:core/MAC:mux#11.itm                                                                                        0.0000 1.3121 
        fir:core/MAC-18:mul:rg                          mgc_mul_16_1_16_1_30                                           4.6000 5.9121 
        fir:core/z.out#1                                                                                               0.0000 5.9121 
        fir:core/MAC:acc#9                              mgc_addc_30_0_30_0_30                                          2.5484 8.4605 
        fir:core/MAC:acc#9.itm                                                                                         0.0000 8.4605 
        fir:core/MAC:mux                                mgc_mux_30_1_2                                                 1.3121 9.7726 
        fir:core/MAC:mux.itm                                                                                           0.0000 9.7726 
        fir:core/reg(MAC:acc#17.itm.1)                  mgc_reg_pos_30_0_0_1_1_0_0                                     0.0000 9.7726 
                                                                                                                                     
      5                                                 fir:core/reg(MAC:asn#72)        fir:core/reg(MAC:acc#10.itm.1) 9.7726 0.2274 
                                                                                                                                     
        Instance                                        Component                                                      Delta  Delay  
        --------                                        ---------                                                      -----  -----  
        fir:core/reg(MAC:asn#72)                        mgc_reg_pos_16_0_0_1_1_1_1                                     0.0000 0.0000 
        fir:core/MAC:asn#72.itm                                                                                        0.0000 0.0000 
        fir:core/MAC:mux#18                             mgc_mux_16_1_2                                                 1.3121 1.3121 
        fir:core/MAC:mux#18.itm                                                                                        0.0000 1.3121 
        fir:core/MAC-14:mul:rg                          mgc_mul_16_1_16_1_30                                           4.6000 5.9121 
        fir:core/z.out#5                                                                                               0.0000 5.9121 
        fir:core/MAC:acc#18                             mgc_addc_30_0_30_0_30                                          2.5484 8.4605 
        fir:core/MAC:acc#18.itm                                                                                        0.0000 8.4605 
        fir:core/MAC:mux#7                              mgc_mux_30_1_2                                                 1.3121 9.7726 
        fir:core/MAC:mux#7.itm                                                                                         0.0000 9.7726 
        fir:core/reg(MAC:acc#10.itm.1)                  mgc_reg_pos_30_0_0_1_1_0_0                                     0.0000 9.7726 
                                                                                                                                     
      6                                                 fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:acc#15.itm.1) 9.7726 0.2274 
                                                                                                                                     
        Instance                                        Component                                                      Delta  Delay  
        --------                                        ---------                                                      -----  -----  
        fir:core/fir:core_core:fsm:inst                 fir:core_core:fsm                                              0.0000 0.0000 
        fir:core/fsm_output                                                                                            0.0000 0.0000 
        fir:core/slc(fsm_output)(1)#32                                                                                 0.0000 0.0000 
        fir:core/slc(fsm_output)(1)#32.itm                                                                             0.0000 0.0000 
        fir:core/MAC:mux#20                             mgc_mux_16_1_2                                                 1.3121 1.3121 
        fir:core/MAC:mux#20.itm                                                                                        0.0000 1.3121 
        fir:core/MAC-13:mul:rg                          mgc_mul_16_1_16_1_30                                           4.6000 5.9121 
        fir:core/z.out#6                                                                                               0.0000 5.9121 
        fir:core/MAC:acc#7                              mgc_addc_30_0_30_0_30                                          2.5484 8.4605 
        fir:core/MAC:acc#7.itm                                                                                         0.0000 8.4605 
        fir:core/MAC:mux#2                              mgc_mux_30_1_2                                                 1.3121 9.7726 
        fir:core/MAC:mux#2.itm                                                                                         0.0000 9.7726 
        fir:core/reg(MAC:acc#15.itm.1)                  mgc_reg_pos_30_0_0_1_1_0_0                                     0.0000 9.7726 
                                                                                                                                     
      7                                                 fir:core/coeffs:rsc.z           fir:core/reg(MAC:acc#17.itm.1) 9.7726 0.2274 
                                                                                                                                     
        Instance                                        Component                                                      Delta  Delay  
        --------                                        ---------                                                      -----  -----  
        fir:core/coeffs:rsc.z                                                                                          0.0000 0.0000 
        fir:core/coeffs:rsci                            mgc_in_wire_v2_1_512                                           0.0000 0.0000 
        fir:core/coeffs:rsci.d                                                                                         0.0000 0.0000 
        fir:core/coeffs:slc(coeffs:rsci.d)(287-272)                                                                    0.0000 0.0000 
        fir:core/coeffs:slc(coeffs:rsci.d)(287-272).itm                                                                0.0000 0.0000 
        fir:core/MAC:mux#12                             mgc_mux_16_1_2                                                 1.3121 1.3121 
        fir:core/MAC:mux#12.itm                                                                                        0.0000 1.3121 
        fir:core/MAC-18:mul:rg                          mgc_mul_16_1_16_1_30                                           4.6000 5.9121 
        fir:core/z.out#1                                                                                               0.0000 5.9121 
        fir:core/MAC:acc#9                              mgc_addc_30_0_30_0_30                                          2.5484 8.4605 
        fir:core/MAC:acc#9.itm                                                                                         0.0000 8.4605 
        fir:core/MAC:mux                                mgc_mux_30_1_2                                                 1.3121 9.7726 
        fir:core/MAC:mux.itm                                                                                           0.0000 9.7726 
        fir:core/reg(MAC:acc#17.itm.1)                  mgc_reg_pos_30_0_0_1_1_0_0                                     0.0000 9.7726 
                                                                                                                                     
      8                                                 fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:acc#17.itm.1) 9.7726 0.2274 
                                                                                                                                     
        Instance                                        Component                                                      Delta  Delay  
        --------                                        ---------                                                      -----  -----  
        fir:core/fir:core_core:fsm:inst                 fir:core_core:fsm                                              0.0000 0.0000 
        fir:core/fsm_output                                                                                            0.0000 0.0000 
        fir:core/slc(fsm_output)(1)#29                                                                                 0.0000 0.0000 
        fir:core/slc(fsm_output)(1)#29.itm                                                                             0.0000 0.0000 
        fir:core/MAC:mux#11                             mgc_mux_16_1_2                                                 1.3121 1.3121 
        fir:core/MAC:mux#11.itm                                                                                        0.0000 1.3121 
        fir:core/MAC-18:mul:rg                          mgc_mul_16_1_16_1_30                                           4.6000 5.9121 
        fir:core/z.out#1                                                                                               0.0000 5.9121 
        fir:core/MAC:acc#9                              mgc_addc_30_0_30_0_30                                          2.5484 8.4605 
        fir:core/MAC:acc#9.itm                                                                                         0.0000 8.4605 
        fir:core/MAC:mux                                mgc_mux_30_1_2                                                 1.3121 9.7726 
        fir:core/MAC:mux.itm                                                                                           0.0000 9.7726 
        fir:core/reg(MAC:acc#17.itm.1)                  mgc_reg_pos_30_0_0_1_1_0_0                                     0.0000 9.7726 
                                                                                                                                     
      9                                                 fir:core/reg(regs(19))          fir:core/reg(MAC:acc#10.itm.1) 9.7726 0.2274 
                                                                                                                                     
        Instance                                        Component                                                      Delta  Delay  
        --------                                        ---------                                                      -----  -----  
        fir:core/reg(regs(19))                          mgc_reg_pos_16_0_0_1_1_1_1                                     0.0000 0.0000 
        fir:core/regs(19).sva                                                                                          0.0000 0.0000 
        fir:core/MAC:mux#14                             mgc_mux_16_1_2                                                 1.3121 1.3121 
        fir:core/MAC:mux#14.itm                                                                                        0.0000 1.3121 
        fir:core/MAC-15:mul:rg                          mgc_mul_16_1_16_1_30                                           4.6000 5.9121 
        fir:core/z.out#3                                                                                               0.0000 5.9121 
        fir:core/MAC:acc#10                             mgc_addc_30_0_30_0_30                                          2.5484 8.4605 
        fir:core/MAC:acc#10.itm                                                                                        0.0000 8.4605 
        fir:core/MAC:mux#7                              mgc_mux_30_1_2                                                 1.3121 9.7726 
        fir:core/MAC:mux#7.itm                                                                                         0.0000 9.7726 
        fir:core/reg(MAC:acc#10.itm.1)                  mgc_reg_pos_30_0_0_1_1_0_0                                     0.0000 9.7726 
                                                                                                                                     
      10                                                fir:core/fir:core_core:fsm:inst fir:core/reg(MAC:acc#10.itm.1) 9.7726 0.2274 
                                                                                                                                     
        Instance                                        Component                                                      Delta  Delay  
        --------                                        ---------                                                      -----  -----  
        fir:core/fir:core_core:fsm:inst                 fir:core_core:fsm                                              0.0000 0.0000 
        fir:core/fsm_output                                                                                            0.0000 0.0000 
        fir:core/slc(fsm_output)(0)#49                                                                                 0.0000 0.0000 
        fir:core/slc(fsm_output)(0)#49.itm                                                                             0.0000 0.0000 
        fir:core/MAC:mux#18                             mgc_mux_16_1_2                                                 1.3121 1.3121 
        fir:core/MAC:mux#18.itm                                                                                        0.0000 1.3121 
        fir:core/MAC-14:mul:rg                          mgc_mul_16_1_16_1_30                                           4.6000 5.9121 
        fir:core/z.out#5                                                                                               0.0000 5.9121 
        fir:core/MAC:acc#18                             mgc_addc_30_0_30_0_30                                          2.5484 8.4605 
        fir:core/MAC:acc#18.itm                                                                                        0.0000 8.4605 
        fir:core/MAC:mux#7                              mgc_mux_30_1_2                                                 1.3121 9.7726 
        fir:core/MAC:mux#7.itm                                                                                         0.0000 9.7726 
        fir:core/reg(MAC:acc#10.itm.1)                  mgc_reg_pos_30_0_0_1_1_0_0                                     0.0000 9.7726 
                                                                                                                                     
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                Port                                   Slack (Delay) Messages 
      --------------------------------------- ------------------------------------ ------- ------- --------
      fir:core/reg(MAC:acc#31)                MAC:acc#31.itm#1                      2.3547  7.6453          
      fir:core/reg(MAC:acc#17.itm.1)          MAC:mux.itm                           0.2274  9.7726          
      fir:core/reg(MAC:acc#16.itm.1)          MAC:mux#1.itm                         0.2274  9.7726          
      fir:core/reg(MAC:acc#15.itm.1)          MAC:mux#2.itm                         0.2274  9.7726          
      fir:core/reg(MAC:acc#14.itm.1)          MAC:mux#3.itm                         0.2274  9.7726          
      fir:core/reg(MAC:acc#13.itm.1)          MAC:mux#4.itm                         0.2274  9.7726          
      fir:core/reg(MAC:acc#12.itm.1)          MAC:mux#5.itm                         0.2274  9.7726          
      fir:core/reg(MAC:acc#11.itm.1)          MAC:mux#6.itm                         0.2274  9.7726          
      fir:core/reg(MAC:acc#10.itm.1)          MAC:mux#7.itm                         0.2274  9.7726          
      fir:core/reg(out1:rsci.idat)            MAC:slc(MAC-32:acc#1)(29-14).itm      7.4516  2.5484          
      fir:core/reg(MAC:acc.itm.1)             MAC:acc#31.itm#1                      2.3547  7.6453          
      fir:core/reg(main.stage_0.2)            not#2.itm                            10.0000  0.0000          
      fir:core/reg(out1:rsc.triosy:obj.ld)    and#22.itm                            8.7210  1.2790          
      fir:core/reg(in1:rsc.triosy:obj.ld)     in1:not.itm                          10.0000  0.0000          
      fir:core/reg(MAC:asn#73)                MAC:asn#72.itm                        0.2274  9.7726          
      fir:core/reg(MAC:io_read(coeffs:rsc.@)) coeffs:slc(coeffs:rsci.d)(255-0).itm 10.0000  0.0000          
      fir:core/reg(MAC:asn#74)                MAC:asn#73.itm                        0.2274  9.7726          
      fir:core/reg(MAC:asn#71)                MAC:asn#70.itm                        0.2274  9.7726          
      fir:core/reg(MAC:asn#72)                MAC:asn#71.itm                        0.2274  9.7726          
      fir:core/reg(MAC:asn#69)                MAC:asn#68.itm                        0.2274  9.7726          
      fir:core/reg(MAC:asn#70)                MAC:asn#69.itm                        0.2274  9.7726          
      fir:core/reg(MAC:asn#67)                MAC:asn#66.itm                        0.2274  9.7726          
      fir:core/reg(MAC:asn#68)                MAC:asn#67.itm                        0.2274  9.7726          
      fir:core/reg(MAC:asn#65)                MAC:asn#64.itm                        0.2274  9.7726          
      fir:core/reg(MAC:asn#66)                MAC:asn#65.itm                        0.2274  9.7726          
      fir:core/reg(MAC:asn#63)                MAC:asn#62.itm                        0.2274  9.7726          
      fir:core/reg(MAC:asn#64)                MAC:asn#63.itm                        0.2274  9.7726          
      fir:core/reg(regs(2))                   regs(0).sva                           0.2274  9.7726          
      fir:core/reg(MAC:asn#62)                regs(2).sva                           0.2274  9.7726          
      fir:core/reg(regs(0))                   MAC:asn#90.itm                        1.5395  8.4605          
      fir:core/reg(MAC:asn#90)                in1:mux.itm                           8.6879  1.3121          
      fir:core/reg(regs(30))                  regs(29).sva                          0.2274  9.7726          
      fir:core/reg(regs(29))                  regs(28).sva                          0.2274  9.7726          
      fir:core/reg(regs(28))                  regs(27).sva                          0.2274  9.7726          
      fir:core/reg(regs(27))                  regs(26).sva                          0.2274  9.7726          
      fir:core/reg(regs(26))                  regs(25).sva                          0.2274  9.7726          
      fir:core/reg(regs(25))                  regs(24).sva                          0.2274  9.7726          
      fir:core/reg(regs(24))                  regs(23).sva                          0.2274  9.7726          
      fir:core/reg(regs(23))                  regs(22).sva                          0.2274  9.7726          
      fir:core/reg(regs(22))                  regs(21).sva                          0.2274  9.7726          
      fir:core/reg(regs(21))                  regs(20).sva                          0.2274  9.7726          
      fir:core/reg(regs(20))                  regs(19).sva                          0.2274  9.7726          
      fir:core/reg(regs(19))                  regs(18).sva                          0.2274  9.7726          
      fir:core/reg(regs(18))                  regs(17).sva                          0.2274  9.7726          
      fir:core/reg(regs(17))                  regs(16).sva                          0.2274  9.7726          
      fir:core/reg(regs(16))                  MAC:asn#74.itm                        0.2274  9.7726          
      fir                                     coeffs:rsc.triosy.lz                 10.0000  0.0000          
      fir                                     in1:rsc.triosy.lz                    10.0000  0.0000          
      fir                                     out1:rsc.dat                         10.0000  0.0000          
      fir                                     out1:rsc.triosy.lz                   10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   30    24 
    and                          
    -                    1     1 
    mul                          
    -                   30    16 
    mux                          
    -                   30     8 
    -                   16    32 
    nor                          
    -                    1     1 
    not                          
    -                    1    34 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                   30    10 
    -                  256     1 
    -                   16    32 
    -                    1     3 
    write_port                   
    -                    0     1 
    
  End of Report
