// Seed: 2795931620
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    output supply1 id_6
    , id_13,
    input tri id_7,
    input wor id_8,
    output wire id_9,
    input wor id_10,
    output wand id_11
);
  wire id_14;
  assign id_3 = id_14 ? 1 <= -1 : id_14;
  wire id_15;
endmodule
module module_1 #(
    parameter id_2 = 32'd19
) (
    output uwire id_0,
    input  wire  id_1,
    input  tri0  _id_2,
    output uwire id_3,
    output tri0  id_4,
    output tri   id_5,
    output wire  id_6,
    input  tri   id_7,
    output tri0  id_8
);
  logic [-1  -  1 : id_2] id_10;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_1,
      id_8,
      id_7,
      id_3,
      id_6,
      id_1,
      id_7,
      id_0,
      id_1,
      id_0
  );
endmodule
