{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697999144310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697999144311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 15:25:43 2023 " "Processing started: Sun Oct 22 15:25:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697999144311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697999144311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sinalizador -c Sinalizador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sinalizador -c Sinalizador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697999144311 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1697999145171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/regw/regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/regw/regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegW-RTL " "Found design unit 1: RegW-RTL" {  } { { "../RegW/RegW.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/RegW/RegW.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146432 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegW " "Found entity 1: RegW" {  } { { "../RegW/RegW.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/RegW/RegW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697999146432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/reg_ma/reg_ma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/reg_ma/reg_ma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_MA-arch " "Found design unit 1: Reg_MA-arch" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Reg_MA/Reg_MA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146437 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_MA " "Found entity 1: Reg_MA" {  } { { "../Reg_MA/Reg_MA.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Reg_MA/Reg_MA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697999146437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch " "Found design unit 1: Datapath-arch" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Datapath/Datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146442 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Datapath/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697999146442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/controladora/controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/controladora/controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controladora-arch " "Found design unit 1: Controladora-arch" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Controladora/Controladora.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controladora " "Found entity 1: Controladora" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Controladora/Controladora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697999146451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comp " "Found design unit 1: comparador-comp" {  } { { "../Comparador/Comparador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Comparador/Comparador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146456 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../Comparador/Comparador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Comparador/Comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697999146456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/bcd_7seg/bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lhenr/onedrive/documentos/ufmg/lsd/lab8/tudo/bcd_7seg/bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd_7seg-with_select_bcd7seg " "Found design unit 1: Bcd_7seg-with_select_bcd7seg" {  } { { "../BCD_7seg/BCD_7seg.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/BCD_7seg/BCD_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146461 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd_7seg " "Found entity 1: Bcd_7seg" {  } { { "../BCD_7seg/BCD_7seg.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/BCD_7seg/BCD_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697999146461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinalizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinalizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sinalizador-arch " "Found design unit 1: Sinalizador-arch" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146469 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sinalizador " "Found entity 1: Sinalizador" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697999146469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sinalizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_sinalizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Sinalizador-teste " "Found design unit 1: tb_Sinalizador-teste" {  } { { "tb_Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/tb_Sinalizador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146473 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Sinalizador " "Found entity 1: tb_Sinalizador" {  } { { "tb_Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/tb_Sinalizador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697999146473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697999146473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sinalizador " "Elaborating entity \"Sinalizador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697999146584 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Subindo Sinalizador.vhd(11) " "VHDL Signal Declaration warning at Sinalizador.vhd(11): used implicit default value for signal \"Subindo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1697999146702 "|Sinalizador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Descendo Sinalizador.vhd(12) " "VHDL Signal Declaration warning at Sinalizador.vhd(12): used implicit default value for signal \"Descendo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1697999146702 "|Sinalizador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Display Sinalizador.vhd(13) " "VHDL Signal Declaration warning at Sinalizador.vhd(13): used implicit default value for signal \"Display\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1697999146703 "|Sinalizador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk Sinalizador.vhd(56) " "VHDL Signal Declaration warning at Sinalizador.vhd(56): used explicit default value for signal \"clk\" because signal was never assigned a value" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1697999146703 "|Sinalizador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fioReset Sinalizador.vhd(57) " "VHDL Signal Declaration warning at Sinalizador.vhd(57): used implicit default value for signal \"fioReset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1697999146703 "|Sinalizador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidaSubindo Sinalizador.vhd(58) " "Verilog HDL or VHDL warning at Sinalizador.vhd(58): object \"saidaSubindo\" assigned a value but never read" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1697999146703 "|Sinalizador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidaDescendo Sinalizador.vhd(58) " "Verilog HDL or VHDL warning at Sinalizador.vhd(58): object \"saidaDescendo\" assigned a value but never read" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1697999146704 "|Sinalizador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fioE Sinalizador.vhd(59) " "VHDL Signal Declaration warning at Sinalizador.vhd(59): used implicit default value for signal \"fioE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1697999146704 "|Sinalizador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidaDisplay Sinalizador.vhd(60) " "Verilog HDL or VHDL warning at Sinalizador.vhd(60): object \"saidaDisplay\" assigned a value but never read" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1697999146704 "|Sinalizador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:instance_datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:instance_datapath\"" {  } { { "Sinalizador.vhd" "instance_datapath" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697999147010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegW Datapath:instance_datapath\|RegW:instance_Reg_E " "Elaborating entity \"RegW\" for hierarchy \"Datapath:instance_datapath\|RegW:instance_Reg_E\"" {  } { { "../Datapath/Datapath.vhd" "instance_Reg_E" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Datapath/Datapath.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697999147080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador Datapath:instance_datapath\|comparador:instance_Comp " "Elaborating entity \"comparador\" for hierarchy \"Datapath:instance_datapath\|comparador:instance_Comp\"" {  } { { "../Datapath/Datapath.vhd" "instance_Comp" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Datapath/Datapath.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697999147100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_MA Datapath:instance_datapath\|Reg_MA:instance_MA " "Elaborating entity \"Reg_MA\" for hierarchy \"Datapath:instance_datapath\|Reg_MA:instance_MA\"" {  } { { "../Datapath/Datapath.vhd" "instance_MA" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Datapath/Datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697999147152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bcd_7seg Datapath:instance_datapath\|Bcd_7seg:instance_BCD " "Elaborating entity \"Bcd_7seg\" for hierarchy \"Datapath:instance_datapath\|Bcd_7seg:instance_BCD\"" {  } { { "../Datapath/Datapath.vhd" "instance_BCD" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Datapath/Datapath.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697999147237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegW Datapath:instance_datapath\|RegW:instance_Sobe " "Elaborating entity \"RegW\" for hierarchy \"Datapath:instance_datapath\|RegW:instance_Sobe\"" {  } { { "../Datapath/Datapath.vhd" "instance_Sobe" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Datapath/Datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697999147258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controladora Controladora:instance_controladora " "Elaborating entity \"Controladora\" for hierarchy \"Controladora:instance_controladora\"" {  } { { "Sinalizador.vhd" "instance_controladora" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697999147272 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Subindo GND " "Pin \"Subindo\" is stuck at GND" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697999149334 "|Sinalizador|Subindo"} { "Warning" "WMLS_MLS_STUCK_PIN" "Descendo GND " "Pin \"Descendo\" is stuck at GND" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697999149334 "|Sinalizador|Descendo"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[0\] GND " "Pin \"Display\[0\]\" is stuck at GND" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697999149334 "|Sinalizador|Display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[1\] GND " "Pin \"Display\[1\]\" is stuck at GND" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697999149334 "|Sinalizador|Display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[2\] GND " "Pin \"Display\[2\]\" is stuck at GND" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697999149334 "|Sinalizador|Display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[3\] GND " "Pin \"Display\[3\]\" is stuck at GND" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697999149334 "|Sinalizador|Display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[4\] GND " "Pin \"Display\[4\]\" is stuck at GND" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697999149334 "|Sinalizador|Display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[5\] GND " "Pin \"Display\[5\]\" is stuck at GND" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697999149334 "|Sinalizador|Display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display\[6\] GND " "Pin \"Display\[6\]\" is stuck at GND" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1697999149334 "|Sinalizador|Display[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1697999149334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1697999149414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1697999150837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697999150837 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697999151736 "|Sinalizador|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[0\] " "No output dependent on input pin \"E\[0\]\"" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697999151736 "|Sinalizador|E[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[1\] " "No output dependent on input pin \"E\[1\]\"" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697999151736 "|Sinalizador|E[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[2\] " "No output dependent on input pin \"E\[2\]\"" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697999151736 "|Sinalizador|E[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[3\] " "No output dependent on input pin \"E\[3\]\"" {  } { { "Sinalizador.vhd" "" { Text "C:/Users/lhenr/OneDrive/Documentos/UFMG/LSD/Lab8/Tudo/Sinalizador/Sinalizador.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697999151736 "|Sinalizador|E[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1697999151736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1697999151752 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1697999151752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1697999151752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697999151813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 22 15:25:51 2023 " "Processing ended: Sun Oct 22 15:25:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697999151813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697999151813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697999151813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697999151813 ""}
