INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/4bit_adder/4bit_adder.srcs/sources_1/new/4bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/4bit_adder/4bit_adder.srcs/sim_1/new/four_bit_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/ryanfeng/HardDisk/Study/Git_Repos/UVM_knowledge/4bit_adder/4bit_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
