// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.426400,HLS_SYN_LAT=1619,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=15,HLS_SYN_FF=3998,HLS_SYN_LUT=2976}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        a_2_Addr_A,
        a_2_EN_A,
        a_2_WEN_A,
        a_2_Din_A,
        a_2_Dout_A,
        a_2_Clk_A,
        a_2_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        b_2_Addr_A,
        b_2_EN_A,
        b_2_WEN_A,
        b_2_Din_A,
        b_2_Dout_A,
        b_2_Clk_A,
        b_2_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 8'b1;
parameter    ap_ST_fsm_pp0_stage0 = 8'b10;
parameter    ap_ST_fsm_pp0_stage1 = 8'b100;
parameter    ap_ST_fsm_pp0_stage2 = 8'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 8'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 8'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 8'b1000000;
parameter    ap_ST_fsm_state90 = 8'b10000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv57_0 = 57'b000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv59_1 = 59'b1;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv59_2 = 59'b10;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv32_7 = 32'b111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] a_2_Addr_A;
output   a_2_EN_A;
output  [3:0] a_2_WEN_A;
output  [31:0] a_2_Din_A;
input  [31:0] a_2_Dout_A;
output   a_2_Clk_A;
output   a_2_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] b_2_Addr_A;
output   b_2_EN_A;
output  [3:0] b_2_WEN_A;
output  [31:0] b_2_Din_A;
input  [31:0] b_2_Dout_A;
output   b_2_Clk_A;
output   b_2_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg a_2_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg b_2_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_844;
reg   [4:0] i_reg_855;
reg   [4:0] j_reg_866;
reg   [31:0] reg_918;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_1607;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [0:0] tmp_3_reg_1749;
reg   [31:0] reg_922;
reg   [31:0] reg_926;
reg   [31:0] reg_930;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage4;
reg   [31:0] reg_934;
reg   [31:0] reg_938;
wire   [31:0] grp_fu_886_p2;
reg   [31:0] reg_942;
reg    ap_enable_reg_pp0_iter13;
reg   [0:0] ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1607;
reg    ap_enable_reg_pp0_iter14;
reg   [0:0] ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_1607;
wire   [0:0] exitcond_flatten_fu_948_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1607;
reg   [0:0] ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1607;
wire   [8:0] indvar_flatten_next_fu_954_p2;
reg   [8:0] indvar_flatten_next_reg_1611;
wire   [4:0] j_mid2_fu_972_p3;
reg   [4:0] j_mid2_reg_1616;
wire   [0:0] tmp_mid2_fu_992_p3;
reg   [0:0] tmp_mid2_reg_1628;
wire   [4:0] tmp_1_mid2_v_fu_1000_p3;
reg   [4:0] tmp_1_mid2_v_reg_1632;
wire   [7:0] tmp_7_fu_1028_p2;
reg   [7:0] tmp_7_reg_1638;
wire   [6:0] tmp_14_fu_1040_p3;
reg   [6:0] tmp_14_reg_1657;
wire   [63:0] tmp_6_fu_1053_p1;
reg   [63:0] tmp_6_reg_1669;
wire   [0:0] tmp_3_fu_1126_p2;
wire   [63:0] tmp_9_fu_1141_p1;
reg   [63:0] tmp_9_reg_1784;
wire   [31:0] a_row_load_12_fu_1181_p3;
wire   [31:0] a_row_load_6_fu_1189_p3;
wire   [31:0] a_row_load_fu_1197_p3;
wire   [6:0] tmp_6_cast6_fu_1220_p1;
reg   [6:0] tmp_6_cast6_reg_1846;
wire   [31:0] b_copy_0_q0;
wire   [31:0] b_copy_6_q0;
wire   [31:0] b_copy_12_q0;
wire   [31:0] a_row_load_13_fu_1256_p3;
wire   [31:0] a_row_load_7_fu_1264_p3;
wire   [31:0] a_row_load_1_fu_1272_p3;
wire   [31:0] b_copy_1_q0;
wire   [31:0] b_copy_7_q0;
wire   [31:0] b_copy_13_q0;
wire   [31:0] a_row_load_14_fu_1324_p3;
wire   [31:0] a_row_load_8_fu_1332_p3;
wire   [31:0] a_row_load_2_fu_1340_p3;
wire   [31:0] b_copy_2_q0;
wire   [31:0] b_copy_8_q0;
wire   [31:0] b_copy_14_q0;
wire   [4:0] j_1_fu_1374_p2;
reg   [4:0] j_1_reg_2026;
wire   [31:0] a_row_load_15_fu_1411_p3;
wire   [31:0] a_row_load_11_fu_1419_p3;
reg   [31:0] a_row_load_11_reg_2036;
wire   [31:0] a_row_load_10_fu_1426_p3;
reg   [31:0] a_row_load_10_reg_2041;
wire   [31:0] a_row_load_9_fu_1433_p3;
wire   [31:0] a_row_load_5_fu_1441_p3;
reg   [31:0] a_row_load_5_reg_2051;
wire   [31:0] a_row_load_4_fu_1448_p3;
reg   [31:0] a_row_load_4_reg_2056;
wire   [31:0] a_row_load_3_fu_1455_p3;
wire   [9:0] tmp_28_fu_1501_p2;
reg   [9:0] tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter2_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter3_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter4_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter5_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter6_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter7_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter8_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter9_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter10_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter11_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter12_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter13_tmp_28_reg_2066;
reg   [9:0] ap_pipeline_reg_pp0_iter14_tmp_28_reg_2066;
wire   [31:0] grp_fu_890_p2;
reg   [31:0] tmp_s_reg_2071;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] b_copy_3_q0;
wire   [31:0] grp_fu_895_p2;
reg   [31:0] tmp_2_6_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_6_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_6_reg_2086;
wire   [31:0] b_copy_9_q0;
wire   [31:0] grp_fu_900_p2;
reg   [31:0] tmp_2_11_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_11_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_11_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_11_reg_2101;
wire   [31:0] b_copy_15_q0;
reg   [31:0] tmp_2_1_reg_2111;
wire   [31:0] b_copy_4_q0;
reg   [31:0] tmp_2_7_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_7_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_7_reg_2126;
wire   [31:0] b_copy_10_q0;
reg   [31:0] tmp_2_12_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_12_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_12_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_12_reg_2141;
reg   [31:0] tmp_2_2_reg_2146;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_2146;
wire   [31:0] b_copy_5_q0;
reg   [31:0] tmp_2_8_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_8_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_8_reg_2156;
wire   [31:0] b_copy_11_q0;
reg   [31:0] tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_13_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_13_reg_2166;
reg   [31:0] tmp_2_3_reg_2171;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_2171;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_3_reg_2171;
reg   [31:0] tmp_2_9_reg_2176;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2176;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2176;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2176;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2176;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_9_reg_2176;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_9_reg_2176;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_9_reg_2176;
reg   [31:0] tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter10_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter11_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter12_tmp_2_14_reg_2181;
reg   [31:0] ap_pipeline_reg_pp0_iter13_tmp_2_14_reg_2181;
reg   [31:0] tmp_2_4_reg_2186;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2186;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2186;
reg   [31:0] tmp_2_s_reg_2191;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_2191;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2191;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2191;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2191;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2191;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2191;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_s_reg_2191;
wire   [31:0] grp_fu_877_p2;
reg   [31:0] tmp_5_reg_2196;
reg   [31:0] tmp_2_5_reg_2201;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2201;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2201;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_5_reg_2201;
reg   [31:0] tmp_2_10_reg_2206;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_2206;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2206;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2206;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2206;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2206;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2206;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_10_reg_2206;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_10_reg_2206;
reg   [31:0] tmp_5_1_reg_2211;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] tmp_5_2_reg_2216;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] tmp_5_3_reg_2221;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] tmp_5_4_reg_2226;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] tmp_5_5_reg_2231;
reg    ap_enable_reg_pp0_iter6;
wire   [31:0] grp_fu_882_p2;
reg   [31:0] tmp_5_6_reg_2236;
reg   [31:0] tmp_5_7_reg_2241;
reg    ap_enable_reg_pp0_iter7;
reg   [31:0] tmp_5_8_reg_2246;
reg    ap_enable_reg_pp0_iter8;
reg   [31:0] tmp_5_9_reg_2251;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] tmp_5_s_reg_2256;
reg    ap_enable_reg_pp0_iter10;
reg   [31:0] tmp_5_10_reg_2261;
reg    ap_enable_reg_pp0_iter11;
reg   [31:0] tmp_5_11_reg_2266;
reg   [31:0] tmp_5_12_reg_2271;
reg    ap_enable_reg_pp0_iter12;
reg   [3:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [3:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [3:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [3:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [3:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [3:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [3:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [3:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [3:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [3:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [3:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [3:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [3:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [3:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [3:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [3:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [8:0] indvar_flatten_phi_fu_848_p4;
reg   [4:0] i_phi_fu_859_p4;
reg   [4:0] j_phi_fu_870_p4;
wire  signed [63:0] tmp_7_cast_fu_1034_p1;
wire   [63:0] tmp_15_fu_1048_p1;
wire   [63:0] tmp_8_cast_fu_1065_p1;
wire   [63:0] tmp_17_fu_1076_p3;
wire   [63:0] tmp_24_cast_fu_1094_p1;
wire  signed [63:0] tmp_10_cast_fu_1106_p1;
wire   [63:0] tmp_19_fu_1117_p3;
wire   [63:0] tmp_24_fu_1131_p3;
wire  signed [63:0] tmp_11_cast_fu_1161_p1;
wire   [63:0] tmp_21_fu_1172_p3;
wire   [63:0] tmp_26_cast_fu_1229_p1;
wire  signed [63:0] tmp_12_cast_fu_1250_p1;
wire   [63:0] tmp_26_fu_1295_p3;
wire  signed [63:0] tmp_13_cast_fu_1318_p1;
wire   [63:0] tmp_28_cast_fu_1368_p1;
wire   [63:0] tmp_29_cast_fu_1507_p1;
reg   [31:0] a_row_load_015_fu_120;
reg   [31:0] a_row_load_29_fu_124;
reg   [31:0] a_row_load_28_fu_128;
reg   [31:0] a_row_load_27_fu_132;
reg   [31:0] a_row_load_26_fu_136;
reg   [31:0] a_row_load_25_fu_140;
reg   [31:0] a_row_load_24_fu_144;
reg   [31:0] a_row_load_23_fu_148;
reg   [31:0] a_row_load_22_fu_152;
reg   [31:0] a_row_load_21_fu_156;
reg   [31:0] a_row_load_20_fu_160;
reg   [31:0] a_row_load_19_fu_164;
reg   [31:0] a_row_load_18_fu_168;
reg   [31:0] a_row_load_17_fu_172;
reg   [31:0] a_row_load_16_fu_176;
reg   [31:0] a_row_load_s_fu_180;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] a_2_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
reg   [31:0] b_2_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_877_p0;
reg   [31:0] grp_fu_877_p1;
reg   [31:0] grp_fu_882_p0;
reg   [31:0] grp_fu_882_p1;
reg   [31:0] grp_fu_886_p0;
reg   [31:0] grp_fu_886_p1;
reg   [31:0] grp_fu_890_p0;
reg   [31:0] grp_fu_890_p1;
reg   [31:0] grp_fu_895_p0;
reg   [31:0] grp_fu_895_p1;
reg   [31:0] grp_fu_900_p0;
reg   [31:0] grp_fu_900_p1;
wire   [0:0] exitcond_fu_966_p2;
wire   [4:0] i_1_fu_960_p2;
wire   [0:0] tmp_mid1_fu_980_p2;
wire   [0:0] tmp2_fu_986_p2;
wire   [5:0] tmp_4_fu_1016_p3;
wire   [7:0] tmp_1_fu_1008_p3;
wire   [7:0] p_shl1_cast_fu_1024_p1;
wire   [7:0] tmp_8_fu_1060_p2;
wire   [6:0] tmp_16_fu_1071_p2;
wire   [5:0] tmp_6_cast_fu_1085_p1;
wire   [5:0] tmp_23_fu_1088_p2;
wire   [7:0] tmp_10_fu_1101_p2;
wire   [6:0] tmp_18_fu_1112_p2;
wire   [7:0] tmp_11_fu_1156_p2;
wire   [6:0] tmp_20_fu_1167_p2;
wire   [6:0] tmp_25_fu_1223_p2;
wire   [7:0] tmp_12_fu_1245_p2;
wire   [7:0] tmp_13_fu_1313_p2;
wire   [6:0] tmp_27_fu_1363_p2;
wire   [8:0] tmp_22_fu_1400_p3;
wire   [9:0] tmp_23_cast_fu_1407_p1;
wire   [9:0] tmp_9_cast_fu_1498_p1;
wire   [0:0] ap_CS_fsm_state90;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(b_2_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_877_p0),
    .din1(grp_fu_877_p1),
    .ce(1'b1),
    .dout(grp_fu_877_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_882_p0),
    .din1(grp_fu_882_p1),
    .ce(1'b1),
    .dout(grp_fu_882_p2)
);

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_886_p0),
    .din1(grp_fu_886_p1),
    .ce(1'b1),
    .dout(grp_fu_886_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_890_p0),
    .din1(grp_fu_890_p1),
    .ce(1'b1),
    .dout(grp_fu_890_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_895_p0),
    .din1(grp_fu_895_p1),
    .ce(1'b1),
    .dout(grp_fu_895_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_900_p0),
    .din1(grp_fu_900_p1),
    .ce(1'b1),
    .dout(grp_fu_900_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_948_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & ~(exitcond_flatten_reg_1607 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_855 <= tmp_1_mid2_v_reg_1632;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_855 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_844 <= indvar_flatten_next_reg_1611;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_844 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_866 <= j_1_reg_2026;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_866 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_row_load_015_fu_120 <= a_row_load_fu_1197_p3;
        a_row_load_18_fu_168 <= a_row_load_12_fu_1181_p3;
        a_row_load_24_fu_144 <= a_row_load_6_fu_1189_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_load_10_reg_2041 <= a_row_load_10_fu_1426_p3;
        a_row_load_11_reg_2036 <= a_row_load_11_fu_1419_p3;
        a_row_load_4_reg_2056 <= a_row_load_4_fu_1448_p3;
        a_row_load_5_reg_2051 <= a_row_load_5_fu_1441_p3;
        tmp_28_reg_2066 <= tmp_28_fu_1501_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_load_16_fu_176 <= a_row_load_14_fu_1324_p3;
        a_row_load_22_fu_152 <= a_row_load_8_fu_1332_p3;
        a_row_load_28_fu_128 <= a_row_load_2_fu_1340_p3;
        j_1_reg_2026 <= j_1_fu_1374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_load_17_fu_172 <= a_row_load_13_fu_1256_p3;
        a_row_load_23_fu_148 <= a_row_load_7_fu_1264_p3;
        a_row_load_29_fu_124 <= a_row_load_1_fu_1272_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_load_19_fu_164 <= a_row_load_11_fu_1419_p3;
        a_row_load_20_fu_160 <= a_row_load_10_fu_1426_p3;
        a_row_load_21_fu_156 <= a_row_load_9_fu_1433_p3;
        a_row_load_25_fu_140 <= a_row_load_5_fu_1441_p3;
        a_row_load_26_fu_136 <= a_row_load_4_fu_1448_p3;
        a_row_load_27_fu_132 <= a_row_load_3_fu_1455_p3;
        a_row_load_s_fu_180 <= a_row_load_15_fu_1411_p3;
        tmp_2_11_reg_2101 <= grp_fu_900_p2;
        tmp_2_6_reg_2086 <= grp_fu_895_p2;
        tmp_s_reg_2071 <= grp_fu_890_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter10_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter9_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter10_tmp_2_11_reg_2101 <= ap_pipeline_reg_pp0_iter9_tmp_2_11_reg_2101;
        ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter11_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter10_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter11_tmp_2_11_reg_2101 <= ap_pipeline_reg_pp0_iter10_tmp_2_11_reg_2101;
        ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter12_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter11_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter13_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter12_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter14_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter13_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1607 <= exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter2_tmp_28_reg_2066 <= tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2101 <= tmp_2_11_reg_2101;
        ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_2086 <= tmp_2_6_reg_2086;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter3_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter2_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2101 <= ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2101;
        ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2086 <= ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_2086;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter4_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter3_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2101 <= ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2101;
        ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2086 <= ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2086;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter5_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter4_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2101 <= ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2101;
        ap_pipeline_reg_pp0_iter5_tmp_2_6_reg_2086 <= ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2086;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter6_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter5_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2101 <= ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2101;
        ap_pipeline_reg_pp0_iter6_tmp_2_6_reg_2086 <= ap_pipeline_reg_pp0_iter5_tmp_2_6_reg_2086;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter7_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter6_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2101 <= ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2101;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter8_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter7_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2101 <= ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2101;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1607 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1607;
        ap_pipeline_reg_pp0_iter9_tmp_28_reg_2066 <= ap_pipeline_reg_pp0_iter8_tmp_28_reg_2066;
        ap_pipeline_reg_pp0_iter9_tmp_2_11_reg_2101 <= ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2101;
        exitcond_flatten_reg_1607 <= exitcond_flatten_fu_948_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_12_reg_2141 <= ap_pipeline_reg_pp0_iter9_tmp_2_12_reg_2141;
        ap_pipeline_reg_pp0_iter11_tmp_2_12_reg_2141 <= ap_pipeline_reg_pp0_iter10_tmp_2_12_reg_2141;
        ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2141 <= tmp_2_12_reg_2141;
        ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_2126 <= tmp_2_7_reg_2126;
        ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2141 <= ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2141;
        ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2126 <= ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_2126;
        ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2141 <= ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2141;
        ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2126 <= ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2126;
        ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2141 <= ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2141;
        ap_pipeline_reg_pp0_iter5_tmp_2_7_reg_2126 <= ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2126;
        ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2141 <= ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2141;
        ap_pipeline_reg_pp0_iter6_tmp_2_7_reg_2126 <= ap_pipeline_reg_pp0_iter5_tmp_2_7_reg_2126;
        ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2141 <= ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2141;
        ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2141 <= ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2141;
        ap_pipeline_reg_pp0_iter9_tmp_2_12_reg_2141 <= ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2141;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_13_reg_2166 <= ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2166;
        ap_pipeline_reg_pp0_iter11_tmp_2_13_reg_2166 <= ap_pipeline_reg_pp0_iter10_tmp_2_13_reg_2166;
        ap_pipeline_reg_pp0_iter12_tmp_2_13_reg_2166 <= ap_pipeline_reg_pp0_iter11_tmp_2_13_reg_2166;
        ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_2166 <= tmp_2_13_reg_2166;
        ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_2146 <= tmp_2_2_reg_2146;
        ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_2156 <= tmp_2_8_reg_2156;
        ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2166 <= ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_2166;
        ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_2156 <= ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_2156;
        ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2166 <= ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2166;
        ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_2156 <= ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_2156;
        ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2166 <= ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2166;
        ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_2156 <= ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_2156;
        ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2166 <= ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2166;
        ap_pipeline_reg_pp0_iter6_tmp_2_8_reg_2156 <= ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_2156;
        ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2166 <= ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2166;
        ap_pipeline_reg_pp0_iter7_tmp_2_8_reg_2156 <= ap_pipeline_reg_pp0_iter6_tmp_2_8_reg_2156;
        ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2166 <= ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2166;
        ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2166 <= ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2166;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter10_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter11_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter10_tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter12_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter11_tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter13_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter12_tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_2181 <= tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_2171 <= tmp_2_3_reg_2171;
        ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2176 <= tmp_2_9_reg_2176;
        ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter3_tmp_2_3_reg_2171 <= ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_2171;
        ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2176 <= ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2176;
        ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2176 <= ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2176;
        ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2176 <= ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2176;
        ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter6_tmp_2_9_reg_2176 <= ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2176;
        ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter7_tmp_2_9_reg_2176 <= ap_pipeline_reg_pp0_iter6_tmp_2_9_reg_2176;
        ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2181;
        ap_pipeline_reg_pp0_iter8_tmp_2_9_reg_2176 <= ap_pipeline_reg_pp0_iter7_tmp_2_9_reg_2176;
        ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2181 <= ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2181;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_2206 <= tmp_2_10_reg_2206;
        ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2201 <= tmp_2_5_reg_2201;
        ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2206 <= ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_2206;
        ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2201 <= ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2201;
        ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2206 <= ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2206;
        ap_pipeline_reg_pp0_iter4_tmp_2_5_reg_2201 <= ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2201;
        ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2206 <= ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2206;
        ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2206 <= ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2206;
        ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2206 <= ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2206;
        ap_pipeline_reg_pp0_iter8_tmp_2_10_reg_2206 <= ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2206;
        ap_pipeline_reg_pp0_iter9_tmp_2_10_reg_2206 <= ap_pipeline_reg_pp0_iter8_tmp_2_10_reg_2206;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2186 <= tmp_2_4_reg_2186;
        ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_2191 <= tmp_2_s_reg_2191;
        ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2186 <= ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2186;
        ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2191 <= ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_2191;
        ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2191 <= ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2191;
        ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2191 <= ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2191;
        ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2191 <= ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2191;
        ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2191 <= ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2191;
        ap_pipeline_reg_pp0_iter8_tmp_2_s_reg_2191 <= ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2191;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_1611 <= indvar_flatten_next_fu_954_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_948_p2))) begin
        j_mid2_reg_1616 <= j_mid2_fu_972_p3;
        tmp_14_reg_1657[6 : 2] <= tmp_14_fu_1040_p3[6 : 2];
        tmp_7_reg_1638[7 : 1] <= tmp_7_fu_1028_p2[7 : 1];
        tmp_mid2_reg_1628 <= tmp_mid2_fu_992_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_3_reg_1749)))) begin
        reg_918 <= a_0_Dout_A;
        reg_922 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_926 <= a_2_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & ~(1'b0 == tmp_3_reg_1749) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_930 <= a_0_Dout_A;
        reg_934 <= a_1_Dout_A;
        reg_938 <= a_2_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter13) & (1'b0 == ap_pipeline_reg_pp0_iter13_exitcond_flatten_reg_1607)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter14) & (1'b0 == ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_1607)))) begin
        reg_942 <= grp_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_948_p2))) begin
        tmp_1_mid2_v_reg_1632 <= tmp_1_mid2_v_fu_1000_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1607))) begin
        tmp_2_10_reg_2206 <= grp_fu_895_p2;
        tmp_2_5_reg_2201 <= grp_fu_890_p2;
        tmp_5_reg_2196 <= grp_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1607))) begin
        tmp_2_12_reg_2141 <= grp_fu_900_p2;
        tmp_2_1_reg_2111 <= grp_fu_890_p2;
        tmp_2_7_reg_2126 <= grp_fu_895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1607))) begin
        tmp_2_13_reg_2166 <= grp_fu_900_p2;
        tmp_2_2_reg_2146 <= grp_fu_890_p2;
        tmp_2_8_reg_2156 <= grp_fu_895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1607))) begin
        tmp_2_14_reg_2181 <= grp_fu_900_p2;
        tmp_2_3_reg_2171 <= grp_fu_890_p2;
        tmp_2_9_reg_2176 <= grp_fu_895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1607))) begin
        tmp_2_4_reg_2186 <= grp_fu_890_p2;
        tmp_2_s_reg_2191 <= grp_fu_895_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_3_reg_1749 <= tmp_3_fu_1126_p2;
        tmp_9_reg_1784[4 : 0] <= tmp_9_fu_1141_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1607) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        tmp_5_10_reg_2261 <= grp_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter11) & (1'b0 == ap_pipeline_reg_pp0_iter11_exitcond_flatten_reg_1607))) begin
        tmp_5_11_reg_2266 <= grp_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter12) & (1'b0 == ap_pipeline_reg_pp0_iter12_exitcond_flatten_reg_1607))) begin
        tmp_5_12_reg_2271 <= grp_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1607))) begin
        tmp_5_1_reg_2211 <= grp_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1607))) begin
        tmp_5_2_reg_2216 <= grp_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1607))) begin
        tmp_5_3_reg_2221 <= grp_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1607))) begin
        tmp_5_4_reg_2226 <= grp_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1607) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_5_5_reg_2231 <= grp_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1607))) begin
        tmp_5_6_reg_2236 <= grp_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1607))) begin
        tmp_5_7_reg_2241 <= grp_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1607))) begin
        tmp_5_8_reg_2246 <= grp_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1607))) begin
        tmp_5_9_reg_2251 <= grp_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1607))) begin
        tmp_5_s_reg_2256 <= grp_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        tmp_6_cast6_reg_1846[4 : 0] <= tmp_6_cast6_fu_1220_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_948_p2) & ~(1'b0 == tmp_mid2_fu_992_p3))) begin
        tmp_6_reg_1669[4 : 0] <= tmp_6_fu_1053_p1[4 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_13_cast_fu_1318_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_12_cast_fu_1250_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_11_cast_fu_1161_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_10_cast_fu_1106_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_8_cast_fu_1065_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_7_cast_fu_1034_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_13_cast_fu_1318_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_12_cast_fu_1250_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_11_cast_fu_1161_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_10_cast_fu_1106_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_8_cast_fu_1065_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_7_cast_fu_1034_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_2_Addr_A_orig = tmp_21_fu_1172_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_2_Addr_A_orig = tmp_19_fu_1117_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_2_Addr_A_orig = tmp_17_fu_1076_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_2_Addr_A_orig = tmp_15_fu_1048_p1;
        end else begin
            a_2_Addr_A_orig = 'bx;
        end
    end else begin
        a_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_2_EN_A = 1'b1;
    end else begin
        a_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_28_cast_fu_1368_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_26_fu_1295_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_26_cast_fu_1229_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_24_fu_1131_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_24_cast_fu_1094_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_6_fu_1053_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_28_cast_fu_1368_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_26_fu_1295_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_26_cast_fu_1229_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_24_fu_1131_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_24_cast_fu_1094_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_6_fu_1053_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_2_Addr_A_orig = tmp_26_cast_fu_1229_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_2_Addr_A_orig = tmp_24_fu_1131_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_2_Addr_A_orig = tmp_24_cast_fu_1094_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_2_Addr_A_orig = tmp_6_fu_1053_p1;
        end else begin
            b_2_Addr_A_orig = 'bx;
        end
    end else begin
        b_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_2_EN_A = 1'b1;
    end else begin
        b_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_0_address0 = tmp_9_fu_1141_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_10_address0 = tmp_9_reg_1784;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        b_copy_10_address0 = tmp_6_reg_1669;
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_11_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_11_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_1628) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_12_address0 = tmp_9_fu_1141_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_12_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_13_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_13_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_14_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_14_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_14_address0 = 'bx;
        end
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_15_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_15_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_1_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_2_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_2_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_2_address0 = 'bx;
        end
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_3_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_3_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_4_address0 = tmp_9_reg_1784;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        b_copy_4_address0 = tmp_6_reg_1669;
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_5_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_5_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_1628) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_6_address0 = tmp_9_fu_1141_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_6_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_6_address0 = 'bx;
        end
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_7_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_7_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_8_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_8_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_9_address0 = tmp_9_reg_1784;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_9_address0 = tmp_6_reg_1669;
        end else begin
            b_copy_9_address0 = 'bx;
        end
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_1628))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter14))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter14) & (1'b0 == ap_pipeline_reg_pp0_iter14_exitcond_flatten_reg_1607))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_877_p0 = tmp_5_4_reg_2226;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_877_p0 = tmp_5_3_reg_2221;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_877_p0 = tmp_5_2_reg_2216;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_877_p0 = tmp_5_1_reg_2211;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_877_p0 = tmp_5_reg_2196;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_877_p0 = tmp_s_reg_2071;
    end else begin
        grp_fu_877_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_877_p1 = ap_pipeline_reg_pp0_iter4_tmp_2_5_reg_2201;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_877_p1 = ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2186;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_877_p1 = ap_pipeline_reg_pp0_iter3_tmp_2_3_reg_2171;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_877_p1 = ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_2146;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_877_p1 = tmp_2_1_reg_2111;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_877_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_877_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_882_p0 = tmp_5_s_reg_2256;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_882_p0 = tmp_5_9_reg_2251;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_882_p0 = tmp_5_8_reg_2246;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_882_p0 = tmp_5_7_reg_2241;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_882_p0 = tmp_5_6_reg_2236;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_882_p0 = tmp_5_5_reg_2231;
    end else begin
        grp_fu_882_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_882_p1 = ap_pipeline_reg_pp0_iter9_tmp_2_10_reg_2206;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_882_p1 = ap_pipeline_reg_pp0_iter8_tmp_2_s_reg_2191;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_882_p1 = ap_pipeline_reg_pp0_iter8_tmp_2_9_reg_2176;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_882_p1 = ap_pipeline_reg_pp0_iter7_tmp_2_8_reg_2156;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_882_p1 = ap_pipeline_reg_pp0_iter6_tmp_2_7_reg_2126;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_882_p1 = ap_pipeline_reg_pp0_iter6_tmp_2_6_reg_2086;
    end else begin
        grp_fu_882_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter13))) begin
        grp_fu_886_p0 = reg_942;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_886_p0 = tmp_5_12_reg_2271;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_886_p0 = tmp_5_11_reg_2266;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        grp_fu_886_p0 = tmp_5_10_reg_2261;
    end else begin
        grp_fu_886_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter13))) begin
        grp_fu_886_p1 = ap_pipeline_reg_pp0_iter13_tmp_2_14_reg_2181;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_886_p1 = ap_pipeline_reg_pp0_iter12_tmp_2_13_reg_2166;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter12))) begin
        grp_fu_886_p1 = ap_pipeline_reg_pp0_iter11_tmp_2_12_reg_2141;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter11))) begin
        grp_fu_886_p1 = ap_pipeline_reg_pp0_iter11_tmp_2_11_reg_2101;
    end else begin
        grp_fu_886_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_890_p0 = a_row_load_5_reg_2051;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_890_p0 = a_row_load_4_reg_2056;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_890_p0 = a_row_load_3_fu_1455_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_890_p0 = a_row_load_2_fu_1340_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_890_p0 = a_row_load_1_fu_1272_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_890_p0 = a_row_load_fu_1197_p3;
    end else begin
        grp_fu_890_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_890_p1 = b_copy_5_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_890_p1 = b_copy_4_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_890_p1 = b_copy_3_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_890_p1 = b_copy_2_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_890_p1 = b_copy_1_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_890_p1 = b_copy_0_q0;
    end else begin
        grp_fu_890_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_895_p0 = a_row_load_11_reg_2036;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_895_p0 = a_row_load_10_reg_2041;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_895_p0 = a_row_load_9_fu_1433_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_895_p0 = a_row_load_8_fu_1332_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_895_p0 = a_row_load_7_fu_1264_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_895_p0 = a_row_load_6_fu_1189_p3;
    end else begin
        grp_fu_895_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_895_p1 = b_copy_11_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_895_p1 = b_copy_10_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_895_p1 = b_copy_9_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_895_p1 = b_copy_8_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_895_p1 = b_copy_7_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_895_p1 = b_copy_6_q0;
    end else begin
        grp_fu_895_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_900_p0 = a_row_load_15_fu_1411_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_900_p0 = a_row_load_14_fu_1324_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_900_p0 = a_row_load_13_fu_1256_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_900_p0 = a_row_load_12_fu_1181_p3;
    end else begin
        grp_fu_900_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_900_p1 = b_copy_15_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_900_p1 = b_copy_14_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_900_p1 = b_copy_13_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_900_p1 = b_copy_12_q0;
    end else begin
        grp_fu_900_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_859_p4 = tmp_1_mid2_v_reg_1632;
    end else begin
        i_phi_fu_859_p4 = i_reg_855;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_848_p4 = indvar_flatten_next_reg_1611;
    end else begin
        indvar_flatten_phi_fu_848_p4 = indvar_flatten_reg_844;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1607 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_870_p4 = j_1_reg_2026;
    end else begin
        j_phi_fu_870_p4 = j_reg_866;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_948_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter14) & ~(1'b1 == ap_enable_reg_pp0_iter13))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_2_Addr_A = a_2_Addr_A_orig << ap_const_lv32_2;

assign a_2_Clk_A = ap_clk;

assign a_2_Din_A = ap_const_lv32_0;

assign a_2_Rst_A = ap_rst;

assign a_2_WEN_A = ap_const_lv4_0;

assign a_row_load_10_fu_1426_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_922 : a_row_load_20_fu_160);

assign a_row_load_11_fu_1419_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? a_1_Dout_A : a_row_load_19_fu_164);

assign a_row_load_12_fu_1181_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_926 : a_row_load_18_fu_168);

assign a_row_load_13_fu_1256_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_938 : a_row_load_17_fu_172);

assign a_row_load_14_fu_1324_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_926 : a_row_load_16_fu_176);

assign a_row_load_15_fu_1411_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_938 : a_row_load_s_fu_180);

assign a_row_load_1_fu_1272_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_930 : a_row_load_29_fu_124);

assign a_row_load_2_fu_1340_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_918 : a_row_load_28_fu_128);

assign a_row_load_3_fu_1455_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_930 : a_row_load_27_fu_132);

assign a_row_load_4_fu_1448_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_918 : a_row_load_26_fu_136);

assign a_row_load_5_fu_1441_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? a_0_Dout_A : a_row_load_25_fu_140);

assign a_row_load_6_fu_1189_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_922 : a_row_load_24_fu_144);

assign a_row_load_7_fu_1264_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_934 : a_row_load_23_fu_148);

assign a_row_load_8_fu_1332_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_922 : a_row_load_22_fu_152);

assign a_row_load_9_fu_1433_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_934 : a_row_load_21_fu_156);

assign a_row_load_fu_1197_p3 = ((tmp_3_reg_1749[0:0] === 1'b1) ? reg_918 : a_row_load_015_fu_120);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state90 = ap_CS_fsm[ap_const_lv32_7];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign b_2_Addr_A = b_2_Addr_A_orig << ap_const_lv32_2;

assign b_2_Clk_A = ap_clk;

assign b_2_Din_A = ap_const_lv32_0;

assign b_2_Rst_A = ap_rst;

assign b_2_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_29_cast_fu_1507_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_942;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_948_p2 = ((indvar_flatten_phi_fu_848_p4 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_966_p2 = ((j_phi_fu_870_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign i_1_fu_960_p2 = (i_phi_fu_859_p4 + ap_const_lv5_1);

assign indvar_flatten_next_fu_954_p2 = (indvar_flatten_phi_fu_848_p4 + ap_const_lv9_1);

assign j_1_fu_1374_p2 = (j_mid2_reg_1616 + ap_const_lv5_1);

assign j_mid2_fu_972_p3 = ((exitcond_fu_966_p2[0:0] === 1'b1) ? ap_const_lv5_0 : j_phi_fu_870_p4);

assign p_shl1_cast_fu_1024_p1 = tmp_4_fu_1016_p3;

assign tmp2_fu_986_p2 = ((i_phi_fu_859_p4 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_10_cast_fu_1106_p1 = $signed(tmp_10_fu_1101_p2);

assign tmp_10_fu_1101_p2 = (tmp_7_reg_1638 + ap_const_lv8_2);

assign tmp_11_cast_fu_1161_p1 = $signed(tmp_11_fu_1156_p2);

assign tmp_11_fu_1156_p2 = (tmp_7_reg_1638 + ap_const_lv8_3);

assign tmp_12_cast_fu_1250_p1 = $signed(tmp_12_fu_1245_p2);

assign tmp_12_fu_1245_p2 = (tmp_7_reg_1638 + ap_const_lv8_4);

assign tmp_13_cast_fu_1318_p1 = $signed(tmp_13_fu_1313_p2);

assign tmp_13_fu_1313_p2 = (tmp_7_reg_1638 + ap_const_lv8_5);

assign tmp_14_fu_1040_p3 = {{tmp_1_mid2_v_fu_1000_p3}, {ap_const_lv2_0}};

assign tmp_15_fu_1048_p1 = tmp_14_fu_1040_p3;

assign tmp_16_fu_1071_p2 = (tmp_14_reg_1657 | ap_const_lv7_1);

assign tmp_17_fu_1076_p3 = {{ap_const_lv57_0}, {tmp_16_fu_1071_p2}};

assign tmp_18_fu_1112_p2 = (tmp_14_reg_1657 | ap_const_lv7_2);

assign tmp_19_fu_1117_p3 = {{ap_const_lv57_0}, {tmp_18_fu_1112_p2}};

assign tmp_1_fu_1008_p3 = {{tmp_1_mid2_v_fu_1000_p3}, {ap_const_lv3_0}};

assign tmp_1_mid2_v_fu_1000_p3 = ((exitcond_fu_966_p2[0:0] === 1'b1) ? i_1_fu_960_p2 : i_phi_fu_859_p4);

assign tmp_20_fu_1167_p2 = (tmp_14_reg_1657 | ap_const_lv7_3);

assign tmp_21_fu_1172_p3 = {{ap_const_lv57_0}, {tmp_20_fu_1167_p2}};

assign tmp_22_fu_1400_p3 = {{tmp_1_mid2_v_reg_1632}, {ap_const_lv4_0}};

assign tmp_23_cast_fu_1407_p1 = tmp_22_fu_1400_p3;

assign tmp_23_fu_1088_p2 = (tmp_6_cast_fu_1085_p1 + ap_const_lv6_10);

assign tmp_24_cast_fu_1094_p1 = tmp_23_fu_1088_p2;

assign tmp_24_fu_1131_p3 = {{ap_const_lv59_1}, {j_mid2_reg_1616}};

assign tmp_25_fu_1223_p2 = (tmp_6_cast6_fu_1220_p1 + ap_const_lv7_30);

assign tmp_26_cast_fu_1229_p1 = tmp_25_fu_1223_p2;

assign tmp_26_fu_1295_p3 = {{ap_const_lv59_2}, {j_mid2_reg_1616}};

assign tmp_27_fu_1363_p2 = ($signed(tmp_6_cast6_reg_1846) + $signed(ap_const_lv7_50));

assign tmp_28_cast_fu_1368_p1 = tmp_27_fu_1363_p2;

assign tmp_28_fu_1501_p2 = (tmp_23_cast_fu_1407_p1 + tmp_9_cast_fu_1498_p1);

assign tmp_29_cast_fu_1507_p1 = ap_pipeline_reg_pp0_iter14_tmp_28_reg_2066;

assign tmp_3_fu_1126_p2 = ((j_mid2_reg_1616 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_4_fu_1016_p3 = {{tmp_1_mid2_v_fu_1000_p3}, {1'b0}};

assign tmp_6_cast6_fu_1220_p1 = j_mid2_reg_1616;

assign tmp_6_cast_fu_1085_p1 = j_mid2_reg_1616;

assign tmp_6_fu_1053_p1 = j_mid2_fu_972_p3;

assign tmp_7_cast_fu_1034_p1 = $signed(tmp_7_fu_1028_p2);

assign tmp_7_fu_1028_p2 = (tmp_1_fu_1008_p3 - p_shl1_cast_fu_1024_p1);

assign tmp_8_cast_fu_1065_p1 = tmp_8_fu_1060_p2;

assign tmp_8_fu_1060_p2 = (tmp_7_reg_1638 | ap_const_lv8_1);

assign tmp_9_cast_fu_1498_p1 = j_mid2_reg_1616;

assign tmp_9_fu_1141_p1 = j_mid2_reg_1616;

assign tmp_mid1_fu_980_p2 = ((i_1_fu_960_p2 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_992_p3 = ((exitcond_fu_966_p2[0:0] === 1'b1) ? tmp_mid1_fu_980_p2 : tmp2_fu_986_p2);

always @ (posedge ap_clk) begin
    tmp_7_reg_1638[0] <= 1'b0;
    tmp_14_reg_1657[1:0] <= 2'b00;
    tmp_6_reg_1669[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_9_reg_1784[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_6_cast6_reg_1846[6:5] <= 2'b00;
end

endmodule //matmul_hw
