m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/simulation/modelsim
vTeste
!s110 1602020525
!i10b 1
!s100 E3W6XHAIW?NgUn`ZJ>``Z2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IiKGz8ELR7AE7zb9bJB05o1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1602019317
8C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Teste.v
FC:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Teste.v
!i122 0
L0 1 13
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1602020525.000000
!s107 C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Teste.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04|C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Teste.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work {+incdir+C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04}
Z6 tCvgOpt 0
n@teste
vTestebranch
!s110 1602020526
!i10b 1
!s100 J[fPn?m@C[ZW==flO?jZg1
R1
Iek=]m<<=W6?AFf[Bb7CXi0
R2
R0
w1602020324
8C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Testebranch.v
FC:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Testebranch.v
!i122 1
L0 1 29
R3
r1
!s85 0
31
!s108 1602020526.000000
!s107 C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Testebranch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04|C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Aula 04/Testebranch.v|
!i113 1
R4
R5
R6
n@testebranch
