AIE Design Report: aie_design
==================================================

Tile: shim_noc_tile_0_0 (0, 0) - SHIM
----------------------------------------
LOCK [name|id|init]
  C_L2L3_0_cons_prod_lock_0 | 4 | 1
  C_L2L3_0_cons_cons_lock_0 | 5 | 0
  B_L3L2_0_prod_lock_0 | 2 | 1
  B_L3L2_0_cons_lock_0 | 3 | 0
  A_L3L2_0_prod_lock_0 | 0 | 1
  A_L3L2_0_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(0, 1) DMA:0
  stream
  flow: local DMA:1→(0, 1) DMA:1

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(0, 1) DMA:2


Tile: shim_noc_tile_1_0 (1, 0) - SHIM
----------------------------------------
LOCK [name|id|init]
  C_L2L3_1_cons_prod_lock_0 | 4 | 1
  C_L2L3_1_cons_cons_lock_0 | 5 | 0
  B_L3L2_1_prod_lock_0 | 2 | 1
  B_L3L2_1_cons_lock_0 | 3 | 0
  A_L3L2_1_prod_lock_0 | 0 | 1
  A_L3L2_1_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(1, 1) DMA:0
  stream
  flow: local DMA:1→(1, 1) DMA:1

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(1, 1) DMA:2


Tile: shim_noc_tile_2_0 (2, 0) - SHIM
----------------------------------------
LOCK [name|id|init]
  C_L2L3_2_cons_prod_lock_0 | 4 | 1
  C_L2L3_2_cons_cons_lock_0 | 5 | 0
  B_L3L2_2_prod_lock_0 | 2 | 1
  B_L3L2_2_cons_lock_0 | 3 | 0
  A_L3L2_2_prod_lock_0 | 0 | 1
  A_L3L2_2_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(2, 1) DMA:0
  stream
  flow: local DMA:1→(2, 1) DMA:1

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(2, 1) DMA:2


Tile: shim_noc_tile_3_0 (3, 0) - SHIM
----------------------------------------
LOCK [name|id|init]
  C_L2L3_3_cons_prod_lock_0 | 4 | 1
  C_L2L3_3_cons_cons_lock_0 | 5 | 0
  B_L3L2_3_prod_lock_0 | 2 | 1
  B_L3L2_3_cons_lock_0 | 3 | 0
  A_L3L2_3_prod_lock_0 | 0 | 1
  A_L3L2_3_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(3, 1) DMA:0
  stream
  flow: local DMA:1→(3, 1) DMA:1
  packet
  flow: local Ctrl:0→(3, 0) South:0

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(3, 1) DMA:2
  packet
  flow: local South:0←(3, 0) Ctrl:0


Tile: mem_tile_0_1 (0, 1) - MEM
----------------------------------------
L2 Memory: 256KB
MEMORY [name|size|dtype|addr|bank]
  C_L2L3_0_buff_0 | 4096 | memref<4096xi32> | 0 | 0
  C_L2L3_0_buff_1 | 4096 | memref<4096xi32> | 16384 | 0
  B_L3L2_0_cons_buff_0 | 1024 | memref<1024xi16> | 32768 | 0
  B_L3L2_0_cons_buff_1 | 1024 | memref<1024xi16> | 34816 | 0
  A_L3L2_0_cons_buff_0 | 1024 | memref<1024xi16> | 36864 | 0
  A_L3L2_0_cons_buff_1 | 1024 | memref<1024xi16> | 38912 | 0

LOCK [name|id|init]
  C_L2L3_0_prod_lock_0 | 4 | 2
  C_L2L3_0_cons_lock_0 | 5 | 0
  C_L2L3_0_prod_lock_1 | 6 | 2
  C_L2L3_0_cons_lock_1 | 7 | 0
  C_L2L3_0_prod_lock_2 | 8 | 2
  C_L2L3_0_cons_lock_2 | 9 | 0
  C_L2L3_0_prod_lock_3 | 10 | 2
  C_L2L3_0_cons_lock_3 | 11 | 0
  B_L3L2_0_cons_prod_lock_0 | 2 | 2
  B_L3L2_0_cons_cons_lock_0 | 3 | 0
  A_L3L2_0_cons_prod_lock_0 | 0 | 2
  A_L3L2_0_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(3, 2) DMA:0
  stream
  flow: local DMA:0→(2, 2) DMA:0
  stream
  flow: local DMA:0→(1, 2) DMA:0
  stream
  flow: local DMA:0→(0, 2) DMA:0
  stream
  flow: local DMA:1→(0, 5) DMA:1
  stream
  flow: local DMA:1→(0, 4) DMA:1
  stream
  flow: local DMA:1→(0, 3) DMA:1
  stream
  flow: local DMA:1→(0, 2) DMA:1
  stream
  flow: local DMA:2→(0, 0) DMA:0

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(0, 0) DMA:0
  stream
  flow: local DMA:1←(0, 0) DMA:1
  stream
  flow: local DMA:2←(0, 2) DMA:0
  stream
  flow: local DMA:3←(0, 3) DMA:0
  stream
  flow: local DMA:4←(0, 4) DMA:0
  stream
  flow: local DMA:5←(0, 5) DMA:0


Tile: mem_tile_1_1 (1, 1) - MEM
----------------------------------------
L2 Memory: 256KB
MEMORY [name|size|dtype|addr|bank]
  C_L2L3_1_buff_0 | 4096 | memref<4096xi32> | 0 | 0
  C_L2L3_1_buff_1 | 4096 | memref<4096xi32> | 16384 | 0
  B_L3L2_1_cons_buff_0 | 1024 | memref<1024xi16> | 32768 | 0
  B_L3L2_1_cons_buff_1 | 1024 | memref<1024xi16> | 34816 | 0
  A_L3L2_1_cons_buff_0 | 1024 | memref<1024xi16> | 36864 | 0
  A_L3L2_1_cons_buff_1 | 1024 | memref<1024xi16> | 38912 | 0

LOCK [name|id|init]
  C_L2L3_1_prod_lock_0 | 4 | 2
  C_L2L3_1_cons_lock_0 | 5 | 0
  C_L2L3_1_prod_lock_1 | 6 | 2
  C_L2L3_1_cons_lock_1 | 7 | 0
  C_L2L3_1_prod_lock_2 | 8 | 2
  C_L2L3_1_cons_lock_2 | 9 | 0
  C_L2L3_1_prod_lock_3 | 10 | 2
  C_L2L3_1_cons_lock_3 | 11 | 0
  B_L3L2_1_cons_prod_lock_0 | 2 | 2
  B_L3L2_1_cons_cons_lock_0 | 3 | 0
  A_L3L2_1_cons_prod_lock_0 | 0 | 2
  A_L3L2_1_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(3, 3) DMA:0
  stream
  flow: local DMA:0→(2, 3) DMA:0
  stream
  flow: local DMA:0→(1, 3) DMA:0
  stream
  flow: local DMA:0→(0, 3) DMA:0
  stream
  flow: local DMA:1→(1, 5) DMA:1
  stream
  flow: local DMA:1→(1, 4) DMA:1
  stream
  flow: local DMA:1→(1, 3) DMA:1
  stream
  flow: local DMA:1→(1, 2) DMA:1
  stream
  flow: local DMA:2→(1, 0) DMA:0

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(1, 0) DMA:0
  stream
  flow: local DMA:1←(1, 0) DMA:1
  stream
  flow: local DMA:2←(1, 2) DMA:0
  stream
  flow: local DMA:3←(1, 3) DMA:0
  stream
  flow: local DMA:4←(1, 4) DMA:0
  stream
  flow: local DMA:5←(1, 5) DMA:0


Tile: mem_tile_2_1 (2, 1) - MEM
----------------------------------------
L2 Memory: 256KB
MEMORY [name|size|dtype|addr|bank]
  C_L2L3_2_buff_0 | 4096 | memref<4096xi32> | 0 | 0
  C_L2L3_2_buff_1 | 4096 | memref<4096xi32> | 16384 | 0
  B_L3L2_2_cons_buff_0 | 1024 | memref<1024xi16> | 32768 | 0
  B_L3L2_2_cons_buff_1 | 1024 | memref<1024xi16> | 34816 | 0
  A_L3L2_2_cons_buff_0 | 1024 | memref<1024xi16> | 36864 | 0
  A_L3L2_2_cons_buff_1 | 1024 | memref<1024xi16> | 38912 | 0

LOCK [name|id|init]
  C_L2L3_2_prod_lock_0 | 4 | 2
  C_L2L3_2_cons_lock_0 | 5 | 0
  C_L2L3_2_prod_lock_1 | 6 | 2
  C_L2L3_2_cons_lock_1 | 7 | 0
  C_L2L3_2_prod_lock_2 | 8 | 2
  C_L2L3_2_cons_lock_2 | 9 | 0
  C_L2L3_2_prod_lock_3 | 10 | 2
  C_L2L3_2_cons_lock_3 | 11 | 0
  B_L3L2_2_cons_prod_lock_0 | 2 | 2
  B_L3L2_2_cons_cons_lock_0 | 3 | 0
  A_L3L2_2_cons_prod_lock_0 | 0 | 2
  A_L3L2_2_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(3, 4) DMA:0
  stream
  flow: local DMA:0→(2, 4) DMA:0
  stream
  flow: local DMA:0→(1, 4) DMA:0
  stream
  flow: local DMA:0→(0, 4) DMA:0
  stream
  flow: local DMA:1→(2, 5) DMA:1
  stream
  flow: local DMA:1→(2, 4) DMA:1
  stream
  flow: local DMA:1→(2, 3) DMA:1
  stream
  flow: local DMA:1→(2, 2) DMA:1
  stream
  flow: local DMA:2→(2, 0) DMA:0

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(2, 0) DMA:0
  stream
  flow: local DMA:1←(2, 0) DMA:1
  stream
  flow: local DMA:2←(2, 2) DMA:0
  stream
  flow: local DMA:3←(2, 3) DMA:0
  stream
  flow: local DMA:4←(2, 4) DMA:0
  stream
  flow: local DMA:5←(2, 5) DMA:0


Tile: mem_tile_3_1 (3, 1) - MEM
----------------------------------------
L2 Memory: 256KB
MEMORY [name|size|dtype|addr|bank]
  C_L2L3_3_buff_0 | 4096 | memref<4096xi32> | 0 | 0
  C_L2L3_3_buff_1 | 4096 | memref<4096xi32> | 16384 | 0
  B_L3L2_3_cons_buff_0 | 1024 | memref<1024xi16> | 32768 | 0
  B_L3L2_3_cons_buff_1 | 1024 | memref<1024xi16> | 34816 | 0
  A_L3L2_3_cons_buff_0 | 1024 | memref<1024xi16> | 36864 | 0
  A_L3L2_3_cons_buff_1 | 1024 | memref<1024xi16> | 38912 | 0

LOCK [name|id|init]
  C_L2L3_3_prod_lock_0 | 4 | 2
  C_L2L3_3_cons_lock_0 | 5 | 0
  C_L2L3_3_prod_lock_1 | 6 | 2
  C_L2L3_3_cons_lock_1 | 7 | 0
  C_L2L3_3_prod_lock_2 | 8 | 2
  C_L2L3_3_cons_lock_2 | 9 | 0
  C_L2L3_3_prod_lock_3 | 10 | 2
  C_L2L3_3_cons_lock_3 | 11 | 0
  B_L3L2_3_cons_prod_lock_0 | 2 | 2
  B_L3L2_3_cons_cons_lock_0 | 3 | 0
  A_L3L2_3_cons_prod_lock_0 | 0 | 2
  A_L3L2_3_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(3, 5) DMA:0
  stream
  flow: local DMA:0→(2, 5) DMA:0
  stream
  flow: local DMA:0→(1, 5) DMA:0
  stream
  flow: local DMA:0→(0, 5) DMA:0
  stream
  flow: local DMA:1→(3, 5) DMA:1
  stream
  flow: local DMA:1→(3, 4) DMA:1
  stream
  flow: local DMA:1→(3, 3) DMA:1
  stream
  flow: local DMA:1→(3, 2) DMA:1
  stream
  flow: local DMA:2→(3, 0) DMA:0

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(3, 0) DMA:0
  stream
  flow: local DMA:1←(3, 0) DMA:1
  stream
  flow: local DMA:2←(3, 2) DMA:0
  stream
  flow: local DMA:3←(3, 3) DMA:0
  stream
  flow: local DMA:4←(3, 4) DMA:0
  stream
  flow: local DMA:5←(3, 5) DMA:0


Tile: tile_0_2 (0, 2) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_0_2

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_0_0_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_0_0_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_0_0_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_0_0_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_0_0_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_0_0_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_0_0_prod_lock_0 | 4 | 2
  C_L1L2_0_0_cons_lock_0 | 5 | 0
  B_L2L1_0_0_cons_prod_lock_0 | 2 | 2
  B_L2L1_0_0_cons_cons_lock_0 | 3 | 0
  A_L2L1_0_0_cons_prod_lock_0 | 0 | 2
  A_L2L1_0_0_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(0, 1) DMA:2

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(0, 1) DMA:0
  stream
  flow: local DMA:1←(0, 1) DMA:1


Tile: tile_1_2 (1, 2) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_1_2

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_1_0_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_1_0_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_1_0_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_1_0_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_0_1_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_0_1_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_1_0_prod_lock_0 | 4 | 2
  C_L1L2_1_0_cons_lock_0 | 5 | 0
  B_L2L1_1_0_cons_prod_lock_0 | 2 | 2
  B_L2L1_1_0_cons_cons_lock_0 | 3 | 0
  A_L2L1_0_1_cons_prod_lock_0 | 0 | 2
  A_L2L1_0_1_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(1, 1) DMA:2

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(0, 1) DMA:0
  stream
  flow: local DMA:1←(1, 1) DMA:1


Tile: tile_2_2 (2, 2) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_2_2

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_2_0_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_2_0_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_2_0_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_2_0_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_0_2_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_0_2_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_2_0_prod_lock_0 | 4 | 2
  C_L1L2_2_0_cons_lock_0 | 5 | 0
  B_L2L1_2_0_cons_prod_lock_0 | 2 | 2
  B_L2L1_2_0_cons_cons_lock_0 | 3 | 0
  A_L2L1_0_2_cons_prod_lock_0 | 0 | 2
  A_L2L1_0_2_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(2, 1) DMA:2

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(0, 1) DMA:0
  stream
  flow: local DMA:1←(2, 1) DMA:1


Tile: tile_3_2 (3, 2) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_3_2

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_3_0_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_3_0_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_3_0_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_3_0_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_0_3_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_0_3_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_3_0_prod_lock_0 | 4 | 2
  C_L1L2_3_0_cons_lock_0 | 5 | 0
  B_L2L1_3_0_cons_prod_lock_0 | 2 | 2
  B_L2L1_3_0_cons_cons_lock_0 | 3 | 0
  A_L2L1_0_3_cons_prod_lock_0 | 0 | 2
  A_L2L1_0_3_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(3, 1) DMA:2

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(0, 1) DMA:0
  stream
  flow: local DMA:1←(3, 1) DMA:1


Tile: tile_0_3 (0, 3) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_0_3

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_0_1_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_0_1_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_0_1_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_0_1_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_1_0_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_1_0_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_0_1_prod_lock_0 | 4 | 2
  C_L1L2_0_1_cons_lock_0 | 5 | 0
  B_L2L1_0_1_cons_prod_lock_0 | 2 | 2
  B_L2L1_0_1_cons_cons_lock_0 | 3 | 0
  A_L2L1_1_0_cons_prod_lock_0 | 0 | 2
  A_L2L1_1_0_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(0, 1) DMA:3

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(1, 1) DMA:0
  stream
  flow: local DMA:1←(0, 1) DMA:1


Tile: tile_1_3 (1, 3) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_1_3

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_1_1_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_1_1_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_1_1_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_1_1_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_1_1_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_1_1_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_1_1_prod_lock_0 | 4 | 2
  C_L1L2_1_1_cons_lock_0 | 5 | 0
  B_L2L1_1_1_cons_prod_lock_0 | 2 | 2
  B_L2L1_1_1_cons_cons_lock_0 | 3 | 0
  A_L2L1_1_1_cons_prod_lock_0 | 0 | 2
  A_L2L1_1_1_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(1, 1) DMA:3

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(1, 1) DMA:0
  stream
  flow: local DMA:1←(1, 1) DMA:1


Tile: tile_2_3 (2, 3) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_2_3

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_2_1_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_2_1_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_2_1_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_2_1_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_1_2_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_1_2_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_2_1_prod_lock_0 | 4 | 2
  C_L1L2_2_1_cons_lock_0 | 5 | 0
  B_L2L1_2_1_cons_prod_lock_0 | 2 | 2
  B_L2L1_2_1_cons_cons_lock_0 | 3 | 0
  A_L2L1_1_2_cons_prod_lock_0 | 0 | 2
  A_L2L1_1_2_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(2, 1) DMA:3

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(1, 1) DMA:0
  stream
  flow: local DMA:1←(2, 1) DMA:1


Tile: tile_3_3 (3, 3) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_3_3

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_3_1_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_3_1_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_3_1_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_3_1_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_1_3_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_1_3_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_3_1_prod_lock_0 | 4 | 2
  C_L1L2_3_1_cons_lock_0 | 5 | 0
  B_L2L1_3_1_cons_prod_lock_0 | 2 | 2
  B_L2L1_3_1_cons_cons_lock_0 | 3 | 0
  A_L2L1_1_3_cons_prod_lock_0 | 0 | 2
  A_L2L1_1_3_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(3, 1) DMA:3

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(1, 1) DMA:0
  stream
  flow: local DMA:1←(3, 1) DMA:1


Tile: tile_0_4 (0, 4) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_0_4

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_0_2_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_0_2_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_0_2_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_0_2_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_2_0_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_2_0_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_0_2_prod_lock_0 | 4 | 2
  C_L1L2_0_2_cons_lock_0 | 5 | 0
  B_L2L1_0_2_cons_prod_lock_0 | 2 | 2
  B_L2L1_0_2_cons_cons_lock_0 | 3 | 0
  A_L2L1_2_0_cons_prod_lock_0 | 0 | 2
  A_L2L1_2_0_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(0, 1) DMA:4

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(2, 1) DMA:0
  stream
  flow: local DMA:1←(0, 1) DMA:1


Tile: tile_1_4 (1, 4) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_1_4

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_1_2_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_1_2_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_1_2_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_1_2_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_2_1_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_2_1_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_1_2_prod_lock_0 | 4 | 2
  C_L1L2_1_2_cons_lock_0 | 5 | 0
  B_L2L1_1_2_cons_prod_lock_0 | 2 | 2
  B_L2L1_1_2_cons_cons_lock_0 | 3 | 0
  A_L2L1_2_1_cons_prod_lock_0 | 0 | 2
  A_L2L1_2_1_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(1, 1) DMA:4

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(2, 1) DMA:0
  stream
  flow: local DMA:1←(1, 1) DMA:1


Tile: tile_2_4 (2, 4) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_2_4

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_2_2_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_2_2_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_2_2_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_2_2_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_2_2_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_2_2_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_2_2_prod_lock_0 | 4 | 2
  C_L1L2_2_2_cons_lock_0 | 5 | 0
  B_L2L1_2_2_cons_prod_lock_0 | 2 | 2
  B_L2L1_2_2_cons_cons_lock_0 | 3 | 0
  A_L2L1_2_2_cons_prod_lock_0 | 0 | 2
  A_L2L1_2_2_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(2, 1) DMA:4

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(2, 1) DMA:0
  stream
  flow: local DMA:1←(2, 1) DMA:1


Tile: tile_3_4 (3, 4) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_3_4

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_3_2_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_3_2_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_3_2_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_3_2_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_2_3_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_2_3_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_3_2_prod_lock_0 | 4 | 2
  C_L1L2_3_2_cons_lock_0 | 5 | 0
  B_L2L1_3_2_cons_prod_lock_0 | 2 | 2
  B_L2L1_3_2_cons_cons_lock_0 | 3 | 0
  A_L2L1_2_3_cons_prod_lock_0 | 0 | 2
  A_L2L1_2_3_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(3, 1) DMA:4

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(2, 1) DMA:0
  stream
  flow: local DMA:1←(3, 1) DMA:1


Tile: tile_0_5 (0, 5) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_0_5

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_0_3_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_0_3_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_0_3_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_0_3_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_3_0_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_3_0_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_0_3_prod_lock_0 | 4 | 2
  C_L1L2_0_3_cons_lock_0 | 5 | 0
  B_L2L1_0_3_cons_prod_lock_0 | 2 | 2
  B_L2L1_0_3_cons_cons_lock_0 | 3 | 0
  A_L2L1_3_0_cons_prod_lock_0 | 0 | 2
  A_L2L1_3_0_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(0, 1) DMA:5

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(3, 1) DMA:0
  stream
  flow: local DMA:1←(0, 1) DMA:1


Tile: tile_1_5 (1, 5) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_1_5

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_1_3_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_1_3_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_1_3_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_1_3_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_3_1_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_3_1_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_1_3_prod_lock_0 | 4 | 2
  C_L1L2_1_3_cons_lock_0 | 5 | 0
  B_L2L1_1_3_cons_prod_lock_0 | 2 | 2
  B_L2L1_1_3_cons_cons_lock_0 | 3 | 0
  A_L2L1_3_1_cons_prod_lock_0 | 0 | 2
  A_L2L1_3_1_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(1, 1) DMA:5

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(3, 1) DMA:0
  stream
  flow: local DMA:1←(1, 1) DMA:1


Tile: tile_2_5 (2, 5) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_2_5

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_2_3_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_2_3_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_2_3_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_2_3_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_3_2_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_3_2_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_2_3_prod_lock_0 | 4 | 2
  C_L1L2_2_3_cons_lock_0 | 5 | 0
  B_L2L1_2_3_cons_prod_lock_0 | 2 | 2
  B_L2L1_2_3_cons_cons_lock_0 | 3 | 0
  A_L2L1_3_2_cons_prod_lock_0 | 0 | 2
  A_L2L1_3_2_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(2, 1) DMA:5

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(3, 1) DMA:0
  stream
  flow: local DMA:1←(2, 1) DMA:1


Tile: tile_3_5 (3, 5) - COMPUTE
----------------------------------------
KERNEL [name]
  kernel_3_5

MEMORY [name|size|dtype|addr|bank]
  C_L1L2_3_3_buff_0 | 32 | memref<32x32xi32> | 3328 | 0
  C_L1L2_3_3_buff_1 | 32 | memref<32x32xi32> | 7424 | 0
  B_L2L1_3_3_cons_buff_0 | 32 | memref<32x32xi16> | 11520 | 0
  B_L2L1_3_3_cons_buff_1 | 32 | memref<32x32xi16> | 13568 | 0
  A_L2L1_3_3_cons_buff_0 | 32 | memref<32x32xi16> | 15616 | 0
  A_L2L1_3_3_cons_buff_1 | 32 | memref<32x32xi16> | 17664 | 0

LOCK [name|id|init]
  C_L1L2_3_3_prod_lock_0 | 4 | 2
  C_L1L2_3_3_cons_lock_0 | 5 | 0
  B_L2L1_3_3_cons_prod_lock_0 | 2 | 2
  B_L2L1_3_3_cons_cons_lock_0 | 3 | 0
  A_L2L1_3_3_cons_prod_lock_0 | 0 | 2
  A_L2L1_3_3_cons_cons_lock_0 | 1 | 0

FLOW OUT [type|direction]
  stream
  flow: local DMA:0→(3, 1) DMA:5

FLOW IN [type|direction]
  stream
  flow: local DMA:0←(3, 1) DMA:0
  stream
  flow: local DMA:1←(3, 1) DMA:1


