<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file bcd00_bcd0.ncd.
Design name: topbcd00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Nov 20 08:47:41 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o bcd00_bcd0.twr -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/promote.xml bcd00_bcd0.ncd bcd00_bcd0.prf 
Design file:     bcd00_bcd0.ncd
Preference file: bcd00_bcd0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "BCD00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   67.495MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "BCD00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[9]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[22]  (to BCD00/sclk +)

   Delay:              14.666ns  (44.4% logic, 55.6% route), 20 logic levels.

 Constraint Details:

     14.666ns physical path delay BCD00/D01/SLICE_18 to BCD00/D01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.953ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_18 to BCD00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C19B.CLK to      R8C19B.Q0 BCD00/D01/SLICE_18 (from BCD00/sclk)
ROUTE         2     1.741      R8C19B.Q0 to      R9C18B.B0 BCD00/D01/sdiv[9]
CTOF_DEL    ---     0.452      R9C18B.B0 to      R9C18B.F0 BCD00/D01/SLICE_194
ROUTE         1     0.885      R9C18B.F0 to      R9C18D.B0 BCD00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 BCD00/D01/SLICE_164
ROUTE         2     0.570      R9C18D.F0 to      R9C20D.D1 BCD00/D01/N_704
CTOF_DEL    ---     0.452      R9C20D.D1 to      R9C20D.F1 BCD00/D01/SLICE_152
ROUTE         4     0.969      R9C20D.F1 to      R8C21D.C0 BCD00/D01/N_706
CTOF_DEL    ---     0.452      R8C21D.C0 to      R8C21D.F0 SLICE_195
ROUTE         3     1.617      R8C21D.F0 to      R9C19A.A1 BCD00/D01/N_87
CTOF_DEL    ---     0.452      R9C19A.A1 to      R9C19A.F1 BCD00/D01/SLICE_156
ROUTE         2     0.618      R9C19A.F1 to      R9C19A.B0 BCD00/D01/N_661
CTOF_DEL    ---     0.452      R9C19A.B0 to      R9C19A.F0 BCD00/D01/SLICE_156
ROUTE         1     0.579      R9C19A.F0 to      R9C19C.A0 BCD00/D01/N_675
CTOF_DEL    ---     0.452      R9C19C.A0 to      R9C19C.F0 BCD00/D01/SLICE_154
ROUTE         1     1.180      R9C19C.F0 to      R8C18A.B0 BCD00/D01/N_10
C0TOFCO_DE  ---     0.905      R8C18A.B0 to     R8C18A.FCO BCD00/D01/SLICE_11
ROUTE         1     0.000     R8C18A.FCO to     R8C18B.FCI BCD00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R8C18B.FCI to     R8C18B.FCO BCD00/D01/SLICE_22
ROUTE         1     0.000     R8C18B.FCO to     R8C18C.FCI BCD00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R8C18C.FCI to     R8C18C.FCO BCD00/D01/SLICE_21
ROUTE         1     0.000     R8C18C.FCO to     R8C18D.FCI BCD00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R8C18D.FCI to     R8C18D.FCO BCD00/D01/SLICE_20
ROUTE         1     0.000     R8C18D.FCO to     R8C19A.FCI BCD00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R8C19A.FCI to     R8C19A.FCO BCD00/D01/SLICE_19
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI BCD00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R8C19B.FCI to     R8C19B.FCO BCD00/D01/SLICE_18
ROUTE         1     0.000     R8C19B.FCO to     R8C19C.FCI BCD00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R8C19C.FCI to     R8C19C.FCO BCD00/D01/SLICE_17
ROUTE         1     0.000     R8C19C.FCO to     R8C19D.FCI BCD00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R8C19D.FCI to     R8C19D.FCO BCD00/D01/SLICE_16
ROUTE         1     0.000     R8C19D.FCO to     R8C20A.FCI BCD00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R8C20A.FCI to     R8C20A.FCO BCD00/D01/SLICE_15
ROUTE         1     0.000     R8C20A.FCO to     R8C20B.FCI BCD00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146     R8C20B.FCI to     R8C20B.FCO BCD00/D01/SLICE_14
ROUTE         1     0.000     R8C20B.FCO to     R8C20C.FCI BCD00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146     R8C20C.FCI to     R8C20C.FCO BCD00/D01/SLICE_13
ROUTE         1     0.000     R8C20C.FCO to     R8C20D.FCI BCD00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569     R8C20D.FCI to      R8C20D.F1 BCD00/D01/SLICE_12
ROUTE         1     0.000      R8C20D.F1 to     R8C20D.DI1 BCD00/D01/un1_sdiv[23] (to BCD00/sclk)
                  --------
                   14.666   (44.4% logic, 55.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C20D.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.005ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[9]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[21]  (to BCD00/sclk +)

   Delay:              14.614ns  (44.2% logic, 55.8% route), 20 logic levels.

 Constraint Details:

     14.614ns physical path delay BCD00/D01/SLICE_18 to BCD00/D01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.005ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_18 to BCD00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C19B.CLK to      R8C19B.Q0 BCD00/D01/SLICE_18 (from BCD00/sclk)
ROUTE         2     1.741      R8C19B.Q0 to      R9C18B.B0 BCD00/D01/sdiv[9]
CTOF_DEL    ---     0.452      R9C18B.B0 to      R9C18B.F0 BCD00/D01/SLICE_194
ROUTE         1     0.885      R9C18B.F0 to      R9C18D.B0 BCD00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 BCD00/D01/SLICE_164
ROUTE         2     0.570      R9C18D.F0 to      R9C20D.D1 BCD00/D01/N_704
CTOF_DEL    ---     0.452      R9C20D.D1 to      R9C20D.F1 BCD00/D01/SLICE_152
ROUTE         4     0.969      R9C20D.F1 to      R8C21D.C0 BCD00/D01/N_706
CTOF_DEL    ---     0.452      R8C21D.C0 to      R8C21D.F0 SLICE_195
ROUTE         3     1.617      R8C21D.F0 to      R9C19A.A1 BCD00/D01/N_87
CTOF_DEL    ---     0.452      R9C19A.A1 to      R9C19A.F1 BCD00/D01/SLICE_156
ROUTE         2     0.618      R9C19A.F1 to      R9C19A.B0 BCD00/D01/N_661
CTOF_DEL    ---     0.452      R9C19A.B0 to      R9C19A.F0 BCD00/D01/SLICE_156
ROUTE         1     0.579      R9C19A.F0 to      R9C19C.A0 BCD00/D01/N_675
CTOF_DEL    ---     0.452      R9C19C.A0 to      R9C19C.F0 BCD00/D01/SLICE_154
ROUTE         1     1.180      R9C19C.F0 to      R8C18A.B0 BCD00/D01/N_10
C0TOFCO_DE  ---     0.905      R8C18A.B0 to     R8C18A.FCO BCD00/D01/SLICE_11
ROUTE         1     0.000     R8C18A.FCO to     R8C18B.FCI BCD00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146     R8C18B.FCI to     R8C18B.FCO BCD00/D01/SLICE_22
ROUTE         1     0.000     R8C18B.FCO to     R8C18C.FCI BCD00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146     R8C18C.FCI to     R8C18C.FCO BCD00/D01/SLICE_21
ROUTE         1     0.000     R8C18C.FCO to     R8C18D.FCI BCD00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146     R8C18D.FCI to     R8C18D.FCO BCD00/D01/SLICE_20
ROUTE         1     0.000     R8C18D.FCO to     R8C19A.FCI BCD00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146     R8C19A.FCI to     R8C19A.FCO BCD00/D01/SLICE_19
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI BCD00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146     R8C19B.FCI to     R8C19B.FCO BCD00/D01/SLICE_18
ROUTE         1     0.000     R8C19B.FCO to     R8C19C.FCI BCD00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146     R8C19C.FCI to     R8C19C.FCO BCD00/D01/SLICE_17
ROUTE         1     0.000     R8C19C.FCO to     R8C19D.FCI BCD00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146     R8C19D.FCI to     R8C19D.FCO BCD00/D01/SLICE_16
ROUTE         1     0.000     R8C19D.FCO to     R8C20A.FCI BCD00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146     R8C20A.FCI to     R8C20A.FCO BCD00/D01/SLICE_15
ROUTE         1     0.000     R8C20A.FCO to     R8C20B.FCI BCD00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146     R8C20B.FCI to     R8C20B.FCO BCD00/D01/SLICE_14
ROUTE         1     0.000     R8C20B.FCO to     R8C20C.FCI BCD00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146     R8C20C.FCI to     R8C20C.FCO BCD00/D01/SLICE_13
ROUTE         1     0.000     R8C20C.FCO to     R8C20D.FCI BCD00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517     R8C20D.FCI to      R8C20D.F0 BCD00/D01/SLICE_12
ROUTE         1     0.000      R8C20D.F0 to     R8C20D.DI0 BCD00/D01/un1_sdiv[22] (to BCD00/sclk)
                  --------
                   14.614   (44.2% logic, 55.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C20D.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[9]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[2]  (to BCD00/sclk +)
                   FF                        BCD00/D01/sdiv[1]

   Delay:              14.443ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     14.443ns physical path delay BCD00/D01/SLICE_18 to BCD00/D01/SLICE_22 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 466.078ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_18 to BCD00/D01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C19B.CLK to      R8C19B.Q0 BCD00/D01/SLICE_18 (from BCD00/sclk)
ROUTE         2     1.741      R8C19B.Q0 to      R9C18B.B0 BCD00/D01/sdiv[9]
CTOF_DEL    ---     0.452      R9C18B.B0 to      R9C18B.F0 BCD00/D01/SLICE_194
ROUTE         1     0.885      R9C18B.F0 to      R9C18D.B0 BCD00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 BCD00/D01/SLICE_164
ROUTE         2     0.570      R9C18D.F0 to      R9C20A.D1 BCD00/D01/N_704
CTOF_DEL    ---     0.452      R9C20A.D1 to      R9C20A.F1 BCD00/D01/SLICE_158
ROUTE         2     0.618      R9C20A.F1 to      R9C20A.B0 BCD00/D01/N_678_2
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 BCD00/D01/SLICE_158
ROUTE         1     0.904      R9C20A.F0 to     R10C20B.B1 BCD00/D01/N_684
CTOF_DEL    ---     0.452     R10C20B.B1 to     R10C20B.F1 BCD00/D01/SLICE_122
ROUTE         1     0.384     R10C20B.F1 to     R10C20B.C0 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_1
CTOF_DEL    ---     0.452     R10C20B.C0 to     R10C20B.F0 BCD00/D01/SLICE_122
ROUTE         1     0.851     R10C20B.F0 to      R9C20C.A1 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_2
CTOF_DEL    ---     0.452      R9C20C.A1 to      R9C20C.F1 BCD00/D01/SLICE_121
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 BCD00/D01/N_659
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 BCD00/D01/SLICE_121
ROUTE         1     1.456      R9C20C.F0 to     R14C20A.A0 BCD00/D01/N_8
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 BCD00/D01/SLICE_153
ROUTE        12     2.165     R14C20A.F0 to     R8C18B.LSR BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351 (to BCD00/sclk)
                  --------
                   14.443   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C18B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[9]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[22]  (to BCD00/sclk +)
                   FF                        BCD00/D01/sdiv[21]

   Delay:              14.443ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     14.443ns physical path delay BCD00/D01/SLICE_18 to BCD00/D01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 466.078ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_18 to BCD00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C19B.CLK to      R8C19B.Q0 BCD00/D01/SLICE_18 (from BCD00/sclk)
ROUTE         2     1.741      R8C19B.Q0 to      R9C18B.B0 BCD00/D01/sdiv[9]
CTOF_DEL    ---     0.452      R9C18B.B0 to      R9C18B.F0 BCD00/D01/SLICE_194
ROUTE         1     0.885      R9C18B.F0 to      R9C18D.B0 BCD00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 BCD00/D01/SLICE_164
ROUTE         2     0.570      R9C18D.F0 to      R9C20A.D1 BCD00/D01/N_704
CTOF_DEL    ---     0.452      R9C20A.D1 to      R9C20A.F1 BCD00/D01/SLICE_158
ROUTE         2     0.618      R9C20A.F1 to      R9C20A.B0 BCD00/D01/N_678_2
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 BCD00/D01/SLICE_158
ROUTE         1     0.904      R9C20A.F0 to     R10C20B.B1 BCD00/D01/N_684
CTOF_DEL    ---     0.452     R10C20B.B1 to     R10C20B.F1 BCD00/D01/SLICE_122
ROUTE         1     0.384     R10C20B.F1 to     R10C20B.C0 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_1
CTOF_DEL    ---     0.452     R10C20B.C0 to     R10C20B.F0 BCD00/D01/SLICE_122
ROUTE         1     0.851     R10C20B.F0 to      R9C20C.A1 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_2
CTOF_DEL    ---     0.452      R9C20C.A1 to      R9C20C.F1 BCD00/D01/SLICE_121
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 BCD00/D01/N_659
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 BCD00/D01/SLICE_121
ROUTE         1     1.456      R9C20C.F0 to     R14C20A.A0 BCD00/D01/N_8
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 BCD00/D01/SLICE_153
ROUTE        12     2.165     R14C20A.F0 to     R8C20D.LSR BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351 (to BCD00/sclk)
                  --------
                   14.443   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C20D.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[9]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[14]  (to BCD00/sclk +)
                   FF                        BCD00/D01/sdiv[13]

   Delay:              14.443ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     14.443ns physical path delay BCD00/D01/SLICE_18 to BCD00/D01/SLICE_16 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 466.078ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_18 to BCD00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C19B.CLK to      R8C19B.Q0 BCD00/D01/SLICE_18 (from BCD00/sclk)
ROUTE         2     1.741      R8C19B.Q0 to      R9C18B.B0 BCD00/D01/sdiv[9]
CTOF_DEL    ---     0.452      R9C18B.B0 to      R9C18B.F0 BCD00/D01/SLICE_194
ROUTE         1     0.885      R9C18B.F0 to      R9C18D.B0 BCD00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 BCD00/D01/SLICE_164
ROUTE         2     0.570      R9C18D.F0 to      R9C20A.D1 BCD00/D01/N_704
CTOF_DEL    ---     0.452      R9C20A.D1 to      R9C20A.F1 BCD00/D01/SLICE_158
ROUTE         2     0.618      R9C20A.F1 to      R9C20A.B0 BCD00/D01/N_678_2
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 BCD00/D01/SLICE_158
ROUTE         1     0.904      R9C20A.F0 to     R10C20B.B1 BCD00/D01/N_684
CTOF_DEL    ---     0.452     R10C20B.B1 to     R10C20B.F1 BCD00/D01/SLICE_122
ROUTE         1     0.384     R10C20B.F1 to     R10C20B.C0 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_1
CTOF_DEL    ---     0.452     R10C20B.C0 to     R10C20B.F0 BCD00/D01/SLICE_122
ROUTE         1     0.851     R10C20B.F0 to      R9C20C.A1 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_2
CTOF_DEL    ---     0.452      R9C20C.A1 to      R9C20C.F1 BCD00/D01/SLICE_121
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 BCD00/D01/N_659
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 BCD00/D01/SLICE_121
ROUTE         1     1.456      R9C20C.F0 to     R14C20A.A0 BCD00/D01/N_8
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 BCD00/D01/SLICE_153
ROUTE        12     2.165     R14C20A.F0 to     R8C19D.LSR BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351 (to BCD00/sclk)
                  --------
                   14.443   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19D.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[9]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[6]  (to BCD00/sclk +)
                   FF                        BCD00/D01/sdiv[5]

   Delay:              14.443ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     14.443ns physical path delay BCD00/D01/SLICE_18 to BCD00/D01/SLICE_20 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 466.078ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_18 to BCD00/D01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C19B.CLK to      R8C19B.Q0 BCD00/D01/SLICE_18 (from BCD00/sclk)
ROUTE         2     1.741      R8C19B.Q0 to      R9C18B.B0 BCD00/D01/sdiv[9]
CTOF_DEL    ---     0.452      R9C18B.B0 to      R9C18B.F0 BCD00/D01/SLICE_194
ROUTE         1     0.885      R9C18B.F0 to      R9C18D.B0 BCD00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 BCD00/D01/SLICE_164
ROUTE         2     0.570      R9C18D.F0 to      R9C20A.D1 BCD00/D01/N_704
CTOF_DEL    ---     0.452      R9C20A.D1 to      R9C20A.F1 BCD00/D01/SLICE_158
ROUTE         2     0.618      R9C20A.F1 to      R9C20A.B0 BCD00/D01/N_678_2
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 BCD00/D01/SLICE_158
ROUTE         1     0.904      R9C20A.F0 to     R10C20B.B1 BCD00/D01/N_684
CTOF_DEL    ---     0.452     R10C20B.B1 to     R10C20B.F1 BCD00/D01/SLICE_122
ROUTE         1     0.384     R10C20B.F1 to     R10C20B.C0 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_1
CTOF_DEL    ---     0.452     R10C20B.C0 to     R10C20B.F0 BCD00/D01/SLICE_122
ROUTE         1     0.851     R10C20B.F0 to      R9C20C.A1 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_2
CTOF_DEL    ---     0.452      R9C20C.A1 to      R9C20C.F1 BCD00/D01/SLICE_121
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 BCD00/D01/N_659
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 BCD00/D01/SLICE_121
ROUTE         1     1.456      R9C20C.F0 to     R14C20A.A0 BCD00/D01/N_8
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 BCD00/D01/SLICE_153
ROUTE        12     2.165     R14C20A.F0 to     R8C18D.LSR BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351 (to BCD00/sclk)
                  --------
                   14.443   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C18D.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[9]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[10]  (to BCD00/sclk +)
                   FF                        BCD00/D01/sdiv[9]

   Delay:              14.443ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     14.443ns physical path delay BCD00/D01/SLICE_18 to BCD00/D01/SLICE_18 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 466.078ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_18 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C19B.CLK to      R8C19B.Q0 BCD00/D01/SLICE_18 (from BCD00/sclk)
ROUTE         2     1.741      R8C19B.Q0 to      R9C18B.B0 BCD00/D01/sdiv[9]
CTOF_DEL    ---     0.452      R9C18B.B0 to      R9C18B.F0 BCD00/D01/SLICE_194
ROUTE         1     0.885      R9C18B.F0 to      R9C18D.B0 BCD00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 BCD00/D01/SLICE_164
ROUTE         2     0.570      R9C18D.F0 to      R9C20A.D1 BCD00/D01/N_704
CTOF_DEL    ---     0.452      R9C20A.D1 to      R9C20A.F1 BCD00/D01/SLICE_158
ROUTE         2     0.618      R9C20A.F1 to      R9C20A.B0 BCD00/D01/N_678_2
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 BCD00/D01/SLICE_158
ROUTE         1     0.904      R9C20A.F0 to     R10C20B.B1 BCD00/D01/N_684
CTOF_DEL    ---     0.452     R10C20B.B1 to     R10C20B.F1 BCD00/D01/SLICE_122
ROUTE         1     0.384     R10C20B.F1 to     R10C20B.C0 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_1
CTOF_DEL    ---     0.452     R10C20B.C0 to     R10C20B.F0 BCD00/D01/SLICE_122
ROUTE         1     0.851     R10C20B.F0 to      R9C20C.A1 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_2
CTOF_DEL    ---     0.452      R9C20C.A1 to      R9C20C.F1 BCD00/D01/SLICE_121
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 BCD00/D01/N_659
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 BCD00/D01/SLICE_121
ROUTE         1     1.456      R9C20C.F0 to     R14C20A.A0 BCD00/D01/N_8
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 BCD00/D01/SLICE_153
ROUTE        12     2.165     R14C20A.F0 to     R8C19B.LSR BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351 (to BCD00/sclk)
                  --------
                   14.443   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[9]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[18]  (to BCD00/sclk +)
                   FF                        BCD00/D01/sdiv[17]

   Delay:              14.443ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     14.443ns physical path delay BCD00/D01/SLICE_18 to BCD00/D01/SLICE_14 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 466.078ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_18 to BCD00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C19B.CLK to      R8C19B.Q0 BCD00/D01/SLICE_18 (from BCD00/sclk)
ROUTE         2     1.741      R8C19B.Q0 to      R9C18B.B0 BCD00/D01/sdiv[9]
CTOF_DEL    ---     0.452      R9C18B.B0 to      R9C18B.F0 BCD00/D01/SLICE_194
ROUTE         1     0.885      R9C18B.F0 to      R9C18D.B0 BCD00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 BCD00/D01/SLICE_164
ROUTE         2     0.570      R9C18D.F0 to      R9C20A.D1 BCD00/D01/N_704
CTOF_DEL    ---     0.452      R9C20A.D1 to      R9C20A.F1 BCD00/D01/SLICE_158
ROUTE         2     0.618      R9C20A.F1 to      R9C20A.B0 BCD00/D01/N_678_2
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 BCD00/D01/SLICE_158
ROUTE         1     0.904      R9C20A.F0 to     R10C20B.B1 BCD00/D01/N_684
CTOF_DEL    ---     0.452     R10C20B.B1 to     R10C20B.F1 BCD00/D01/SLICE_122
ROUTE         1     0.384     R10C20B.F1 to     R10C20B.C0 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_1
CTOF_DEL    ---     0.452     R10C20B.C0 to     R10C20B.F0 BCD00/D01/SLICE_122
ROUTE         1     0.851     R10C20B.F0 to      R9C20C.A1 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_2
CTOF_DEL    ---     0.452      R9C20C.A1 to      R9C20C.F1 BCD00/D01/SLICE_121
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 BCD00/D01/N_659
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 BCD00/D01/SLICE_121
ROUTE         1     1.456      R9C20C.F0 to     R14C20A.A0 BCD00/D01/N_8
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 BCD00/D01/SLICE_153
ROUTE        12     2.165     R14C20A.F0 to     R8C20B.LSR BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351 (to BCD00/sclk)
                  --------
                   14.443   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C20B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[9]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[8]  (to BCD00/sclk +)
                   FF                        BCD00/D01/sdiv[7]

   Delay:              14.443ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     14.443ns physical path delay BCD00/D01/SLICE_18 to BCD00/D01/SLICE_19 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 466.078ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_18 to BCD00/D01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C19B.CLK to      R8C19B.Q0 BCD00/D01/SLICE_18 (from BCD00/sclk)
ROUTE         2     1.741      R8C19B.Q0 to      R9C18B.B0 BCD00/D01/sdiv[9]
CTOF_DEL    ---     0.452      R9C18B.B0 to      R9C18B.F0 BCD00/D01/SLICE_194
ROUTE         1     0.885      R9C18B.F0 to      R9C18D.B0 BCD00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 BCD00/D01/SLICE_164
ROUTE         2     0.570      R9C18D.F0 to      R9C20A.D1 BCD00/D01/N_704
CTOF_DEL    ---     0.452      R9C20A.D1 to      R9C20A.F1 BCD00/D01/SLICE_158
ROUTE         2     0.618      R9C20A.F1 to      R9C20A.B0 BCD00/D01/N_678_2
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 BCD00/D01/SLICE_158
ROUTE         1     0.904      R9C20A.F0 to     R10C20B.B1 BCD00/D01/N_684
CTOF_DEL    ---     0.452     R10C20B.B1 to     R10C20B.F1 BCD00/D01/SLICE_122
ROUTE         1     0.384     R10C20B.F1 to     R10C20B.C0 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_1
CTOF_DEL    ---     0.452     R10C20B.C0 to     R10C20B.F0 BCD00/D01/SLICE_122
ROUTE         1     0.851     R10C20B.F0 to      R9C20C.A1 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_2
CTOF_DEL    ---     0.452      R9C20C.A1 to      R9C20C.F1 BCD00/D01/SLICE_121
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 BCD00/D01/N_659
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 BCD00/D01/SLICE_121
ROUTE         1     1.456      R9C20C.F0 to     R14C20A.A0 BCD00/D01/N_8
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 BCD00/D01/SLICE_153
ROUTE        12     2.165     R14C20A.F0 to     R8C19A.LSR BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351 (to BCD00/sclk)
                  --------
                   14.443   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19A.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.078ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[9]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[4]  (to BCD00/sclk +)
                   FF                        BCD00/D01/sdiv[3]

   Delay:              14.443ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     14.443ns physical path delay BCD00/D01/SLICE_18 to BCD00/D01/SLICE_21 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 466.078ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_18 to BCD00/D01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C19B.CLK to      R8C19B.Q0 BCD00/D01/SLICE_18 (from BCD00/sclk)
ROUTE         2     1.741      R8C19B.Q0 to      R9C18B.B0 BCD00/D01/sdiv[9]
CTOF_DEL    ---     0.452      R9C18B.B0 to      R9C18B.F0 BCD00/D01/SLICE_194
ROUTE         1     0.885      R9C18B.F0 to      R9C18D.B0 BCD00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452      R9C18D.B0 to      R9C18D.F0 BCD00/D01/SLICE_164
ROUTE         2     0.570      R9C18D.F0 to      R9C20A.D1 BCD00/D01/N_704
CTOF_DEL    ---     0.452      R9C20A.D1 to      R9C20A.F1 BCD00/D01/SLICE_158
ROUTE         2     0.618      R9C20A.F1 to      R9C20A.B0 BCD00/D01/N_678_2
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 BCD00/D01/SLICE_158
ROUTE         1     0.904      R9C20A.F0 to     R10C20B.B1 BCD00/D01/N_684
CTOF_DEL    ---     0.452     R10C20B.B1 to     R10C20B.F1 BCD00/D01/SLICE_122
ROUTE         1     0.384     R10C20B.F1 to     R10C20B.C0 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_1
CTOF_DEL    ---     0.452     R10C20B.C0 to     R10C20B.F0 BCD00/D01/SLICE_122
ROUTE         1     0.851     R10C20B.F0 to      R9C20C.A1 BCD00/D01/un1_oscout_0_sqmuxa_1_i_o3_2
CTOF_DEL    ---     0.452      R9C20C.A1 to      R9C20C.F1 BCD00/D01/SLICE_121
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 BCD00/D01/N_659
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 BCD00/D01/SLICE_121
ROUTE         1     1.456      R9C20C.F0 to     R14C20A.A0 BCD00/D01/N_8
CTOF_DEL    ---     0.452     R14C20A.A0 to     R14C20A.F0 BCD00/D01/SLICE_153
ROUTE        12     2.165     R14C20A.F0 to     R8C18C.LSR BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351 (to BCD00/sclk)
                  --------
                   14.443   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C19B.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     2.216        OSC.OSC to     R8C18C.CLK BCD00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   67.495MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "BCD00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   67.495 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: clk00_c   Source: BCD00/D01/SLICE_47.Q0   Loads: 93
   No transfer within this clock domain is found

Clock Domain: clk001_c   Source: BCD00/D02/SLICE_46.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: BCD00/sclk   Source: BCD00/D00/OSCinst0.OSC   Loads: 25
   Covered under: FREQUENCY NET "BCD00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9188 paths, 1 nets, and 1330 connections (86.53% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Nov 20 08:47:41 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o bcd00_bcd0.twr -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/promote.xml bcd00_bcd0.ncd bcd00_bcd0.prf 
Design file:     bcd00_bcd0.ncd
Preference file: bcd00_bcd0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "BCD00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "BCD00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[3]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[3]  (to BCD00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay BCD00/D01/SLICE_21 to BCD00/D01/SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_21 to BCD00/D01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C18C.CLK to      R8C18C.Q0 BCD00/D01/SLICE_21 (from BCD00/sclk)
ROUTE         2     0.132      R8C18C.Q0 to      R8C18C.A0 BCD00/D01/sdiv[3]
CTOF_DEL    ---     0.101      R8C18C.A0 to      R8C18C.F0 BCD00/D01/SLICE_21
ROUTE         1     0.000      R8C18C.F0 to     R8C18C.DI0 BCD00/D01/un1_sdiv[4] (to BCD00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to     R8C18C.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to     R8C18C.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D02/sdiv1[6]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D02/sdiv1[6]  (to BCD00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay BCD00/D02/SLICE_7 to BCD00/D02/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path BCD00/D02/SLICE_7 to BCD00/D02/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C23D.CLK to     R19C23D.Q1 BCD00/D02/SLICE_7 (from BCD00/sclk)
ROUTE         2     0.132     R19C23D.Q1 to     R19C23D.A1 BCD00/D02/sdiv1[6]
CTOF_DEL    ---     0.101     R19C23D.A1 to     R19C23D.F1 BCD00/D02/SLICE_7
ROUTE         1     0.000     R19C23D.F1 to    R19C23D.DI1 BCD00/D02/un1_sdiv1[7] (to BCD00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D02/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to    R19C23D.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D02/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to    R19C23D.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D02/sdiv1[19]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D02/sdiv1[19]  (to BCD00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay BCD00/D02/SLICE_0 to BCD00/D02/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path BCD00/D02/SLICE_0 to BCD00/D02/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C25C.CLK to     R19C25C.Q0 BCD00/D02/SLICE_0 (from BCD00/sclk)
ROUTE         8     0.132     R19C25C.Q0 to     R19C25C.A0 BCD00/D02/sdiv1[19]
CTOF_DEL    ---     0.101     R19C25C.A0 to     R19C25C.F0 BCD00/D02/SLICE_0
ROUTE         1     0.000     R19C25C.F0 to    R19C25C.DI0 BCD00/D02/un1_sdiv1[20] (to BCD00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D02/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to    R19C25C.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D02/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to    R19C25C.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[8]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[8]  (to BCD00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay BCD00/D01/SLICE_19 to BCD00/D01/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_19 to BCD00/D01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C19A.CLK to      R8C19A.Q1 BCD00/D01/SLICE_19 (from BCD00/sclk)
ROUTE         2     0.132      R8C19A.Q1 to      R8C19A.A1 BCD00/D01/sdiv[8]
CTOF_DEL    ---     0.101      R8C19A.A1 to      R8C19A.F1 BCD00/D01/SLICE_19
ROUTE         1     0.000      R8C19A.F1 to     R8C19A.DI1 BCD00/D01/un1_sdiv[9] (to BCD00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to     R8C19A.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to     R8C19A.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[5]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[5]  (to BCD00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay BCD00/D01/SLICE_20 to BCD00/D01/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_20 to BCD00/D01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C18D.CLK to      R8C18D.Q0 BCD00/D01/SLICE_20 (from BCD00/sclk)
ROUTE         2     0.132      R8C18D.Q0 to      R8C18D.A0 BCD00/D01/sdiv[5]
CTOF_DEL    ---     0.101      R8C18D.A0 to      R8C18D.F0 BCD00/D01/SLICE_20
ROUTE         1     0.000      R8C18D.F0 to     R8C18D.DI0 BCD00/D01/un1_sdiv[6] (to BCD00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to     R8C18D.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to     R8C18D.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[14]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[14]  (to BCD00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay BCD00/D01/SLICE_16 to BCD00/D01/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_16 to BCD00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C19D.CLK to      R8C19D.Q1 BCD00/D01/SLICE_16 (from BCD00/sclk)
ROUTE         4     0.132      R8C19D.Q1 to      R8C19D.A1 BCD00/D01/sdiv[14]
CTOF_DEL    ---     0.101      R8C19D.A1 to      R8C19D.F1 BCD00/D01/SLICE_16
ROUTE         1     0.000      R8C19D.F1 to     R8C19D.DI1 BCD00/D01/un1_sdiv[15] (to BCD00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to     R8C19D.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to     R8C19D.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D02/sdiv1[10]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D02/sdiv1[10]  (to BCD00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay BCD00/D02/SLICE_5 to BCD00/D02/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path BCD00/D02/SLICE_5 to BCD00/D02/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C24B.CLK to     R19C24B.Q1 BCD00/D02/SLICE_5 (from BCD00/sclk)
ROUTE         2     0.132     R19C24B.Q1 to     R19C24B.A1 BCD00/D02/sdiv1[10]
CTOF_DEL    ---     0.101     R19C24B.A1 to     R19C24B.F1 BCD00/D02/SLICE_5
ROUTE         1     0.000     R19C24B.F1 to    R19C24B.DI1 BCD00/D02/un1_sdiv1[11] (to BCD00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D02/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to    R19C24B.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D02/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to    R19C24B.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D02/sdiv1[3]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D02/sdiv1[3]  (to BCD00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay BCD00/D02/SLICE_8 to BCD00/D02/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path BCD00/D02/SLICE_8 to BCD00/D02/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C23C.CLK to     R19C23C.Q0 BCD00/D02/SLICE_8 (from BCD00/sclk)
ROUTE         2     0.132     R19C23C.Q0 to     R19C23C.A0 BCD00/D02/sdiv1[3]
CTOF_DEL    ---     0.101     R19C23C.A0 to     R19C23C.F0 BCD00/D02/SLICE_8
ROUTE         1     0.000     R19C23C.F0 to    R19C23C.DI0 BCD00/D02/un1_sdiv1[4] (to BCD00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D02/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to    R19C23C.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D02/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to    R19C23C.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D02/sdiv1[11]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D02/sdiv1[11]  (to BCD00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay BCD00/D02/SLICE_4 to BCD00/D02/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path BCD00/D02/SLICE_4 to BCD00/D02/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C24C.CLK to     R19C24C.Q0 BCD00/D02/SLICE_4 (from BCD00/sclk)
ROUTE         2     0.132     R19C24C.Q0 to     R19C24C.A0 BCD00/D02/sdiv1[11]
CTOF_DEL    ---     0.101     R19C24C.A0 to     R19C24C.F0 BCD00/D02/SLICE_4
ROUTE         1     0.000     R19C24C.F0 to    R19C24C.DI0 BCD00/D02/un1_sdiv1[12] (to BCD00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D02/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to    R19C24C.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D02/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to    R19C24C.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BCD00/D01/sdiv[19]  (from BCD00/sclk +)
   Destination:    FF         Data in        BCD00/D01/sdiv[19]  (to BCD00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay BCD00/D01/SLICE_13 to BCD00/D01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path BCD00/D01/SLICE_13 to BCD00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C20C.CLK to      R8C20C.Q0 BCD00/D01/SLICE_13 (from BCD00/sclk)
ROUTE         6     0.132      R8C20C.Q0 to      R8C20C.A0 BCD00/D01/sdiv[19]
CTOF_DEL    ---     0.101      R8C20C.A0 to      R8C20C.F0 BCD00/D01/SLICE_13
ROUTE         1     0.000      R8C20C.F0 to     R8C20C.DI0 BCD00/D01/un1_sdiv[20] (to BCD00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to     R8C20C.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path BCD00/D00/OSCinst0 to BCD00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        25     0.894        OSC.OSC to     R8C20C.CLK BCD00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "BCD00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: clk00_c   Source: BCD00/D01/SLICE_47.Q0   Loads: 93
   No transfer within this clock domain is found

Clock Domain: clk001_c   Source: BCD00/D02/SLICE_46.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: BCD00/sclk   Source: BCD00/D00/OSCinst0.OSC   Loads: 25
   Covered under: FREQUENCY NET "BCD00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9188 paths, 1 nets, and 1330 connections (86.53% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
