CxlResult:/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_rpc_v1/.cxl.cpp.sm.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = common_rpc_v1 ,
	SourcePath = /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/common_rpc/common_rpc_v1 ,
	Simulator = questasim ,
	SimulatorVersion = 2022.4 ,
	CompiledLibrary = common_rpc_v1 ,
	CompiledPath = /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_rpc_v1 ,
	Timestamp = Fri Jan 19 18:36:01 2024 ,
	Time = 1705689360 ,
	Language = cpp ,
	XilinxVersion = 2023.2 ,
	LogFile = /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_rpc_v1/.cxl.cpp.sm.log ,
	NumOfErrors = 1 ,
	NumOfWarnings = 0 ,
	Error = /tool/gcc/7.4.0/bin/g++  -c -fPIC -I /cad/xilinx/Vivado/2023.2/data/simmodels/questa/2022.4/lnx64/7.4.0/ext/protobuf/include -I /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/common_rpc/common_rpc_v1/include -I /cad/xilinx/Vivado/2023.2/tps/boost_1_72_0 -Wall -fPIC -fPIC -std=c++11 /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/common_rpc/common_rpc_v1/src/rpc_messages.pb.cpp -o /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_rpc_v1/rpc_messages.pb.o ,
