#! /foss/tools/iverilog/3438078/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1663-g3438078c9-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/3438078/lib/ivl/va_math.vpi";
S_0x5628d01032d0 .scope module, "and_cell" "and_cell" 2 16;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f1b0e575018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f1b0e575048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5628d00fec00 .functor AND 1, o0x7f1b0e575018, o0x7f1b0e575048, C4<1>, C4<1>;
v0x5628d00e64d0_0 .net "a", 0 0, o0x7f1b0e575018;  0 drivers
v0x5628d00e5fb0_0 .net "b", 0 0, o0x7f1b0e575048;  0 drivers
v0x5628d00e5a90_0 .net "out", 0 0, L_0x5628d00fec00;  1 drivers
S_0x5628d00fbe50 .scope module, "buffer_cell" "buffer_cell" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o0x7f1b0e575138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5628d00ff220 .functor BUFZ 1, o0x7f1b0e575138, C4<0>, C4<0>, C4<0>;
v0x5628d00e5570_0 .net "in", 0 0, o0x7f1b0e575138;  0 drivers
v0x5628d00e5050_0 .net "out", 0 0, L_0x5628d00ff220;  1 drivers
S_0x5628d00ce020 .scope module, "dff_cell" "dff_cell" 2 70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "notq";
o0x7f1b0e5751f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628d00e4b00_0 .net "clk", 0 0, o0x7f1b0e5751f8;  0 drivers
o0x7f1b0e575228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628d011cf80_0 .net "d", 0 0, o0x7f1b0e575228;  0 drivers
v0x5628d011d040_0 .net "notq", 0 0, L_0x5628d0148a70;  1 drivers
v0x5628d011d0e0_0 .var "q", 0 0;
E_0x5628d0110fb0 .event posedge, v0x5628d00e4b00_0;
L_0x5628d0148a70 .reduce/nor v0x5628d011d0e0_0;
S_0x5628d00bbca0 .scope module, "dffsr_cell" "dffsr_cell" 2 83;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "r";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "notq";
o0x7f1b0e575378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628d011d2a0_0 .net "clk", 0 0, o0x7f1b0e575378;  0 drivers
o0x7f1b0e5753a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628d011d380_0 .net "d", 0 0, o0x7f1b0e5753a8;  0 drivers
v0x5628d011d440_0 .net "notq", 0 0, L_0x5628d0148b70;  1 drivers
v0x5628d011d4e0_0 .var "q", 0 0;
o0x7f1b0e575438 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628d011d5a0_0 .net "r", 0 0, o0x7f1b0e575438;  0 drivers
o0x7f1b0e575468 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628d011d660_0 .net "s", 0 0, o0x7f1b0e575468;  0 drivers
E_0x5628d011d220 .event posedge, v0x5628d011d5a0_0, v0x5628d011d660_0, v0x5628d011d2a0_0;
L_0x5628d0148b70 .reduce/nor v0x5628d011d4e0_0;
S_0x5628d00fb790 .scope module, "mux_cell" "mux_cell" 2 60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
o0x7f1b0e5755b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628d011d820_0 .net "a", 0 0, o0x7f1b0e5755b8;  0 drivers
o0x7f1b0e5755e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628d011d900_0 .net "b", 0 0, o0x7f1b0e5755e8;  0 drivers
v0x5628d011d9c0_0 .net "out", 0 0, L_0x5628d0148c70;  1 drivers
o0x7f1b0e575648 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628d011da60_0 .net "sel", 0 0, o0x7f1b0e575648;  0 drivers
L_0x5628d0148c70 .functor MUXZ 1, o0x7f1b0e5755b8, o0x7f1b0e5755e8, o0x7f1b0e575648, C4<>;
S_0x5628d00736c0 .scope module, "nand_cell" "nand_cell" 2 43;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f1b0e575768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f1b0e575798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5628d01026f0 .functor AND 1, o0x7f1b0e575768, o0x7f1b0e575798, C4<1>, C4<1>;
v0x5628d011dba0_0 .net *"_ivl_0", 0 0, L_0x5628d01026f0;  1 drivers
v0x5628d011dca0_0 .net "a", 0 0, o0x7f1b0e575768;  0 drivers
v0x5628d011dd60_0 .net "b", 0 0, o0x7f1b0e575798;  0 drivers
v0x5628d011de00_0 .net "out", 0 0, L_0x5628d0148e60;  1 drivers
L_0x5628d0148e60 .reduce/nor L_0x5628d01026f0;
S_0x5628d0073850 .scope module, "not_cell" "not_cell" 2 52;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o0x7f1b0e575888 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628d011df40_0 .net "in", 0 0, o0x7f1b0e575888;  0 drivers
v0x5628d011e000_0 .net "out", 0 0, L_0x5628d0148f30;  1 drivers
L_0x5628d0148f30 .reduce/nor o0x7f1b0e575888;
S_0x5628d0072b20 .scope module, "or_cell" "or_cell" 2 25;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f1b0e575948 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f1b0e575978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5628d00fc330 .functor OR 1, o0x7f1b0e575948, o0x7f1b0e575978, C4<0>, C4<0>;
v0x5628d011e120_0 .net "a", 0 0, o0x7f1b0e575948;  0 drivers
v0x5628d011e1e0_0 .net "b", 0 0, o0x7f1b0e575978;  0 drivers
v0x5628d011e2a0_0 .net "out", 0 0, L_0x5628d00fc330;  1 drivers
S_0x5628d0072cb0 .scope module, "tb_tt03" "tb_tt03" 3 3;
 .timescale -9 -12;
v0x5628d01479c0_0 .net *"_ivl_11", 0 0, v0x5628d0148220_0;  1 drivers
v0x5628d0147aa0_0 .net *"_ivl_15", 0 0, v0x5628d01482e0_0;  1 drivers
v0x5628d0147b80_0 .net *"_ivl_19", 0 0, v0x5628d0148500_0;  1 drivers
v0x5628d0147c40_0 .net *"_ivl_23", 0 0, v0x5628d01485a0_0;  1 drivers
o0x7f1b0e5784c8 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x5628d0147d20_0 name=_ivl_28
v0x5628d0147e50_0 .net *"_ivl_3", 0 0, v0x5628d01480d0_0;  1 drivers
v0x5628d0147f30_0 .net *"_ivl_7", 0 0, v0x5628d0148010_0;  1 drivers
v0x5628d0148010_0 .var "clk_external", 0 0;
v0x5628d01480d0_0 .var "clk_internal", 0 0;
v0x5628d0148220_0 .var "clk_sel", 0 0;
v0x5628d01482e0_0 .var "en", 0 0;
v0x5628d01483a0_0 .net "io_in", 7 0, L_0x5628d015d900;  1 drivers
v0x5628d0148460_0 .net "io_out", 7 0, L_0x5628d0149e60;  1 drivers
v0x5628d0148500_0 .var "reset", 0 0;
v0x5628d01485a0_0 .var "rx", 0 0;
v0x5628d0148660_0 .net "tx", 0 0, L_0x5628d01495e0;  1 drivers
L_0x5628d01495e0 .part L_0x5628d0149e60, 0, 1;
LS_0x5628d015d900_0_0 .concat [ 1 1 1 1], v0x5628d01480d0_0, v0x5628d0148010_0, v0x5628d0148220_0, v0x5628d01482e0_0;
LS_0x5628d015d900_0_4 .concat [ 1 1 2 0], v0x5628d0148500_0, v0x5628d01485a0_0, o0x7f1b0e5784c8;
L_0x5628d015d900 .concat [ 4 4 0 0], LS_0x5628d015d900_0_0, LS_0x5628d015d900_0_4;
S_0x5628d011e3c0 .scope module, "DUT" "top_tt03" 3 23, 4 3 0, S_0x5628d0072cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "io_in";
    .port_info 1 /OUTPUT 8 "io_out";
L_0x5628d0149df0 .functor BUFZ 1, v0x5628d01456a0_0, C4<0>, C4<0>, C4<0>;
v0x5628d01466a0_0 .net *"_ivl_15", 0 0, L_0x5628d0149df0;  1 drivers
L_0x7f1b0e52c018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x5628d01467a0_0 .net/2s *"_ivl_19", 6 0, L_0x7f1b0e52c018;  1 drivers
v0x5628d0146880_0 .net "clk", 0 0, v0x5628d0120870_0;  1 drivers
v0x5628d0146920_0 .net "clk_external", 0 0, L_0x5628d0149810;  1 drivers
v0x5628d01469c0_0 .net "clk_internal", 0 0, L_0x5628d01496d0;  1 drivers
v0x5628d0146a60_0 .net "clk_sel", 0 0, L_0x5628d0149900;  1 drivers
v0x5628d0146b30_0 .net "count", 15 0, v0x5628d011eac0_0;  1 drivers
v0x5628d0146c20_0 .net "en", 0 0, L_0x5628d0149a80;  1 drivers
v0x5628d0146cc0_0 .net "io_in", 7 0, L_0x5628d015d900;  alias, 1 drivers
v0x5628d0146df0_0 .net "io_out", 7 0, L_0x5628d0149e60;  alias, 1 drivers
v0x5628d0146eb0_0 .net "out_osc", 0 0, L_0x5628d014d350;  1 drivers
v0x5628d0146f50_0 .net "promedio", 15 0, v0x5628d01305e0_0;  1 drivers
v0x5628d0147010_0 .net "reset", 0 0, L_0x5628d0149be0;  1 drivers
v0x5628d01470b0_0 .net "rx", 0 0, L_0x5628d0149c80;  1 drivers
v0x5628d0147150_0 .net "rx_data", 7 0, v0x5628d0144350_0;  1 drivers
v0x5628d01471f0_0 .net "rx_ready", 0 0, v0x5628d01460a0_0;  1 drivers
v0x5628d01472e0_0 .net "send_sel", 1 0, v0x5628d011fd20_0;  1 drivers
v0x5628d01474b0_0 .net "sum_en", 0 0, v0x5628d011fee0_0;  1 drivers
v0x5628d01475a0_0 .net "sum_ready", 0 0, v0x5628d0130960_0;  1 drivers
v0x5628d0147690_0 .net "test", 0 0, v0x5628d0145760_0;  1 drivers
v0x5628d0147730_0 .net "tx", 0 0, v0x5628d01456a0_0;  1 drivers
v0x5628d01477d0_0 .var "tx_data", 7 0;
v0x5628d01478c0_0 .net "tx_start", 0 0, v0x5628d0120200_0;  1 drivers
E_0x5628d011e570 .event anyedge, v0x5628d011fd20_0, v0x5628d01305e0_0;
L_0x5628d01496d0 .part L_0x5628d015d900, 0, 1;
L_0x5628d0149810 .part L_0x5628d015d900, 1, 1;
L_0x5628d0149900 .part L_0x5628d015d900, 2, 1;
L_0x5628d0149a80 .part L_0x5628d015d900, 3, 1;
L_0x5628d0149be0 .part L_0x5628d015d900, 4, 1;
L_0x5628d0149c80 .part L_0x5628d015d900, 5, 1;
L_0x5628d0149e60 .concat8 [ 1 7 0 0], L_0x5628d0149df0, L_0x7f1b0e52c018;
S_0x5628d011e5f0 .scope module, "cont" "contador" 4 51, 5 1 0, S_0x5628d011e3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "osc_clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "count";
P_0x5628d011e7a0 .param/l "N" 0 5 1, +C4<00000000000000000000000000010000>;
v0x5628d011e920_0 .var "aux", 0 0;
v0x5628d011ea00_0 .net "clk", 0 0, v0x5628d0120870_0;  alias, 1 drivers
v0x5628d011eac0_0 .var "count", 15 0;
v0x5628d011ebb0_0 .net "en", 0 0, L_0x5628d0149a80;  alias, 1 drivers
v0x5628d011ec70_0 .net "osc_clk", 0 0, L_0x5628d014d350;  alias, 1 drivers
v0x5628d011ed80_0 .net "reset", 0 0, L_0x5628d0149be0;  alias, 1 drivers
E_0x5628d011e8a0 .event posedge, v0x5628d011ec70_0;
S_0x5628d011eee0 .scope module, "controller" "FSM_controller" 4 54, 6 1 0, S_0x5628d011e3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sum_ready";
    .port_info 3 /INPUT 1 "tx_busy";
    .port_info 4 /INPUT 1 "rx_ready";
    .port_info 5 /INPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "sum_en";
    .port_info 7 /OUTPUT 1 "tx_send";
    .port_info 8 /OUTPUT 2 "send_sel";
P_0x5628d011f0e0 .param/l "DECODER" 1 6 17, +C4<00000000000000000000000000000001>;
P_0x5628d011f120 .param/l "IDLE" 1 6 16, +C4<00000000000000000000000000000000>;
P_0x5628d011f160 .param/l "SEND_SUM_1" 1 6 19, +C4<00000000000000000000000000000011>;
P_0x5628d011f1a0 .param/l "SEND_SUM_2" 1 6 21, +C4<00000000000000000000000000000101>;
P_0x5628d011f1e0 .param/l "START_CODE" 1 6 24, +C4<00000000000000000000000000000000>;
P_0x5628d011f220 .param/l "WAIT_SEND_1" 1 6 20, +C4<00000000000000000000000000000100>;
P_0x5628d011f260 .param/l "WAIT_SEND_2" 1 6 22, +C4<00000000000000000000000000000110>;
P_0x5628d011f2a0 .param/l "WAIT_SUM" 1 6 18, +C4<00000000000000000000000000000010>;
v0x5628d011f8c0_0 .net "clk", 0 0, v0x5628d0120870_0;  alias, 1 drivers
v0x5628d011f9b0_0 .var "next_state", 3 0;
v0x5628d011fa70_0 .net "reset", 0 0, L_0x5628d0149be0;  alias, 1 drivers
v0x5628d011fb70_0 .net "rx_data", 7 0, v0x5628d0144350_0;  alias, 1 drivers
v0x5628d011fc10_0 .net "rx_ready", 0 0, v0x5628d01460a0_0;  alias, 1 drivers
v0x5628d011fd20_0 .var "send_sel", 1 0;
v0x5628d011fe00_0 .var "state", 3 0;
v0x5628d011fee0_0 .var "sum_en", 0 0;
v0x5628d011ffa0_0 .net "sum_ready", 0 0, v0x5628d0130960_0;  alias, 1 drivers
v0x5628d0120060_0 .var "timer", 15 0;
v0x5628d0120140_0 .net "tx_busy", 0 0, v0x5628d0145760_0;  alias, 1 drivers
v0x5628d0120200_0 .var "tx_send", 0 0;
E_0x5628d011f7f0 .event posedge, v0x5628d011ea00_0;
E_0x5628d011f850/0 .event anyedge, v0x5628d011fe00_0, v0x5628d011fc10_0, v0x5628d011fb70_0, v0x5628d011ffa0_0;
E_0x5628d011f850/1 .event anyedge, v0x5628d0120060_0;
E_0x5628d011f850 .event/or E_0x5628d011f850/0, E_0x5628d011f850/1;
S_0x5628d01203e0 .scope module, "m" "mux" 4 30, 7 1 0, S_0x5628d011e3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
v0x5628d0120600_0 .net "a", 0 0, L_0x5628d0149810;  alias, 1 drivers
v0x5628d01206e0_0 .net "b", 0 0, L_0x5628d01496d0;  alias, 1 drivers
v0x5628d01207a0_0 .net "sel", 0 0, L_0x5628d0149900;  alias, 1 drivers
v0x5628d0120870_0 .var "y", 0 0;
E_0x5628d01205a0 .event anyedge, v0x5628d01207a0_0, v0x5628d01206e0_0, v0x5628d0120600_0;
S_0x5628d01209e0 .scope module, "osc" "USM_ringoscillator" 4 50, 8 18 0, S_0x5628d011e3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "out";
P_0x5628d0120bc0 .param/l "etapas" 1 8 26, +C4<00000000000000000000000000100001>;
L_0x5628d014d210 .functor AND 1, L_0x5628d014d350, L_0x5628d0149a80, C4<1>, C4<1>;
L_0x5628d014d350 .functor BUFZ 1, L_0x5628d014d030, C4<0>, C4<0>, C4<0>;
v0x5628d012f3f0 .array "aux_wire", 0 33;
v0x5628d012f3f0_0 .net v0x5628d012f3f0 0, 0 0, L_0x5628d014d210; 1 drivers
v0x5628d012f3f0_1 .net v0x5628d012f3f0 1, 0 0, L_0x5628d0149f00; 1 drivers
v0x5628d012f3f0_2 .net v0x5628d012f3f0 2, 0 0, L_0x5628d014a120; 1 drivers
v0x5628d012f3f0_3 .net v0x5628d012f3f0 3, 0 0, L_0x5628d014a270; 1 drivers
v0x5628d012f3f0_4 .net v0x5628d012f3f0 4, 0 0, L_0x5628d014a3c0; 1 drivers
v0x5628d012f3f0_5 .net v0x5628d012f3f0 5, 0 0, L_0x5628d014a510; 1 drivers
v0x5628d012f3f0_6 .net v0x5628d012f3f0 6, 0 0, L_0x5628d014a660; 1 drivers
v0x5628d012f3f0_7 .net v0x5628d012f3f0 7, 0 0, L_0x5628d014a7b0; 1 drivers
v0x5628d012f3f0_8 .net v0x5628d012f3f0 8, 0 0, L_0x5628d014a920; 1 drivers
v0x5628d012f3f0_9 .net v0x5628d012f3f0 9, 0 0, L_0x5628d014aab0; 1 drivers
v0x5628d012f3f0_10 .net v0x5628d012f3f0 10, 0 0, L_0x5628d014ac40; 1 drivers
v0x5628d012f3f0_11 .net v0x5628d012f3f0 11, 0 0, L_0x5628d014add0; 1 drivers
v0x5628d012f3f0_12 .net v0x5628d012f3f0 12, 0 0, L_0x5628d014af60; 1 drivers
v0x5628d012f3f0_13 .net v0x5628d012f3f0 13, 0 0, L_0x5628d014b0f0; 1 drivers
v0x5628d012f3f0_14 .net v0x5628d012f3f0 14, 0 0, L_0x5628d014b280; 1 drivers
v0x5628d012f3f0_15 .net v0x5628d012f3f0 15, 0 0, L_0x5628d014b410; 1 drivers
v0x5628d012f3f0_16 .net v0x5628d012f3f0 16, 0 0, L_0x5628d014b5a0; 1 drivers
v0x5628d012f3f0_17 .net v0x5628d012f3f0 17, 0 0, L_0x5628d014b730; 1 drivers
v0x5628d012f3f0_18 .net v0x5628d012f3f0 18, 0 0, L_0x5628d014b8c0; 1 drivers
v0x5628d012f3f0_19 .net v0x5628d012f3f0 19, 0 0, L_0x5628d014ba50; 1 drivers
v0x5628d012f3f0_20 .net v0x5628d012f3f0 20, 0 0, L_0x5628d014bbe0; 1 drivers
v0x5628d012f3f0_21 .net v0x5628d012f3f0 21, 0 0, L_0x5628d014bd70; 1 drivers
v0x5628d012f3f0_22 .net v0x5628d012f3f0 22, 0 0, L_0x5628d014bf00; 1 drivers
v0x5628d012f3f0_23 .net v0x5628d012f3f0 23, 0 0, L_0x5628d014c090; 1 drivers
v0x5628d012f3f0_24 .net v0x5628d012f3f0 24, 0 0, L_0x5628d014c220; 1 drivers
v0x5628d012f3f0_25 .net v0x5628d012f3f0 25, 0 0, L_0x5628d014c3b0; 1 drivers
v0x5628d012f3f0_26 .net v0x5628d012f3f0 26, 0 0, L_0x5628d014c540; 1 drivers
v0x5628d012f3f0_27 .net v0x5628d012f3f0 27, 0 0, L_0x5628d014c6d0; 1 drivers
v0x5628d012f3f0_28 .net v0x5628d012f3f0 28, 0 0, L_0x5628d014c860; 1 drivers
v0x5628d012f3f0_29 .net v0x5628d012f3f0 29, 0 0, L_0x5628d014c9f0; 1 drivers
v0x5628d012f3f0_30 .net v0x5628d012f3f0 30, 0 0, L_0x5628d014cb80; 1 drivers
v0x5628d012f3f0_31 .net v0x5628d012f3f0 31, 0 0, L_0x5628d014cd10; 1 drivers
v0x5628d012f3f0_32 .net v0x5628d012f3f0 32, 0 0, L_0x5628d014cea0; 1 drivers
v0x5628d012f3f0_33 .net v0x5628d012f3f0 33, 0 0, L_0x5628d014d030; 1 drivers
v0x5628d012fec0_0 .net "en", 0 0, L_0x5628d0149a80;  alias, 1 drivers
v0x5628d012ff60_0 .net "out", 0 0, L_0x5628d014d350;  alias, 1 drivers
S_0x5628d0120cc0 .scope generate, "genblk1[0]" "genblk1[0]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0120ee0 .param/l "i" 1 8 32, +C4<00>;
S_0x5628d0120fc0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0120cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d0149f00/d .functor NOR 1, L_0x5628d014d210, L_0x5628d014d210, C4<0>, C4<0>;
L_0x5628d0149f00 .delay 1 (2000,2000,2000) L_0x5628d0149f00/d;
v0x5628d0121200_0 .net "A", 0 0, L_0x5628d014d210;  alias, 1 drivers
v0x5628d01212e0_0 .net "Y", 0 0, L_0x5628d0149f00;  alias, 1 drivers
S_0x5628d0121400 .scope generate, "genblk1[1]" "genblk1[1]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0121600 .param/l "i" 1 8 32, +C4<01>;
S_0x5628d01216c0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0121400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014a120/d .functor NOR 1, L_0x5628d0149f00, L_0x5628d0149f00, C4<0>, C4<0>;
L_0x5628d014a120 .delay 1 (2000,2000,2000) L_0x5628d014a120/d;
v0x5628d0121900_0 .net "A", 0 0, L_0x5628d0149f00;  alias, 1 drivers
v0x5628d01219f0_0 .net "Y", 0 0, L_0x5628d014a120;  alias, 1 drivers
S_0x5628d0121af0 .scope generate, "genblk1[2]" "genblk1[2]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0121d00 .param/l "i" 1 8 32, +C4<010>;
S_0x5628d0121dc0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0121af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014a270/d .functor NOR 1, L_0x5628d014a120, L_0x5628d014a120, C4<0>, C4<0>;
L_0x5628d014a270 .delay 1 (2000,2000,2000) L_0x5628d014a270/d;
v0x5628d0122000_0 .net "A", 0 0, L_0x5628d014a120;  alias, 1 drivers
v0x5628d01220f0_0 .net "Y", 0 0, L_0x5628d014a270;  alias, 1 drivers
S_0x5628d01221f0 .scope generate, "genblk1[3]" "genblk1[3]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d01223d0 .param/l "i" 1 8 32, +C4<011>;
S_0x5628d01224b0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d01221f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014a3c0/d .functor NOR 1, L_0x5628d014a270, L_0x5628d014a270, C4<0>, C4<0>;
L_0x5628d014a3c0 .delay 1 (2000,2000,2000) L_0x5628d014a3c0/d;
v0x5628d01226f0_0 .net "A", 0 0, L_0x5628d014a270;  alias, 1 drivers
v0x5628d01227e0_0 .net "Y", 0 0, L_0x5628d014a3c0;  alias, 1 drivers
S_0x5628d01228e0 .scope generate, "genblk1[4]" "genblk1[4]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0122b10 .param/l "i" 1 8 32, +C4<0100>;
S_0x5628d0122bf0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d01228e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014a510/d .functor NOR 1, L_0x5628d014a3c0, L_0x5628d014a3c0, C4<0>, C4<0>;
L_0x5628d014a510 .delay 1 (2000,2000,2000) L_0x5628d014a510/d;
v0x5628d0122e30_0 .net "A", 0 0, L_0x5628d014a3c0;  alias, 1 drivers
v0x5628d0122ef0_0 .net "Y", 0 0, L_0x5628d014a510;  alias, 1 drivers
S_0x5628d0122ff0 .scope generate, "genblk1[5]" "genblk1[5]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d01231d0 .param/l "i" 1 8 32, +C4<0101>;
S_0x5628d01232b0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0122ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014a660/d .functor NOR 1, L_0x5628d014a510, L_0x5628d014a510, C4<0>, C4<0>;
L_0x5628d014a660 .delay 1 (2000,2000,2000) L_0x5628d014a660/d;
v0x5628d01234f0_0 .net "A", 0 0, L_0x5628d014a510;  alias, 1 drivers
v0x5628d01235e0_0 .net "Y", 0 0, L_0x5628d014a660;  alias, 1 drivers
S_0x5628d01236e0 .scope generate, "genblk1[6]" "genblk1[6]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d01238c0 .param/l "i" 1 8 32, +C4<0110>;
S_0x5628d01239a0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d01236e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014a7b0/d .functor NOR 1, L_0x5628d014a660, L_0x5628d014a660, C4<0>, C4<0>;
L_0x5628d014a7b0 .delay 1 (2000,2000,2000) L_0x5628d014a7b0/d;
v0x5628d0123be0_0 .net "A", 0 0, L_0x5628d014a660;  alias, 1 drivers
v0x5628d0123cd0_0 .net "Y", 0 0, L_0x5628d014a7b0;  alias, 1 drivers
S_0x5628d0123dd0 .scope generate, "genblk1[7]" "genblk1[7]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0123fb0 .param/l "i" 1 8 32, +C4<0111>;
S_0x5628d0124090 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0123dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014a920/d .functor NOR 1, L_0x5628d014a7b0, L_0x5628d014a7b0, C4<0>, C4<0>;
L_0x5628d014a920 .delay 1 (2000,2000,2000) L_0x5628d014a920/d;
v0x5628d01242d0_0 .net "A", 0 0, L_0x5628d014a7b0;  alias, 1 drivers
v0x5628d01243c0_0 .net "Y", 0 0, L_0x5628d014a920;  alias, 1 drivers
S_0x5628d01244c0 .scope generate, "genblk1[8]" "genblk1[8]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0122ac0 .param/l "i" 1 8 32, +C4<01000>;
S_0x5628d0124730 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d01244c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014aab0/d .functor NOR 1, L_0x5628d014a920, L_0x5628d014a920, C4<0>, C4<0>;
L_0x5628d014aab0 .delay 1 (2000,2000,2000) L_0x5628d014aab0/d;
v0x5628d0124970_0 .net "A", 0 0, L_0x5628d014a920;  alias, 1 drivers
v0x5628d0124a60_0 .net "Y", 0 0, L_0x5628d014aab0;  alias, 1 drivers
S_0x5628d0124b60 .scope generate, "genblk1[9]" "genblk1[9]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0124d40 .param/l "i" 1 8 32, +C4<01001>;
S_0x5628d0124e20 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0124b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014ac40/d .functor NOR 1, L_0x5628d014aab0, L_0x5628d014aab0, C4<0>, C4<0>;
L_0x5628d014ac40 .delay 1 (2000,2000,2000) L_0x5628d014ac40/d;
v0x5628d0125060_0 .net "A", 0 0, L_0x5628d014aab0;  alias, 1 drivers
v0x5628d0125150_0 .net "Y", 0 0, L_0x5628d014ac40;  alias, 1 drivers
S_0x5628d0125250 .scope generate, "genblk1[10]" "genblk1[10]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0125430 .param/l "i" 1 8 32, +C4<01010>;
S_0x5628d0125510 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0125250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014add0/d .functor NOR 1, L_0x5628d014ac40, L_0x5628d014ac40, C4<0>, C4<0>;
L_0x5628d014add0 .delay 1 (2000,2000,2000) L_0x5628d014add0/d;
v0x5628d0125750_0 .net "A", 0 0, L_0x5628d014ac40;  alias, 1 drivers
v0x5628d0125840_0 .net "Y", 0 0, L_0x5628d014add0;  alias, 1 drivers
S_0x5628d0125940 .scope generate, "genblk1[11]" "genblk1[11]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0125b20 .param/l "i" 1 8 32, +C4<01011>;
S_0x5628d0125c00 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0125940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014af60/d .functor NOR 1, L_0x5628d014add0, L_0x5628d014add0, C4<0>, C4<0>;
L_0x5628d014af60 .delay 1 (2000,2000,2000) L_0x5628d014af60/d;
v0x5628d0125e40_0 .net "A", 0 0, L_0x5628d014add0;  alias, 1 drivers
v0x5628d0125f30_0 .net "Y", 0 0, L_0x5628d014af60;  alias, 1 drivers
S_0x5628d0126030 .scope generate, "genblk1[12]" "genblk1[12]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0126210 .param/l "i" 1 8 32, +C4<01100>;
S_0x5628d01262f0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0126030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014b0f0/d .functor NOR 1, L_0x5628d014af60, L_0x5628d014af60, C4<0>, C4<0>;
L_0x5628d014b0f0 .delay 1 (2000,2000,2000) L_0x5628d014b0f0/d;
v0x5628d0126530_0 .net "A", 0 0, L_0x5628d014af60;  alias, 1 drivers
v0x5628d0126620_0 .net "Y", 0 0, L_0x5628d014b0f0;  alias, 1 drivers
S_0x5628d0126720 .scope generate, "genblk1[13]" "genblk1[13]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0126900 .param/l "i" 1 8 32, +C4<01101>;
S_0x5628d01269e0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0126720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014b280/d .functor NOR 1, L_0x5628d014b0f0, L_0x5628d014b0f0, C4<0>, C4<0>;
L_0x5628d014b280 .delay 1 (2000,2000,2000) L_0x5628d014b280/d;
v0x5628d0126c20_0 .net "A", 0 0, L_0x5628d014b0f0;  alias, 1 drivers
v0x5628d0126d10_0 .net "Y", 0 0, L_0x5628d014b280;  alias, 1 drivers
S_0x5628d0126e10 .scope generate, "genblk1[14]" "genblk1[14]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0126ff0 .param/l "i" 1 8 32, +C4<01110>;
S_0x5628d01270d0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0126e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014b410/d .functor NOR 1, L_0x5628d014b280, L_0x5628d014b280, C4<0>, C4<0>;
L_0x5628d014b410 .delay 1 (2000,2000,2000) L_0x5628d014b410/d;
v0x5628d0127310_0 .net "A", 0 0, L_0x5628d014b280;  alias, 1 drivers
v0x5628d0127400_0 .net "Y", 0 0, L_0x5628d014b410;  alias, 1 drivers
S_0x5628d0127500 .scope generate, "genblk1[15]" "genblk1[15]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d01276e0 .param/l "i" 1 8 32, +C4<01111>;
S_0x5628d01277c0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0127500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014b5a0/d .functor NOR 1, L_0x5628d014b410, L_0x5628d014b410, C4<0>, C4<0>;
L_0x5628d014b5a0 .delay 1 (2000,2000,2000) L_0x5628d014b5a0/d;
v0x5628d0127a00_0 .net "A", 0 0, L_0x5628d014b410;  alias, 1 drivers
v0x5628d0127af0_0 .net "Y", 0 0, L_0x5628d014b5a0;  alias, 1 drivers
S_0x5628d0127bf0 .scope generate, "genblk1[16]" "genblk1[16]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0127dd0 .param/l "i" 1 8 32, +C4<010000>;
S_0x5628d0127eb0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0127bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014b730/d .functor NOR 1, L_0x5628d014b5a0, L_0x5628d014b5a0, C4<0>, C4<0>;
L_0x5628d014b730 .delay 1 (2000,2000,2000) L_0x5628d014b730/d;
v0x5628d01280f0_0 .net "A", 0 0, L_0x5628d014b5a0;  alias, 1 drivers
v0x5628d01281e0_0 .net "Y", 0 0, L_0x5628d014b730;  alias, 1 drivers
S_0x5628d01282e0 .scope generate, "genblk1[17]" "genblk1[17]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d01284c0 .param/l "i" 1 8 32, +C4<010001>;
S_0x5628d01285a0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d01282e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014b8c0/d .functor NOR 1, L_0x5628d014b730, L_0x5628d014b730, C4<0>, C4<0>;
L_0x5628d014b8c0 .delay 1 (2000,2000,2000) L_0x5628d014b8c0/d;
v0x5628d01287e0_0 .net "A", 0 0, L_0x5628d014b730;  alias, 1 drivers
v0x5628d01288d0_0 .net "Y", 0 0, L_0x5628d014b8c0;  alias, 1 drivers
S_0x5628d01289d0 .scope generate, "genblk1[18]" "genblk1[18]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0128bb0 .param/l "i" 1 8 32, +C4<010010>;
S_0x5628d0128c90 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d01289d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014ba50/d .functor NOR 1, L_0x5628d014b8c0, L_0x5628d014b8c0, C4<0>, C4<0>;
L_0x5628d014ba50 .delay 1 (2000,2000,2000) L_0x5628d014ba50/d;
v0x5628d0128ed0_0 .net "A", 0 0, L_0x5628d014b8c0;  alias, 1 drivers
v0x5628d0128fc0_0 .net "Y", 0 0, L_0x5628d014ba50;  alias, 1 drivers
S_0x5628d01290c0 .scope generate, "genblk1[19]" "genblk1[19]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d01292a0 .param/l "i" 1 8 32, +C4<010011>;
S_0x5628d0129380 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d01290c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014bbe0/d .functor NOR 1, L_0x5628d014ba50, L_0x5628d014ba50, C4<0>, C4<0>;
L_0x5628d014bbe0 .delay 1 (2000,2000,2000) L_0x5628d014bbe0/d;
v0x5628d01295c0_0 .net "A", 0 0, L_0x5628d014ba50;  alias, 1 drivers
v0x5628d01296b0_0 .net "Y", 0 0, L_0x5628d014bbe0;  alias, 1 drivers
S_0x5628d01297b0 .scope generate, "genblk1[20]" "genblk1[20]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d0129990 .param/l "i" 1 8 32, +C4<010100>;
S_0x5628d0129a70 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d01297b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014bd70/d .functor NOR 1, L_0x5628d014bbe0, L_0x5628d014bbe0, C4<0>, C4<0>;
L_0x5628d014bd70 .delay 1 (2000,2000,2000) L_0x5628d014bd70/d;
v0x5628d0129cb0_0 .net "A", 0 0, L_0x5628d014bbe0;  alias, 1 drivers
v0x5628d0129da0_0 .net "Y", 0 0, L_0x5628d014bd70;  alias, 1 drivers
S_0x5628d0129ea0 .scope generate, "genblk1[21]" "genblk1[21]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012a080 .param/l "i" 1 8 32, +C4<010101>;
S_0x5628d012a160 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d0129ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014bf00/d .functor NOR 1, L_0x5628d014bd70, L_0x5628d014bd70, C4<0>, C4<0>;
L_0x5628d014bf00 .delay 1 (2000,2000,2000) L_0x5628d014bf00/d;
v0x5628d012a3a0_0 .net "A", 0 0, L_0x5628d014bd70;  alias, 1 drivers
v0x5628d012a490_0 .net "Y", 0 0, L_0x5628d014bf00;  alias, 1 drivers
S_0x5628d012a590 .scope generate, "genblk1[22]" "genblk1[22]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012a770 .param/l "i" 1 8 32, +C4<010110>;
S_0x5628d012a850 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012a590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014c090/d .functor NOR 1, L_0x5628d014bf00, L_0x5628d014bf00, C4<0>, C4<0>;
L_0x5628d014c090 .delay 1 (2000,2000,2000) L_0x5628d014c090/d;
v0x5628d012aa90_0 .net "A", 0 0, L_0x5628d014bf00;  alias, 1 drivers
v0x5628d012ab80_0 .net "Y", 0 0, L_0x5628d014c090;  alias, 1 drivers
S_0x5628d012ac80 .scope generate, "genblk1[23]" "genblk1[23]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012ae60 .param/l "i" 1 8 32, +C4<010111>;
S_0x5628d012af40 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012ac80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014c220/d .functor NOR 1, L_0x5628d014c090, L_0x5628d014c090, C4<0>, C4<0>;
L_0x5628d014c220 .delay 1 (2000,2000,2000) L_0x5628d014c220/d;
v0x5628d012b180_0 .net "A", 0 0, L_0x5628d014c090;  alias, 1 drivers
v0x5628d012b270_0 .net "Y", 0 0, L_0x5628d014c220;  alias, 1 drivers
S_0x5628d012b370 .scope generate, "genblk1[24]" "genblk1[24]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012b550 .param/l "i" 1 8 32, +C4<011000>;
S_0x5628d012b630 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012b370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014c3b0/d .functor NOR 1, L_0x5628d014c220, L_0x5628d014c220, C4<0>, C4<0>;
L_0x5628d014c3b0 .delay 1 (2000,2000,2000) L_0x5628d014c3b0/d;
v0x5628d012b870_0 .net "A", 0 0, L_0x5628d014c220;  alias, 1 drivers
v0x5628d012b960_0 .net "Y", 0 0, L_0x5628d014c3b0;  alias, 1 drivers
S_0x5628d012ba60 .scope generate, "genblk1[25]" "genblk1[25]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012bc40 .param/l "i" 1 8 32, +C4<011001>;
S_0x5628d012bd20 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012ba60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014c540/d .functor NOR 1, L_0x5628d014c3b0, L_0x5628d014c3b0, C4<0>, C4<0>;
L_0x5628d014c540 .delay 1 (2000,2000,2000) L_0x5628d014c540/d;
v0x5628d012bf60_0 .net "A", 0 0, L_0x5628d014c3b0;  alias, 1 drivers
v0x5628d012c050_0 .net "Y", 0 0, L_0x5628d014c540;  alias, 1 drivers
S_0x5628d012c150 .scope generate, "genblk1[26]" "genblk1[26]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012c330 .param/l "i" 1 8 32, +C4<011010>;
S_0x5628d012c410 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014c6d0/d .functor NOR 1, L_0x5628d014c540, L_0x5628d014c540, C4<0>, C4<0>;
L_0x5628d014c6d0 .delay 1 (2000,2000,2000) L_0x5628d014c6d0/d;
v0x5628d012c650_0 .net "A", 0 0, L_0x5628d014c540;  alias, 1 drivers
v0x5628d012c740_0 .net "Y", 0 0, L_0x5628d014c6d0;  alias, 1 drivers
S_0x5628d012c840 .scope generate, "genblk1[27]" "genblk1[27]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012ca20 .param/l "i" 1 8 32, +C4<011011>;
S_0x5628d012cb00 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014c860/d .functor NOR 1, L_0x5628d014c6d0, L_0x5628d014c6d0, C4<0>, C4<0>;
L_0x5628d014c860 .delay 1 (2000,2000,2000) L_0x5628d014c860/d;
v0x5628d012cd40_0 .net "A", 0 0, L_0x5628d014c6d0;  alias, 1 drivers
v0x5628d012ce30_0 .net "Y", 0 0, L_0x5628d014c860;  alias, 1 drivers
S_0x5628d012cf30 .scope generate, "genblk1[28]" "genblk1[28]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012d110 .param/l "i" 1 8 32, +C4<011100>;
S_0x5628d012d1f0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012cf30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014c9f0/d .functor NOR 1, L_0x5628d014c860, L_0x5628d014c860, C4<0>, C4<0>;
L_0x5628d014c9f0 .delay 1 (2000,2000,2000) L_0x5628d014c9f0/d;
v0x5628d012d430_0 .net "A", 0 0, L_0x5628d014c860;  alias, 1 drivers
v0x5628d012d520_0 .net "Y", 0 0, L_0x5628d014c9f0;  alias, 1 drivers
S_0x5628d012d620 .scope generate, "genblk1[29]" "genblk1[29]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012d800 .param/l "i" 1 8 32, +C4<011101>;
S_0x5628d012d8e0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012d620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014cb80/d .functor NOR 1, L_0x5628d014c9f0, L_0x5628d014c9f0, C4<0>, C4<0>;
L_0x5628d014cb80 .delay 1 (2000,2000,2000) L_0x5628d014cb80/d;
v0x5628d012db20_0 .net "A", 0 0, L_0x5628d014c9f0;  alias, 1 drivers
v0x5628d012dc10_0 .net "Y", 0 0, L_0x5628d014cb80;  alias, 1 drivers
S_0x5628d012dd10 .scope generate, "genblk1[30]" "genblk1[30]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012def0 .param/l "i" 1 8 32, +C4<011110>;
S_0x5628d012dfd0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012dd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014cd10/d .functor NOR 1, L_0x5628d014cb80, L_0x5628d014cb80, C4<0>, C4<0>;
L_0x5628d014cd10 .delay 1 (2000,2000,2000) L_0x5628d014cd10/d;
v0x5628d012e210_0 .net "A", 0 0, L_0x5628d014cb80;  alias, 1 drivers
v0x5628d012e300_0 .net "Y", 0 0, L_0x5628d014cd10;  alias, 1 drivers
S_0x5628d012e400 .scope generate, "genblk1[31]" "genblk1[31]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012e5e0 .param/l "i" 1 8 32, +C4<011111>;
S_0x5628d012e6c0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012e400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014cea0/d .functor NOR 1, L_0x5628d014cd10, L_0x5628d014cd10, C4<0>, C4<0>;
L_0x5628d014cea0 .delay 1 (2000,2000,2000) L_0x5628d014cea0/d;
v0x5628d012e900_0 .net "A", 0 0, L_0x5628d014cd10;  alias, 1 drivers
v0x5628d012e9f0_0 .net "Y", 0 0, L_0x5628d014cea0;  alias, 1 drivers
S_0x5628d012eaf0 .scope generate, "genblk1[32]" "genblk1[32]" 8 32, 8 32 0, S_0x5628d01209e0;
 .timescale -9 -12;
P_0x5628d012eee0 .param/l "i" 1 8 32, +C4<0100000>;
S_0x5628d012efd0 .scope module, "inv" "inv_with_delay" 8 33, 8 4 0, S_0x5628d012eaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_0x5628d014d030/d .functor NOR 1, L_0x5628d014cea0, L_0x5628d014cea0, C4<0>, C4<0>;
L_0x5628d014d030 .delay 1 (2000,2000,2000) L_0x5628d014d030/d;
v0x5628d012f230_0 .net "A", 0 0, L_0x5628d014cea0;  alias, 1 drivers
v0x5628d012f2f0_0 .net "Y", 0 0, L_0x5628d014d030;  alias, 1 drivers
S_0x5628d0130000 .scope module, "prom" "promedio" 4 52, 9 1 0, S_0x5628d011e3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
    .port_info 6 /OUTPUT 1 "sum_redy";
P_0x5628d0130230 .param/l "N" 0 9 1, +C4<00000000000000000000000000010000>;
v0x5628d0130310_0 .net "clk", 0 0, v0x5628d0120870_0;  alias, 1 drivers
v0x5628d01303b0_0 .var "contador", 15 0;
v0x5628d0130450_0 .net "en", 0 0, L_0x5628d0149a80;  alias, 1 drivers
v0x5628d0130540_0 .net "in", 15 0, v0x5628d011eac0_0;  alias, 1 drivers
v0x5628d01305e0_0 .var "out", 15 0;
v0x5628d01306f0_0 .var "promedio", 15 0;
v0x5628d01307d0_0 .net "reset", 0 0, L_0x5628d0149be0;  alias, 1 drivers
v0x5628d01308c0_0 .net "sum_en", 0 0, v0x5628d011fee0_0;  alias, 1 drivers
v0x5628d0130960_0 .var "sum_redy", 0 0;
S_0x5628d0130ae0 .scope module, "uart" "uart_basic" 4 56, 10 10 0, S_0x5628d011e3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_ready";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /INPUT 1 "tx_start";
    .port_info 7 /INPUT 8 "tx_data";
    .port_info 8 /OUTPUT 1 "tx_busy";
P_0x5628d0130c70 .param/l "BAUD_RATE" 0 10 13, +C4<00000000000000000000001111101000>;
P_0x5628d0130cb0 .param/l "CLK_FREQUENCY" 0 10 12, +C4<00000000000000000010011100010000>;
v0x5628d0145b60_0 .net "baud8_tick", 0 0, L_0x5628d014d470;  1 drivers
v0x5628d0145c20_0 .net "baud_tick", 0 0, L_0x5628d015d790;  1 drivers
v0x5628d0145d30_0 .net "clk", 0 0, v0x5628d0120870_0;  alias, 1 drivers
v0x5628d0145dd0_0 .net "reset", 0 0, L_0x5628d0149be0;  alias, 1 drivers
v0x5628d0145e70_0 .net "rx", 0 0, L_0x5628d0149c80;  alias, 1 drivers
v0x5628d0145fb0_0 .net "rx_data", 7 0, v0x5628d0144350_0;  alias, 1 drivers
v0x5628d01460a0_0 .var "rx_ready", 0 0;
v0x5628d0146140_0 .net "rx_ready_pre", 0 0, v0x5628d01444c0_0;  1 drivers
v0x5628d01461e0_0 .var "rx_ready_sync", 0 0;
v0x5628d0146310_0 .net "tx", 0 0, v0x5628d01456a0_0;  alias, 1 drivers
v0x5628d01463b0_0 .net "tx_busy", 0 0, v0x5628d0145760_0;  alias, 1 drivers
v0x5628d0146450_0 .net "tx_data", 7 0, v0x5628d01477d0_0;  1 drivers
v0x5628d01464f0_0 .net "tx_start", 0 0, v0x5628d0120200_0;  alias, 1 drivers
S_0x5628d0130f60 .scope module, "baud8_tick_blk" "uart_baud_tick_gen" 10 36, 11 11 0, S_0x5628d0130ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x5628d0131140 .param/l "ACC_WIDTH" 1 11 31, +C4<000000000000000000000000000001100>;
P_0x5628d0131180 .param/l "BAUD_RATE" 0 11 14, +C4<00000000000000000000001111101000>;
P_0x5628d01311c0 .param/l "CLK_FREQUENCY" 0 11 13, +C4<00000000000000000010011100010000>;
P_0x5628d0131200 .param/l "INCREMENT" 1 11 33, +C4<000000000000000000000110011001101>;
P_0x5628d0131240 .param/l "OVERSAMPLING" 0 11 15, +C4<00000000000000000000000000001000>;
P_0x5628d0131280 .param/l "SHIFT_LIMITER" 1 11 32, +C4<00000000000000000000000000000000>;
v0x5628d0131820_0 .var "acc", 12 0;
v0x5628d01418d0_0 .net "clk", 0 0, v0x5628d0120870_0;  alias, 1 drivers
L_0x7f1b0e52c060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5628d0141970_0 .net "enable", 0 0, L_0x7f1b0e52c060;  1 drivers
v0x5628d0141a10_0 .net "tick", 0 0, L_0x5628d014d470;  alias, 1 drivers
L_0x5628d014d470 .part v0x5628d0131820_0, 12, 1;
S_0x5628d0131500 .scope function.vec4.u32, "clog2" "clog2" 11 22, 11 22 0, S_0x5628d0130f60;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x5628d0131500
v0x5628d0131780_0 .var/i "value", 31 0;
TD_tb_tt03.DUT.uart.baud8_tick_blk.clog2 ;
    %load/vec4 v0x5628d0131780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5628d0131780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x5628d0131780_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5628d0131780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5628d0131780_0, 0, 32;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5628d0141b10 .scope module, "baud_tick_blk" "uart_baud_tick_gen" 10 61, 11 11 0, S_0x5628d0130ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x5628d0141cc0 .param/l "ACC_WIDTH" 1 11 31, +C4<000000000000000000000000000001100>;
P_0x5628d0141d00 .param/l "BAUD_RATE" 0 11 14, +C4<00000000000000000000001111101000>;
P_0x5628d0141d40 .param/l "CLK_FREQUENCY" 0 11 13, +C4<00000000000000000010011100010000>;
P_0x5628d0141d80 .param/l "INCREMENT" 1 11 33, +C4<000000000000000000000000110011010>;
P_0x5628d0141dc0 .param/l "OVERSAMPLING" 0 11 15, +C4<00000000000000000000000000000001>;
P_0x5628d0141e00 .param/l "SHIFT_LIMITER" 1 11 32, +C4<00000000000000000000000000000000>;
v0x5628d0142510_0 .var "acc", 12 0;
v0x5628d0142630_0 .net "clk", 0 0, v0x5628d0120870_0;  alias, 1 drivers
v0x5628d01426f0_0 .net "enable", 0 0, v0x5628d0145760_0;  alias, 1 drivers
v0x5628d01427f0_0 .net "tick", 0 0, L_0x5628d015d790;  alias, 1 drivers
L_0x5628d015d790 .part v0x5628d0142510_0, 12, 1;
S_0x5628d0142130 .scope function.vec4.u32, "clog2" "clog2" 11 22, 11 22 0, S_0x5628d0141b10;
 .timescale -9 -12;
; Variable clog2 is vec4 return value of scope S_0x5628d0142130
v0x5628d0142430_0 .var/i "value", 31 0;
TD_tb_tt03.DUT.uart.baud_tick_blk.clog2 ;
    %load/vec4 v0x5628d0142430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5628d0142430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x5628d0142430_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5628d0142430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5628d0142430_0, 0, 32;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x5628d01428d0 .scope module, "uart_rx_blk" "uart_rx" 10 42, 12 10 0, S_0x5628d0130ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud8_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_ready";
P_0x5628d0142ae0 .param/l "RX_IDLE" 1 12 20, C4<00000000000000000000000000000000>;
P_0x5628d0142b20 .param/l "RX_READY" 1 12 24, C4<00000000000000000000000000000100>;
P_0x5628d0142b60 .param/l "RX_RECV" 1 12 22, C4<00000000000000000000000000000010>;
P_0x5628d0142ba0 .param/l "RX_START" 1 12 21, C4<00000000000000000000000000000001>;
P_0x5628d0142be0 .param/l "RX_STOP" 1 12 23, C4<00000000000000000000000000000011>;
v0x5628d0143ab0_0 .net *"_ivl_0", 31 0, L_0x5628d014d5f0;  1 drivers
L_0x7f1b0e52c0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5628d0143b90_0 .net *"_ivl_3", 28 0, L_0x7f1b0e52c0a8;  1 drivers
L_0x7f1b0e52c0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5628d0143c70_0 .net/2u *"_ivl_4", 31 0, L_0x7f1b0e52c0f0;  1 drivers
v0x5628d0143d30_0 .net "baud8_tick", 0 0, L_0x5628d014d470;  alias, 1 drivers
v0x5628d0143e00_0 .var "bit_counter", 2 0;
v0x5628d0143f30_0 .var "bit_counter_next", 2 0;
v0x5628d0144010_0 .net "clk", 0 0, v0x5628d0120870_0;  alias, 1 drivers
v0x5628d01440b0_0 .net "next_bit", 0 0, L_0x5628d015d6a0;  1 drivers
v0x5628d0144170_0 .net "reset", 0 0, L_0x5628d0149be0;  alias, 1 drivers
v0x5628d0144210_0 .net "rx", 0 0, L_0x5628d0149c80;  alias, 1 drivers
v0x5628d01442b0_0 .net "rx_bit", 0 0, v0x5628d01436a0_0;  1 drivers
v0x5628d0144350_0 .var "rx_data", 7 0;
v0x5628d0144420_0 .var "rx_data_next", 7 0;
v0x5628d01444c0_0 .var "rx_ready", 0 0;
v0x5628d0144580_0 .var "spacing_counter", 2 0;
v0x5628d0144660_0 .var "spacing_counter_next", 2 0;
v0x5628d0144740_0 .var "state", 2 0;
v0x5628d0144820_0 .var "state_next", 2 0;
E_0x5628d0142f50/0 .event anyedge, v0x5628d0143e00_0, v0x5628d0144580_0, v0x5628d011fb70_0, v0x5628d0144740_0;
E_0x5628d0142f50/1 .event anyedge, v0x5628d01440b0_0, v0x5628d01436a0_0;
E_0x5628d0142f50 .event/or E_0x5628d0142f50/0, E_0x5628d0142f50/1;
E_0x5628d0142fd0 .event anyedge, v0x5628d0144740_0, v0x5628d01436a0_0, v0x5628d01440b0_0, v0x5628d0143e00_0;
L_0x5628d014d5f0 .concat [ 3 29 0 0], v0x5628d0144580_0, L_0x7f1b0e52c0a8;
L_0x5628d015d6a0 .cmp/eq 32, L_0x5628d014d5f0, L_0x7f1b0e52c0f0;
S_0x5628d0143040 .scope module, "rx_sync_inst" "data_sync" 12 28, 13 11 0, S_0x5628d01428d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "stable_out";
v0x5628d0143370_0 .net "clk", 0 0, v0x5628d0120870_0;  alias, 1 drivers
v0x5628d0143430_0 .net "in", 0 0, L_0x5628d0149c80;  alias, 1 drivers
v0x5628d01434f0_0 .net "in_sync", 0 0, L_0x5628d014d550;  1 drivers
v0x5628d01435c0_0 .var "in_sync_sr", 1 0;
v0x5628d01436a0_0 .var "stable_out", 0 0;
v0x5628d01437b0_0 .var "stable_out_next", 0 0;
v0x5628d0143870_0 .var "sync_counter", 1 0;
v0x5628d0143950_0 .var "sync_counter_next", 1 0;
E_0x5628d0143290 .event anyedge, v0x5628d0143870_0, v0x5628d01436a0_0;
E_0x5628d0143310 .event anyedge, v0x5628d01434f0_0, v0x5628d0143870_0;
L_0x5628d014d550 .part v0x5628d01435c0_0, 0, 1;
S_0x5628d0144a00 .scope module, "uart_tx_blk" "uart_tx" 10 67, 14 10 0, S_0x5628d0130ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0x5628d0144b90 .param/l "TX_IDLE" 1 14 21, C4<00>;
P_0x5628d0144bd0 .param/l "TX_SEND" 1 14 23, C4<10>;
P_0x5628d0144c10 .param/l "TX_START" 1 14 22, C4<01>;
P_0x5628d0144c50 .param/l "TX_STOP" 1 14 24, C4<11>;
v0x5628d0144fa0_0 .net "baud_tick", 0 0, L_0x5628d015d790;  alias, 1 drivers
v0x5628d0145090_0 .net "clk", 0 0, v0x5628d0120870_0;  alias, 1 drivers
v0x5628d0145240_0 .var "counter", 2 0;
v0x5628d0145310_0 .var "counter_next", 2 0;
v0x5628d01453f0_0 .net "reset", 0 0, L_0x5628d0149be0;  alias, 1 drivers
v0x5628d01454e0_0 .var "state", 1 0;
v0x5628d01455c0_0 .var "state_next", 1 0;
v0x5628d01456a0_0 .var "tx", 0 0;
v0x5628d0145760_0 .var "tx_busy", 0 0;
v0x5628d0145800_0 .net "tx_data", 7 0, v0x5628d01477d0_0;  alias, 1 drivers
v0x5628d01458e0_0 .var "tx_data_reg", 7 0;
v0x5628d01459c0_0 .net "tx_start", 0 0, v0x5628d0120200_0;  alias, 1 drivers
E_0x5628d0144f30/0 .event anyedge, v0x5628d01454e0_0, v0x5628d0145240_0, v0x5628d0120200_0, v0x5628d01427f0_0;
E_0x5628d0144f30/1 .event anyedge, v0x5628d01458e0_0;
E_0x5628d0144f30 .event/or E_0x5628d0144f30/0, E_0x5628d0144f30/1;
S_0x5628d007cca0 .scope module, "xor_cell" "xor_cell" 2 34;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x7f1b0e5786a8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f1b0e5786d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5628d015d830 .functor XOR 1, o0x7f1b0e5786a8, o0x7f1b0e5786d8, C4<0>, C4<0>;
v0x5628d0148720_0 .net "a", 0 0, o0x7f1b0e5786a8;  0 drivers
v0x5628d0148800_0 .net "b", 0 0, o0x7f1b0e5786d8;  0 drivers
v0x5628d01488c0_0 .net "out", 0 0, L_0x5628d015d830;  1 drivers
    .scope S_0x5628d00ce020;
T_2 ;
    %wait E_0x5628d0110fb0;
    %load/vec4 v0x5628d011cf80_0;
    %assign/vec4 v0x5628d011d0e0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5628d00bbca0;
T_3 ;
    %wait E_0x5628d011d220;
    %load/vec4 v0x5628d011d5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628d011d4e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5628d011d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628d011d4e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5628d011d380_0;
    %assign/vec4 v0x5628d011d4e0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5628d01203e0;
T_4 ;
    %wait E_0x5628d01205a0;
    %load/vec4 v0x5628d01207a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x5628d0120600_0;
    %assign/vec4 v0x5628d0120870_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x5628d0120600_0;
    %assign/vec4 v0x5628d0120870_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x5628d01206e0_0;
    %assign/vec4 v0x5628d0120870_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5628d011e5f0;
T_5 ;
    %wait E_0x5628d011e8a0;
    %load/vec4 v0x5628d011ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628d011e920_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5628d011e5f0;
T_6 ;
    %wait E_0x5628d011e8a0;
    %load/vec4 v0x5628d011ea00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x5628d011e920_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628d011e920_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5628d011eac0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5628d011ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v0x5628d011ea00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628d011e920_0, 0;
T_6.5 ;
    %load/vec4 v0x5628d011eac0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5628d011eac0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5628d0130000;
T_7 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d01307d0_0;
    %load/vec4 v0x5628d0130450_0;
    %nor/r;
    %or;
    %load/vec4 v0x5628d01308c0_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5628d01303b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5628d01303b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5628d01303b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5628d0130000;
T_8 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d01307d0_0;
    %load/vec4 v0x5628d01303b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5628d0130450_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5628d01306f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5628d01303b0_0;
    %pad/u 32;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5628d01306f0_0;
    %assign/vec4 v0x5628d01306f0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5628d01306f0_0;
    %load/vec4 v0x5628d0130540_0;
    %add;
    %assign/vec4 v0x5628d01306f0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5628d0130000;
T_9 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d01307d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628d0130960_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5628d01303b0_0;
    %pad/u 32;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628d0130960_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628d0130960_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5628d0130000;
T_10 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d01307d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5628d01305e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5628d0130960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5628d01306f0_0;
    %assign/vec4 v0x5628d01305e0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5628d011eee0;
T_11 ;
    %wait E_0x5628d011f850;
    %load/vec4 v0x5628d011fe00_0;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d011fee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d0120200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5628d011fd20_0, 0, 2;
    %load/vec4 v0x5628d011fe00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x5628d011fc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x5628d011fe00_0;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
T_11.9 ;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x5628d011fb70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
T_11.11 ;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d011fee0_0, 0, 1;
    %load/vec4 v0x5628d011fc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x5628d011ffa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x5628d011fe00_0;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
T_11.15 ;
T_11.13 ;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d0120200_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x5628d0120060_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.16, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
T_11.16 ;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d0120200_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5628d011fd20_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5628d011fd20_0, 0, 2;
    %load/vec4 v0x5628d0120060_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.18, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5628d011f9b0_0, 0, 4;
T_11.18 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5628d011eee0;
T_12 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d011fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5628d011fe00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5628d011f9b0_0;
    %assign/vec4 v0x5628d011fe00_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5628d011eee0;
T_13 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d011fa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5628d0120060_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5628d011fe00_0;
    %load/vec4 v0x5628d011f9b0_0;
    %cmp/ne;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5628d0120060_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5628d0120060_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5628d0120060_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5628d0130f60;
T_14 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5628d0131820_0, 0, 13;
    %end;
    .thread T_14;
    .scope S_0x5628d0130f60;
T_15 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d0141970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5628d0131820_0;
    %parti/s 12, 0, 2;
    %pad/u 13;
    %addi 3277, 0, 13;
    %assign/vec4 v0x5628d0131820_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 3277, 0, 13;
    %assign/vec4 v0x5628d0131820_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5628d0143040;
T_16 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5628d0143870_0, 0, 2;
    %end;
    .thread T_16;
    .scope S_0x5628d0143040;
T_17 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d0143430_0;
    %load/vec4 v0x5628d01435c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5628d01435c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5628d0143040;
T_18 ;
    %wait E_0x5628d0143310;
    %load/vec4 v0x5628d01434f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_18.2, 4;
    %load/vec4 v0x5628d0143870_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5628d0143870_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5628d0143950_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5628d01434f0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_18.5, 4;
    %load/vec4 v0x5628d0143870_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.3, 8;
    %load/vec4 v0x5628d0143870_0;
    %subi 1, 0, 2;
    %store/vec4 v0x5628d0143950_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0x5628d0143870_0;
    %store/vec4 v0x5628d0143950_0, 0, 2;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5628d0143040;
T_19 ;
    %wait E_0x5628d0143290;
    %load/vec4 v0x5628d0143870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %load/vec4 v0x5628d01436a0_0;
    %store/vec4 v0x5628d01437b0_0, 0, 1;
    %jmp T_19.3;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01437b0_0, 0, 1;
    %jmp T_19.3;
T_19.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d01437b0_0, 0, 1;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5628d0143040;
T_20 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d01437b0_0;
    %assign/vec4 v0x5628d01436a0_0, 0;
    %load/vec4 v0x5628d0143950_0;
    %assign/vec4 v0x5628d0143870_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5628d01428d0;
T_21 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5628d0144580_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5628d0144740_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5628d0143e00_0, 0, 3;
    %end;
    .thread T_21;
    .scope S_0x5628d01428d0;
T_22 ;
    %wait E_0x5628d0142fd0;
    %load/vec4 v0x5628d0144740_0;
    %store/vec4 v0x5628d0144820_0, 0, 3;
    %load/vec4 v0x5628d0144740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5628d0144820_0, 0, 3;
    %jmp T_22.6;
T_22.0 ;
    %load/vec4 v0x5628d01442b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.7, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5628d0144820_0, 0, 3;
T_22.7 ;
    %jmp T_22.6;
T_22.1 ;
    %load/vec4 v0x5628d01440b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %load/vec4 v0x5628d01442b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5628d0144820_0, 0, 3;
    %jmp T_22.12;
T_22.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5628d0144820_0, 0, 3;
T_22.12 ;
T_22.9 ;
    %jmp T_22.6;
T_22.2 ;
    %load/vec4 v0x5628d01440b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.15, 9;
    %load/vec4 v0x5628d0143e00_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5628d0144820_0, 0, 3;
T_22.13 ;
    %jmp T_22.6;
T_22.3 ;
    %load/vec4 v0x5628d01440b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5628d0144820_0, 0, 3;
T_22.16 ;
    %jmp T_22.6;
T_22.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5628d0144820_0, 0, 3;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5628d01428d0;
T_23 ;
    %wait E_0x5628d0142f50;
    %load/vec4 v0x5628d0143e00_0;
    %store/vec4 v0x5628d0143f30_0, 0, 3;
    %load/vec4 v0x5628d0144580_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5628d0144660_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01444c0_0, 0, 1;
    %load/vec4 v0x5628d0144350_0;
    %store/vec4 v0x5628d0144420_0, 0, 8;
    %load/vec4 v0x5628d0144740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %jmp T_23.3;
T_23.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5628d0143f30_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5628d0144660_0, 0, 3;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v0x5628d01440b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x5628d0143e00_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5628d0143f30_0, 0, 3;
    %load/vec4 v0x5628d01442b0_0;
    %load/vec4 v0x5628d0144350_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5628d0144420_0, 0, 8;
T_23.4 ;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d01444c0_0, 0, 1;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5628d01428d0;
T_24 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d0144170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5628d0144580_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5628d0143e00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5628d0144740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5628d0144350_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5628d0143d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5628d0144660_0;
    %assign/vec4 v0x5628d0144580_0, 0;
    %load/vec4 v0x5628d0143f30_0;
    %assign/vec4 v0x5628d0143e00_0, 0;
    %load/vec4 v0x5628d0144820_0;
    %assign/vec4 v0x5628d0144740_0, 0;
    %load/vec4 v0x5628d0144420_0;
    %assign/vec4 v0x5628d0144350_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5628d0141b10;
T_25 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5628d0142510_0, 0, 13;
    %end;
    .thread T_25;
    .scope S_0x5628d0141b10;
T_26 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d01426f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5628d0142510_0;
    %parti/s 12, 0, 2;
    %pad/u 13;
    %addi 410, 0, 13;
    %assign/vec4 v0x5628d0142510_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 410, 0, 13;
    %assign/vec4 v0x5628d0142510_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5628d0144a00;
T_27 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5628d01454e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5628d0145240_0, 0, 3;
    %end;
    .thread T_27;
    .scope S_0x5628d0144a00;
T_28 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d01453f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5628d01458e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5628d01454e0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_28.4, 4;
    %load/vec4 v0x5628d01459c0_0;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5628d0145800_0;
    %assign/vec4 v0x5628d01458e0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5628d0144a00;
T_29 ;
    %wait E_0x5628d0144f30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d01456a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d0145760_0, 0, 1;
    %load/vec4 v0x5628d01454e0_0;
    %store/vec4 v0x5628d01455c0_0, 0, 2;
    %load/vec4 v0x5628d0145240_0;
    %store/vec4 v0x5628d0145310_0, 0, 3;
    %load/vec4 v0x5628d01454e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d0145760_0, 0, 1;
    %load/vec4 v0x5628d01459c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_29.6, 8;
T_29.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_29.6, 8;
 ; End of false expr.
    %blend;
T_29.6;
    %store/vec4 v0x5628d01455c0_0, 0, 2;
    %jmp T_29.4;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01456a0_0, 0, 1;
    %load/vec4 v0x5628d0144fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_29.8, 8;
T_29.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_29.8, 8;
 ; End of false expr.
    %blend;
T_29.8;
    %store/vec4 v0x5628d01455c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5628d0145310_0, 0, 3;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x5628d01458e0_0;
    %load/vec4 v0x5628d0145240_0;
    %part/u 1;
    %store/vec4 v0x5628d01456a0_0, 0, 1;
    %load/vec4 v0x5628d0144fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %load/vec4 v0x5628d0145240_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_29.11, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_29.12, 8;
T_29.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_29.12, 8;
 ; End of false expr.
    %blend;
T_29.12;
    %store/vec4 v0x5628d01455c0_0, 0, 2;
    %load/vec4 v0x5628d0145240_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5628d0145310_0, 0, 3;
T_29.9 ;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x5628d0144fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_29.14, 8;
T_29.13 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_29.14, 8;
 ; End of false expr.
    %blend;
T_29.14;
    %store/vec4 v0x5628d01455c0_0, 0, 2;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5628d0144a00;
T_30 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d01453f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5628d01454e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5628d0145240_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5628d01455c0_0;
    %assign/vec4 v0x5628d01454e0_0, 0;
    %load/vec4 v0x5628d0145310_0;
    %assign/vec4 v0x5628d0145240_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5628d0130ae0;
T_31 ;
    %wait E_0x5628d011f7f0;
    %load/vec4 v0x5628d0146140_0;
    %assign/vec4 v0x5628d01461e0_0, 0;
    %load/vec4 v0x5628d01461e0_0;
    %inv;
    %load/vec4 v0x5628d0146140_0;
    %and;
    %assign/vec4 v0x5628d01460a0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5628d011e3c0;
T_32 ;
    %wait E_0x5628d011e570;
    %load/vec4 v0x5628d01472e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %load/vec4 v0x5628d0146f50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5628d01477d0_0, 0, 8;
    %jmp T_32.3;
T_32.0 ;
    %load/vec4 v0x5628d0146f50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5628d01477d0_0, 0, 8;
    %jmp T_32.3;
T_32.1 ;
    %load/vec4 v0x5628d0146f50_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5628d01477d0_0, 0, 8;
    %jmp T_32.3;
T_32.3 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5628d0072cb0;
T_33 ;
    %delay 50000000, 0;
    %load/vec4 v0x5628d01480d0_0;
    %inv;
    %store/vec4 v0x5628d01480d0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5628d0072cb0;
T_34 ;
    %delay 1000000, 0;
    %load/vec4 v0x5628d0148010_0;
    %inv;
    %store/vec4 v0x5628d0148010_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5628d0072cb0;
T_35 ;
    %vpi_call 3 30 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5628d0072cb0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d0148500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01480d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d0148010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d0148220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01482e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d01482e0_0, 0, 1;
    %delay 15000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d0148500_0, 0, 1;
    %delay 52083000, 0;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d01485a0_0, 0, 1;
    %delay 1215752192, 23;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628d0148220_0, 0, 1;
    %delay 1215752192, 23;
    %vpi_call 3 52 "$finish" {0 0 0};
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "../src/cells.v";
    "tb_tt03.v";
    "../src/top_tt03.v";
    "../src/contador.v";
    "../src/FSM_controller.v";
    "../src/mux.v";
    "../src/USM_ringoscillator.v";
    "../src/promedio.v";
    "../src/uart_basic.v";
    "../src/uart_baud_tick_gen.v";
    "../src/uart_rx.v";
    "../src/data_sync.v";
    "../src/uart_tx.v";
