

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Sat Dec  7 00:52:56 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9584641|  9584641| 95.846 ms | 95.846 ms |  9584641|  9584641|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LINEAR_FORWARD_NO_MUL_LOOP_2       |  9584640|  9584640|      6240|          -|          -|  1536|    no    |
        | + LINEAR_FORWARD_NO_MUL_LOOP_3      |     6156|     6156|      1026|          -|          -|     6|    no    |
        |  ++ LINEAR_FORWARD_NO_MUL_LOOP_4    |     1024|     1024|        16|          -|          -|    64|    no    |
        |   +++ LINEAR_FORWARD_NO_MUL_LOOP_5  |       12|       12|         3|          -|          -|     4|    no    |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 91
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 4 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.69>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%w_scale_V_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %w_scale_V)" [./layer.h:112]   --->   Operation 92 'read' 'w_scale_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%scales_0_V_read_1 = call i38 @_ssdm_op_Read.ap_auto.i38(i38 %scales_0_V_read)" [./layer.h:112]   --->   Operation 93 'read' 'scales_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %w_scale_V_read to i63" [./layer.h:119]   --->   Operation 94 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1834)" [./layer.h:119]   --->   Operation 95 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i38 %scales_0_V_read_1 to i63" [./layer.h:134]   --->   Operation 96 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (8.69ns)   --->   "%mul_ln1118 = mul i63 %zext_ln119, %sext_ln1118" [./layer.h:134]   --->   Operation 97 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i63 %mul_ln1118 to i78" [./layer.h:134]   --->   Operation 98 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:120]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%j_0_0 = phi i11 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln120, %LINEAR_FORWARD_NO_MUL_LOOP_2_end ]" [./layer.h:120]   --->   Operation 100 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.88ns)   --->   "%icmp_ln120 = icmp eq i11 %j_0_0, -512" [./layer.h:120]   --->   Operation 101 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 102 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.63ns)   --->   "%add_ln120 = add i11 %j_0_0, 1" [./layer.h:120]   --->   Operation 103 'add' 'add_ln120' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_2_begin" [./layer.h:120]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1835) nounwind" [./layer.h:120]   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1835)" [./layer.h:120]   --->   Operation 106 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i11 %j_0_0 to i64" [./layer.h:124]   --->   Operation 107 'zext' 'zext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i11 %j_0_0 to i21" [./layer.h:130]   --->   Operation 108 'zext' 'zext_ln1265' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [1536 x i38]* %output_0_V, i64 0, i64 %zext_ln124" [./layer.h:130]   --->   Operation 109 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:121]   --->   Operation 110 'br' <Predicate = (!icmp_ln120)> <Delay = 1.76>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1834, i32 %tmp)" [./layer.h:136]   --->   Operation 111 'specregionend' 'empty' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "ret void" [./layer.h:137]   --->   Operation 112 'ret' <Predicate = (icmp_ln120)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_2_begin ], [ %add_ln121, %LINEAR_FORWARD_NO_MUL_LOOP_3_end ]" [./layer.h:121]   --->   Operation 113 'phi' 'ko_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.13ns)   --->   "%icmp_ln121 = icmp eq i3 %ko_0_0, -2" [./layer.h:121]   --->   Operation 114 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 115 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.65ns)   --->   "%add_ln121 = add i3 %ko_0_0, 1" [./layer.h:121]   --->   Operation 116 'add' 'add_ln121' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %LINEAR_FORWARD_NO_MUL_LOOP_2_end, label %LINEAR_FORWARD_NO_MUL_LOOP_3_begin" [./layer.h:121]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1836) nounwind" [./layer.h:121]   --->   Operation 118 'specloopname' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)" [./layer.h:121]   --->   Operation 119 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %ko_0_0, i6 0)" [./layer.h:123]   --->   Operation 120 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:122]   --->   Operation 121 'br' <Predicate = (!icmp_ln121)> <Delay = 1.76>
ST_3 : Operation 122 [2/2] (3.25ns)   --->   "%output_0_V_load = load i38* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 122 'load' 'output_0_V_load' <Predicate = (icmp_ln121)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%ki_0_0 = phi i7 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_3_begin ], [ %add_ln122, %LINEAR_FORWARD_NO_MUL_LOOP_4_end ]" [./layer.h:122]   --->   Operation 123 'phi' 'ki_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i7 %ki_0_0 to i9" [./layer.h:122]   --->   Operation 124 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.48ns)   --->   "%icmp_ln122 = icmp eq i7 %ki_0_0, -64" [./layer.h:122]   --->   Operation 125 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 126 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.87ns)   --->   "%add_ln122 = add i7 %ki_0_0, 1" [./layer.h:122]   --->   Operation 127 'add' 'add_ln122' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %LINEAR_FORWARD_NO_MUL_LOOP_3_end, label %LINEAR_FORWARD_NO_MUL_LOOP_4_begin" [./layer.h:122]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.82ns)   --->   "%add_ln123 = add i9 %zext_ln122, %shl_ln2" [./layer.h:123]   --->   Operation 129 'add' 'add_ln123' <Predicate = (!icmp_ln122)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp_19)" [./layer.h:133]   --->   Operation 130 'specregionend' 'empty_92' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:121]   --->   Operation 131 'br' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_52 = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %add_ln123, i11 0)" [./layer.h:124]   --->   Operation 132 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i20 %tmp_52 to i21" [./layer.h:124]   --->   Operation 133 'zext' 'zext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_53 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %add_ln123, i9 0)" [./layer.h:124]   --->   Operation 134 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i18 %tmp_53 to i21" [./layer.h:124]   --->   Operation 135 'zext' 'zext_ln124_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln124 = sub i21 %zext_ln124_2, %zext_ln124_3" [./layer.h:124]   --->   Operation 136 'sub' 'sub_ln124' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 137 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln124 = add i21 %sub_ln124, %zext_ln1265" [./layer.h:124]   --->   Operation 137 'add' 'add_ln124' <Predicate = true> <Delay = 4.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i21 %add_ln124 to i64" [./layer.h:124]   --->   Operation 138 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%packed_weights_addr = getelementptr [589824 x i8]* %packed_weights, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 139 'getelementptr' 'packed_weights_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [2/2] (3.25ns)   --->   "%packed_weights_load = load i8* %packed_weights_addr, align 1" [./layer.h:124]   --->   Operation 140 'load' 'packed_weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1837) nounwind" [./layer.h:122]   --->   Operation 141 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1837)" [./layer.h:122]   --->   Operation 142 'specregionbegin' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_51 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln123, i2 0)" [./layer.h:128]   --->   Operation 143 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i11 %tmp_51 to i12" [./layer.h:124]   --->   Operation 144 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/2] (3.25ns)   --->   "%packed_weights_load = load i8* %packed_weights_addr, align 1" [./layer.h:124]   --->   Operation 145 'load' 'packed_weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_6 : Operation 146 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:125]   --->   Operation 146 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%l_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_4_begin ], [ %add_ln125, %_ifconv ]" [./layer.h:125]   --->   Operation 147 'phi' 'l_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.13ns)   --->   "%icmp_ln125 = icmp eq i3 %l_0_0, -4" [./layer.h:125]   --->   Operation 148 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 149 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (1.65ns)   --->   "%add_ln125 = add i3 %l_0_0, 1" [./layer.h:125]   --->   Operation 150 'add' 'add_ln125' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %LINEAR_FORWARD_NO_MUL_LOOP_4_end, label %_ifconv" [./layer.h:125]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln126)   --->   "%shl_ln126 = shl i3 %l_0_0, 1" [./layer.h:126]   --->   Operation 152 'shl' 'shl_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln126)   --->   "%zext_ln126 = zext i3 %shl_ln126 to i8" [./layer.h:126]   --->   Operation 153 'zext' 'zext_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (3.14ns) (out node of the LUT)   --->   "%lshr_ln126 = lshr i8 %packed_weights_load, %zext_ln126" [./layer.h:126]   --->   Operation 154 'lshr' 'lshr_ln126' <Predicate = (!icmp_ln125)> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %lshr_ln126 to i2" [./layer.h:126]   --->   Operation 155 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i3 %l_0_0 to i12" [./layer.h:128]   --->   Operation 156 'zext' 'zext_ln700' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (1.63ns)   --->   "%add_ln700 = add i12 %zext_ln124_1, %zext_ln700" [./layer.h:128]   --->   Operation 157 'add' 'add_ln700' <Predicate = (!icmp_ln125)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i12 %add_ln700 to i64" [./layer.h:128]   --->   Operation 158 'zext' 'zext_ln700_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [1536 x i8]* %input_0_V, i64 0, i64 %zext_ln700_1" [./layer.h:128]   --->   Operation 159 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 160 [2/2] (3.25ns)   --->   "%input_0_V_load = load i8* %input_0_V_addr, align 1" [./layer.h:128]   --->   Operation 160 'load' 'input_0_V_load' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_7 : Operation 161 [2/2] (3.25ns)   --->   "%output_0_V_load_1 = load i38* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 161 'load' 'output_0_V_load_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1837, i32 %tmp_20)" [./layer.h:132]   --->   Operation 162 'specregionend' 'empty_94' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:122]   --->   Operation 163 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.96>
ST_8 : Operation 164 [1/1] (0.95ns)   --->   "%icmp_ln128 = icmp eq i2 %trunc_ln126, 1" [./layer.h:128]   --->   Operation 164 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/2] (3.25ns)   --->   "%input_0_V_load = load i8* %input_0_V_addr, align 1" [./layer.h:128]   --->   Operation 165 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_8 : Operation 166 [1/1] (0.95ns)   --->   "%icmp_ln129 = icmp eq i2 %trunc_ln126, -2" [./layer.h:129]   --->   Operation 166 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (1.91ns)   --->   "%sub_ln701 = sub i8 0, %input_0_V_load" [./layer.h:129]   --->   Operation 167 'sub' 'sub_ln701' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%xor_ln128 = xor i1 %icmp_ln128, true" [./layer.h:128]   --->   Operation 168 'xor' 'xor_ln128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%and_ln129 = and i1 %icmp_ln129, %xor_ln128" [./layer.h:129]   --->   Operation 169 'and' 'and_ln129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/2] (3.25ns)   --->   "%output_0_V_load_1 = load i38* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 170 'load' 'output_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%select_ln128 = select i1 %icmp_ln128, i8 %input_0_V_load, i8 0" [./layer.h:128]   --->   Operation 171 'select' 'select_ln128' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%select_ln129 = select i1 %and_ln129, i8 %sub_ln701, i8 %select_ln128" [./layer.h:129]   --->   Operation 172 'select' 'select_ln129' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%shl_ln4 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129, i20 0)" [./layer.h:130]   --->   Operation 173 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%sext_ln703 = sext i28 %shl_ln4 to i38" [./layer.h:130]   --->   Operation 174 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln703 = add i38 %sext_ln703, %output_0_V_load_1" [./layer.h:130]   --->   Operation 175 'add' 'add_ln703' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1838) nounwind" [./layer.h:125]   --->   Operation 176 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (3.25ns)   --->   "store i38 %add_ln703, i38* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:125]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 8.32>
ST_10 : Operation 179 [1/2] (3.25ns)   --->   "%output_0_V_load = load i38* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 179 'load' 'output_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln = call i78 @_ssdm_op_BitConcatenate.i78.i38.i40(i38 %output_0_V_load, i40 0)" [./layer.h:134]   --->   Operation 180 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [82/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 181 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 5.07>
ST_11 : Operation 182 [81/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 182 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 5.07>
ST_12 : Operation 183 [80/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 183 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 5.07>
ST_13 : Operation 184 [79/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 5.07>
ST_14 : Operation 185 [78/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 185 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 5.07>
ST_15 : Operation 186 [77/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 5.07>
ST_16 : Operation 187 [76/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 5.07>
ST_17 : Operation 188 [75/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 5.07>
ST_18 : Operation 189 [74/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 189 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 5.07>
ST_19 : Operation 190 [73/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 5.07>
ST_20 : Operation 191 [72/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 191 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 5.07>
ST_21 : Operation 192 [71/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 5.07>
ST_22 : Operation 193 [70/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 5.07>
ST_23 : Operation 194 [69/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 5.07>
ST_24 : Operation 195 [68/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 195 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 5.07>
ST_25 : Operation 196 [67/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 19> <Delay = 5.07>
ST_26 : Operation 197 [66/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 197 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 20> <Delay = 5.07>
ST_27 : Operation 198 [65/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 21> <Delay = 5.07>
ST_28 : Operation 199 [64/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 22> <Delay = 5.07>
ST_29 : Operation 200 [63/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 23> <Delay = 5.07>
ST_30 : Operation 201 [62/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 201 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 24> <Delay = 5.07>
ST_31 : Operation 202 [61/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 5.07>
ST_32 : Operation 203 [60/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 5.07>
ST_33 : Operation 204 [59/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 5.07>
ST_34 : Operation 205 [58/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 5.07>
ST_35 : Operation 206 [57/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 5.07>
ST_36 : Operation 207 [56/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 207 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 5.07>
ST_37 : Operation 208 [55/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 5.07>
ST_38 : Operation 209 [54/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 209 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 5.07>
ST_39 : Operation 210 [53/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 210 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 33> <Delay = 5.07>
ST_40 : Operation 211 [52/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 211 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 5.07>
ST_41 : Operation 212 [51/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 212 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 5.07>
ST_42 : Operation 213 [50/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 213 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 5.07>
ST_43 : Operation 214 [49/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 214 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 5.07>
ST_44 : Operation 215 [48/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 215 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 5.07>
ST_45 : Operation 216 [47/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 216 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 5.07>
ST_46 : Operation 217 [46/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 217 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 5.07>
ST_47 : Operation 218 [45/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 218 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 5.07>
ST_48 : Operation 219 [44/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 219 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 42> <Delay = 5.07>
ST_49 : Operation 220 [43/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 43> <Delay = 5.07>
ST_50 : Operation 221 [42/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 221 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 44> <Delay = 5.07>
ST_51 : Operation 222 [41/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 222 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 45> <Delay = 5.07>
ST_52 : Operation 223 [40/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 223 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 46> <Delay = 5.07>
ST_53 : Operation 224 [39/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 224 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 47> <Delay = 5.07>
ST_54 : Operation 225 [38/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 225 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 48> <Delay = 5.07>
ST_55 : Operation 226 [37/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 49> <Delay = 5.07>
ST_56 : Operation 227 [36/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 227 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 50> <Delay = 5.07>
ST_57 : Operation 228 [35/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 228 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 51> <Delay = 5.07>
ST_58 : Operation 229 [34/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 229 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 52> <Delay = 5.07>
ST_59 : Operation 230 [33/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 230 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 53> <Delay = 5.07>
ST_60 : Operation 231 [32/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 231 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 54> <Delay = 5.07>
ST_61 : Operation 232 [31/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 232 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 55> <Delay = 5.07>
ST_62 : Operation 233 [30/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 233 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 56> <Delay = 5.07>
ST_63 : Operation 234 [29/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 234 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 57> <Delay = 5.07>
ST_64 : Operation 235 [28/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 235 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 58> <Delay = 5.07>
ST_65 : Operation 236 [27/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 236 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 59> <Delay = 5.07>
ST_66 : Operation 237 [26/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 237 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 60> <Delay = 5.07>
ST_67 : Operation 238 [25/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 238 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 61> <Delay = 5.07>
ST_68 : Operation 239 [24/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 239 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 62> <Delay = 5.07>
ST_69 : Operation 240 [23/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 240 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 63> <Delay = 5.07>
ST_70 : Operation 241 [22/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 241 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 64> <Delay = 5.07>
ST_71 : Operation 242 [21/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 242 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 65> <Delay = 5.07>
ST_72 : Operation 243 [20/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 243 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 66> <Delay = 5.07>
ST_73 : Operation 244 [19/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 244 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 67> <Delay = 5.07>
ST_74 : Operation 245 [18/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 245 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 68> <Delay = 5.07>
ST_75 : Operation 246 [17/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 246 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 69> <Delay = 5.07>
ST_76 : Operation 247 [16/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 247 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 70> <Delay = 5.07>
ST_77 : Operation 248 [15/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 248 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 71> <Delay = 5.07>
ST_78 : Operation 249 [14/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 249 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 72> <Delay = 5.07>
ST_79 : Operation 250 [13/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 250 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 73> <Delay = 5.07>
ST_80 : Operation 251 [12/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 251 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 74> <Delay = 5.07>
ST_81 : Operation 252 [11/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 252 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 75> <Delay = 5.07>
ST_82 : Operation 253 [10/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 253 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 76> <Delay = 5.07>
ST_83 : Operation 254 [9/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 254 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 77> <Delay = 5.07>
ST_84 : Operation 255 [8/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 255 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 78> <Delay = 5.07>
ST_85 : Operation 256 [7/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 256 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 79> <Delay = 5.07>
ST_86 : Operation 257 [6/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 257 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 80> <Delay = 5.07>
ST_87 : Operation 258 [5/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 258 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 81> <Delay = 5.07>
ST_88 : Operation 259 [4/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 259 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 82> <Delay = 5.07>
ST_89 : Operation 260 [3/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 260 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 83> <Delay = 5.07>
ST_90 : Operation 261 [2/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 261 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 84> <Delay = 8.32>
ST_91 : Operation 262 [1/82] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln, %sext_ln1148" [./layer.h:134]   --->   Operation 262 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 81> <II = 38> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i78 %sdiv_ln1148 to i38" [./layer.h:134]   --->   Operation 263 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 264 [1/1] (3.25ns)   --->   "store i38 %trunc_ln703, i38* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 264 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_91 : Operation 265 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1835, i32 %tmp_s)" [./layer.h:135]   --->   Operation 265 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 266 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:120]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ scales_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packed_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_scale_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_scale_V_read      (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
scales_0_V_read_1   (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln119          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (specregionbegin  ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln1118         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1118          (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1148         (sext             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln120            (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_0_0               (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln120          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_89            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln120           (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln120            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln120  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s               (specregionbegin  ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln124          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1265         (zext             ) [ 00011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_0_V_addr     (getelementptr    ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln121            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln137           (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ko_0_0              (phi              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln121          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_91            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln121           (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln121            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln121  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19              (specregionbegin  ) [ 00001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln2             (bitconcatenate   ) [ 00001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln122            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
ki_0_0              (phi              ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln122          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln122          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_93            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln122           (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln122            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln123           (add              ) [ 00000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_92            (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln121            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_52              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln124           (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln124           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln124          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
packed_weights_addr (getelementptr    ) [ 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln122  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20              (specregionbegin  ) [ 00000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_51              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_1        (zext             ) [ 00000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
packed_weights_load (load             ) [ 00000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln125            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
l_0_0               (phi              ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln125          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_95            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln125           (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln125            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln126           (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln126          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln126          (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln126         (trunc            ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln700          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln700           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln700_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_V_addr      (getelementptr    ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_94            (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln122            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln128          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_V_load      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln129          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln701           (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln128           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln129           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_0_V_load_1   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln128        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln129        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln4             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln703          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703           (add              ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln125  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln130         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln125            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
output_0_V_load     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln              (bitconcatenate   ) [ 00000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sdiv_ln1148         (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln703         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln134         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_90            (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln120            (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="scales_0_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scales_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="packed_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packed_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_scale_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_scale_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i38"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1834"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1835"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1836"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i9.i11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1837"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i8.i20"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1838"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i78.i38.i40"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="w_scale_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="26" slack="0"/>
<pin id="94" dir="0" index="1" bw="26" slack="0"/>
<pin id="95" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_scale_V_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="scales_0_V_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="38" slack="0"/>
<pin id="100" dir="0" index="1" bw="38" slack="0"/>
<pin id="101" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scales_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="output_0_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="38" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="1"/>
<pin id="113" dir="0" index="1" bw="38" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_0_V_load/3 output_0_V_load_1/7 store_ln130/9 store_ln134/91 "/>
</bind>
</comp>

<comp id="116" class="1004" name="packed_weights_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="21" slack="0"/>
<pin id="120" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="packed_weights_addr/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="20" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packed_weights_load/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="input_0_V_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="12" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_V_addr/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_V_load/7 "/>
</bind>
</comp>

<comp id="142" class="1005" name="j_0_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="1"/>
<pin id="144" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_0_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="ko_0_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="1"/>
<pin id="155" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ko_0_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="ko_0_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko_0_0/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="ki_0_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="1"/>
<pin id="166" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ki_0_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="ki_0_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki_0_0/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="l_0_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="1"/>
<pin id="177" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_0_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="l_0_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0_0/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln119_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="26" slack="0"/>
<pin id="188" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln1118_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="38" slack="0"/>
<pin id="192" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="mul_ln1118_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="26" slack="0"/>
<pin id="196" dir="0" index="1" bw="38" slack="0"/>
<pin id="197" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln1148_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="63" slack="0"/>
<pin id="202" dir="1" index="1" bw="78" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln120_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln120_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln124_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln1265_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="1" index="1" bw="21" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln121_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln121_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="shl_ln2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln122_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln122_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln122_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln123_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="1"/>
<pin id="264" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_52_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="20" slack="0"/>
<pin id="268" dir="0" index="1" bw="9" slack="1"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln124_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="20" slack="0"/>
<pin id="275" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_2/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_53_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="18" slack="0"/>
<pin id="279" dir="0" index="1" bw="9" slack="1"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln124_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="18" slack="0"/>
<pin id="286" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_3/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sub_ln124_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="20" slack="0"/>
<pin id="290" dir="0" index="1" bw="18" slack="0"/>
<pin id="291" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln124/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln124_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="21" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="3"/>
<pin id="297" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln124_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="21" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln124/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_51_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="9" slack="2"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln124_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="0"/>
<pin id="313" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_1/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln125_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln125_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln126_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln126/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln126_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="lshr_ln126_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln126/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln126_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln700_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln700_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="1"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln700_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_1/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln128_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="1"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln129_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="0" index="1" bw="2" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sub_ln701_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln701/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="xor_ln128_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128/8 "/>
</bind>
</comp>

<comp id="382" class="1004" name="and_ln129_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln129/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln128_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln129_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="0" index="2" bw="8" slack="0"/>
<pin id="400" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln129/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shl_ln4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="28" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln703_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="28" slack="0"/>
<pin id="414" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln703_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="28" slack="0"/>
<pin id="418" dir="0" index="1" bw="38" slack="0"/>
<pin id="419" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="shl_ln_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="78" slack="0"/>
<pin id="424" dir="0" index="1" bw="38" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="78" slack="0"/>
<pin id="432" dir="0" index="1" bw="63" slack="3"/>
<pin id="433" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1148/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln703_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="38" slack="0"/>
<pin id="437" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/91 "/>
</bind>
</comp>

<comp id="440" class="1005" name="sext_ln1148_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="78" slack="3"/>
<pin id="442" dir="1" index="1" bw="78" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

<comp id="448" class="1005" name="add_ln120_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln120 "/>
</bind>
</comp>

<comp id="453" class="1005" name="zext_ln1265_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="21" slack="3"/>
<pin id="455" dir="1" index="1" bw="21" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1265 "/>
</bind>
</comp>

<comp id="458" class="1005" name="output_0_V_addr_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="1"/>
<pin id="460" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln121_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="471" class="1005" name="shl_ln2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="9" slack="1"/>
<pin id="473" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="add_ln122_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln122 "/>
</bind>
</comp>

<comp id="484" class="1005" name="add_ln123_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="1"/>
<pin id="486" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln123 "/>
</bind>
</comp>

<comp id="491" class="1005" name="packed_weights_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="20" slack="1"/>
<pin id="493" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="packed_weights_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="zext_ln124_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="1"/>
<pin id="498" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln124_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="packed_weights_load_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="packed_weights_load "/>
</bind>
</comp>

<comp id="509" class="1005" name="add_ln125_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="0"/>
<pin id="511" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln125 "/>
</bind>
</comp>

<comp id="514" class="1005" name="trunc_ln126_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="1"/>
<pin id="516" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126 "/>
</bind>
</comp>

<comp id="520" class="1005" name="input_0_V_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="1"/>
<pin id="522" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln703_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="38" slack="1"/>
<pin id="527" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="530" class="1005" name="shl_ln_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="78" slack="1"/>
<pin id="532" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="92" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="98" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="186" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="146" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="146" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="146" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="224"><net_src comp="146" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="157" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="157" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="157" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="168" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="168" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="168" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="245" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="273" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="179" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="70" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="179" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="179" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="179" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="364"><net_src comp="74" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="76" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="78" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="136" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="360" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="80" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="365" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="360" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="136" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="78" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="401"><net_src comp="382" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="370" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="388" pin="3"/><net_sink comp="396" pin=2"/></net>

<net id="409"><net_src comp="82" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="396" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="84" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="111" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="88" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="111" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="90" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="443"><net_src comp="200" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="451"><net_src comp="210" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="456"><net_src comp="221" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="461"><net_src comp="104" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="469"><net_src comp="231" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="474"><net_src comp="237" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="482"><net_src comp="255" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="487"><net_src comp="261" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="494"><net_src comp="116" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="499"><net_src comp="311" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="504"><net_src comp="123" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="512"><net_src comp="321" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="517"><net_src comp="342" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="523"><net_src comp="129" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="528"><net_src comp="416" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="533"><net_src comp="422" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="430" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {9 91 }
 - Input state : 
	Port: linear_forward_no_mu : input_0_V | {7 8 }
	Port: linear_forward_no_mu : output_0_V | {3 7 8 10 }
	Port: linear_forward_no_mu : scales_0_V_read | {1 }
	Port: linear_forward_no_mu : packed_weights | {5 6 }
	Port: linear_forward_no_mu : w_scale_V | {1 }
  - Chain level:
	State 1
		mul_ln1118 : 1
		sext_ln1148 : 2
	State 2
		icmp_ln120 : 1
		add_ln120 : 1
		br_ln120 : 2
		zext_ln124 : 1
		zext_ln1265 : 1
		output_0_V_addr : 2
	State 3
		icmp_ln121 : 1
		add_ln121 : 1
		br_ln121 : 2
		shl_ln2 : 1
	State 4
		zext_ln122 : 1
		icmp_ln122 : 1
		add_ln122 : 1
		br_ln122 : 2
		add_ln123 : 2
	State 5
		zext_ln124_2 : 1
		zext_ln124_3 : 1
		sub_ln124 : 2
		add_ln124 : 3
		sext_ln124 : 4
		packed_weights_addr : 5
		packed_weights_load : 6
	State 6
		zext_ln124_1 : 1
	State 7
		icmp_ln125 : 1
		add_ln125 : 1
		br_ln125 : 2
		shl_ln126 : 1
		zext_ln126 : 1
		lshr_ln126 : 2
		trunc_ln126 : 3
		zext_ln700 : 1
		add_ln700 : 2
		zext_ln700_1 : 3
		input_0_V_addr : 4
		input_0_V_load : 5
	State 8
		sub_ln701 : 1
		xor_ln128 : 1
		and_ln129 : 1
		select_ln128 : 1
		select_ln129 : 1
		shl_ln4 : 2
		sext_ln703 : 3
		add_ln703 : 4
	State 9
	State 10
		shl_ln : 1
		sdiv_ln1148 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
		trunc_ln703 : 1
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   sdiv   |          grp_fu_430          |    0    |   779   |   469   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln120_fu_210       |    0    |    0    |    13   |
|          |       add_ln121_fu_231       |    0    |    0    |    12   |
|          |       add_ln122_fu_255       |    0    |    0    |    15   |
|    add   |       add_ln123_fu_261       |    0    |    0    |    15   |
|          |       add_ln124_fu_294       |    0    |    0    |    21   |
|          |       add_ln125_fu_321       |    0    |    0    |    12   |
|          |       add_ln700_fu_350       |    0    |    0    |    13   |
|          |       add_ln703_fu_416       |    0    |    0    |    45   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln120_fu_204      |    0    |    0    |    13   |
|          |       icmp_ln121_fu_225      |    0    |    0    |    9    |
|   icmp   |       icmp_ln122_fu_249      |    0    |    0    |    11   |
|          |       icmp_ln125_fu_315      |    0    |    0    |    9    |
|          |       icmp_ln128_fu_360      |    0    |    0    |    8    |
|          |       icmp_ln129_fu_365      |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln124_fu_288       |    0    |    0    |    21   |
|          |       sub_ln701_fu_370       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln1118_fu_194      |    4    |    0    |    27   |
|----------|------------------------------|---------|---------|---------|
|   lshr   |       lshr_ln126_fu_337      |    0    |    0    |    19   |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln128_fu_388     |    0    |    0    |    8    |
|          |      select_ln129_fu_396     |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|    xor   |       xor_ln128_fu_376       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln129_fu_382       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |   w_scale_V_read_read_fu_92  |    0    |    0    |    0    |
|          | scales_0_V_read_1_read_fu_98 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln119_fu_186      |    0    |    0    |    0    |
|          |       zext_ln124_fu_216      |    0    |    0    |    0    |
|          |      zext_ln1265_fu_221      |    0    |    0    |    0    |
|          |       zext_ln122_fu_245      |    0    |    0    |    0    |
|   zext   |      zext_ln124_2_fu_273     |    0    |    0    |    0    |
|          |      zext_ln124_3_fu_284     |    0    |    0    |    0    |
|          |      zext_ln124_1_fu_311     |    0    |    0    |    0    |
|          |       zext_ln126_fu_333      |    0    |    0    |    0    |
|          |       zext_ln700_fu_346      |    0    |    0    |    0    |
|          |      zext_ln700_1_fu_355     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      sext_ln1118_fu_190      |    0    |    0    |    0    |
|   sext   |      sext_ln1148_fu_200      |    0    |    0    |    0    |
|          |       sext_ln124_fu_299      |    0    |    0    |    0    |
|          |       sext_ln703_fu_412      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        shl_ln2_fu_237        |    0    |    0    |    0    |
|          |         tmp_52_fu_266        |    0    |    0    |    0    |
|bitconcatenate|         tmp_53_fu_277        |    0    |    0    |    0    |
|          |         tmp_51_fu_304        |    0    |    0    |    0    |
|          |        shl_ln4_fu_404        |    0    |    0    |    0    |
|          |         shl_ln_fu_422        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |       shl_ln126_fu_327       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln126_fu_342      |    0    |    0    |    0    |
|          |      trunc_ln703_fu_435      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |   779   |   775   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln120_reg_448     |   11   |
|     add_ln121_reg_466     |    3   |
|     add_ln122_reg_479     |    7   |
|     add_ln123_reg_484     |    9   |
|     add_ln125_reg_509     |    3   |
|     add_ln703_reg_525     |   38   |
|   input_0_V_addr_reg_520  |   11   |
|       j_0_0_reg_142       |   11   |
|       ki_0_0_reg_164      |    7   |
|       ko_0_0_reg_153      |    3   |
|       l_0_0_reg_175       |    3   |
|  output_0_V_addr_reg_458  |   11   |
|packed_weights_addr_reg_491|   20   |
|packed_weights_load_reg_501|    8   |
|    sext_ln1148_reg_440    |   78   |
|      shl_ln2_reg_471      |    9   |
|       shl_ln_reg_530      |   78   |
|    trunc_ln126_reg_514    |    2   |
|    zext_ln124_1_reg_496   |   12   |
|    zext_ln1265_reg_453    |   21   |
+---------------------------+--------+
|           Total           |   345  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p1  |   2  |  38  |   76   ||    9    |
| grp_access_fu_123 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_430    |  p0  |   2  |  78  |   156  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   294  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   779  |   775  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   345  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    7   |  1124  |   811  |
+-----------+--------+--------+--------+--------+
