$date
	Sun Oct 26 12:23:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Single_Cycle_Top_Tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 # wb_data [31:0] $end
$var wire 32 $ reg_read2 [31:0] $end
$var wire 32 % reg_read1 [31:0] $end
$var wire 32 & pc_plus4 [31:0] $end
$var wire 32 ' pc_out_wire [31:0] $end
$var wire 32 ( pc_next [31:0] $end
$var wire 32 ) mem_read_data [31:0] $end
$var wire 32 * instr [31:0] $end
$var wire 32 + immgen_wire [31:0] $end
$var wire 32 , branch_target [31:0] $end
$var wire 32 - alu_result [31:0] $end
$var wire 32 . alu_b [31:0] $end
$var wire 1 / Zero $end
$var wire 1 0 RegWrite $end
$var wire 1 1 MemWrite $end
$var wire 1 2 MemToReg $end
$var wire 1 3 MemRead $end
$var wire 1 4 Branch $end
$var wire 4 5 ALUcontrol [3:0] $end
$var wire 1 6 ALUSrc $end
$var wire 2 7 ALUOp [1:0] $end
$scope module ALUCtrl $end
$var wire 3 8 funct3 [2:0] $end
$var wire 7 9 funct7 [6:0] $end
$var wire 2 : ALUOp [1:0] $end
$var reg 4 ; ALUcontrol_Out [3:0] $end
$upscope $end
$scope module ALU_MUX $end
$var wire 1 6 select $end
$var wire 32 < out [31:0] $end
$var wire 32 = input1 [31:0] $end
$var wire 32 > input0 [31:0] $end
$upscope $end
$scope module ALU_unit $end
$var wire 4 ? ALUcontrol_In [3:0] $end
$var wire 32 @ B [31:0] $end
$var wire 32 A A [31:0] $end
$var reg 32 B Result [31:0] $end
$var reg 1 / Zero $end
$upscope $end
$scope module BranchAdder $end
$var wire 32 C offset [31:0] $end
$var wire 32 D branch_target [31:0] $end
$var wire 32 E PC [31:0] $end
$upscope $end
$scope module Control $end
$var wire 7 F opcode [6:0] $end
$var reg 2 G ALUOp [1:0] $end
$var reg 1 6 ALUSrc $end
$var reg 1 4 Branch $end
$var reg 1 3 MemRead $end
$var reg 1 2 MemToReg $end
$var reg 1 1 MemWrite $end
$var reg 1 0 RegWrite $end
$upscope $end
$scope module Data_Mem $end
$var wire 1 3 MemRead $end
$var wire 1 1 MemWrite $end
$var wire 32 H address [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 I write_data [31:0] $end
$var wire 32 J read_data [31:0] $end
$var wire 6 K idx [5:0] $end
$var integer 32 L i [31:0] $end
$upscope $end
$scope module ImmGen $end
$var wire 32 M instruction [31:0] $end
$var reg 32 N imm_out [31:0] $end
$upscope $end
$scope module Instr_Mem $end
$var wire 1 ! clk $end
$var wire 32 O instruction_out [31:0] $end
$var wire 1 " rst $end
$var wire 32 P read_address [31:0] $end
$var wire 6 Q idx [5:0] $end
$var integer 32 R i [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 S pc_in [31:0] $end
$var reg 32 T pc_out [31:0] $end
$upscope $end
$scope module PC_Adder $end
$var wire 32 U pc_in [31:0] $end
$var wire 32 V pc_next [31:0] $end
$upscope $end
$scope module PC_Mux $end
$var wire 32 W pc_branch [31:0] $end
$var wire 32 X pc_plus4 [31:0] $end
$var wire 1 Y pc_select $end
$var wire 32 Z pc_out [31:0] $end
$upscope $end
$scope module Reg_File $end
$var wire 5 [ Rd [4:0] $end
$var wire 1 0 RegWrite $end
$var wire 5 \ Rs1 [4:0] $end
$var wire 5 ] Rs2 [4:0] $end
$var wire 1 ! clk $end
$var wire 32 ^ read_data1 [31:0] $end
$var wire 32 _ read_data2 [31:0] $end
$var wire 1 " rst $end
$var wire 32 ` Write_data [31:0] $end
$var integer 32 a k [31:0] $end
$upscope $end
$scope module WB_MUX $end
$var wire 32 b input0 [31:0] $end
$var wire 32 c input1 [31:0] $end
$var wire 1 2 select $end
$var wire 32 d out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 d
b0 c
b0 b
b100000 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b100 Z
0Y
b100 X
b0 W
b100 V
b0 U
b0 T
b100 S
b1000000 R
b0 Q
b0 P
b10011 O
b0 N
b10011 M
b1000000 L
b0 K
b0 J
b0 I
b0 H
b10 G
b10011 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b10 :
b0 9
b0 8
b10 7
16
b0 5
04
03
02
01
10
1/
b0 .
b0 -
b0 ,
b0 +
b10011 *
b0 )
b100 (
b0 '
b100 &
b0 %
b0 $
b0 #
1"
0!
$end
#5000
b1000000 L
b100000 a
1!
#10000
0!
#15000
b100000 a
b1000000 L
1!
#20000
0!
0"
#25000
b1 K
b101 #
b101 `
b101 d
0/
b101 -
b101 B
b101 H
b101 b
b101 .
b101 <
b101 @
b1 [
b101 ]
b101 +
b101 =
b101 C
b101 N
b1000 (
b1000 S
b1000 Z
b10100000000000010010011 *
b10100000000000010010011 M
b10100000000000010010011 O
b1 Q
b1000 &
b1000 V
b1000 X
b1001 ,
b1001 D
b1001 W
b100 '
b100 E
b100 P
b100 T
b100 U
1!
#30000
0!
#35000
b0 K
b11 #
b11 `
b11 d
b11 -
b11 B
b11 H
b11 b
b11 .
b11 <
b11 @
b10 [
b11 ]
b11 +
b11 =
b11 C
b11 N
b1100 (
b1100 S
b1100 Z
b1100000000000100010011 *
b1100000000000100010011 M
b1100000000000100010011 O
b10 Q
b1100 &
b1100 V
b1100 X
b1011 ,
b1011 D
b1011 W
b1000 '
b1000 E
b1000 P
b1000 T
b1000 U
1!
#40000
0!
#45000
b10 K
b1000 #
b1000 `
b1000 d
b10 7
b10 :
b10 G
06
10
b1000 -
b1000 B
b1000 H
b1000 b
b11 .
b11 <
b11 @
b110011 F
b11 [
b11 $
b11 >
b11 I
b11 _
b10 ]
b101 %
b101 A
b101 ^
b1 \
b0 +
b0 =
b0 C
b0 N
b10000 (
b10000 S
b10000 Z
b1000001000000110110011 *
b1000001000000110110011 M
b1000001000000110110011 O
b11 Q
b10000 &
b10000 V
b10000 X
b1100 ,
b1100 D
b1100 W
b1100 '
b1100 E
b1100 P
b1100 T
b1100 U
1!
#50000
0!
#55000
1/
b0 K
b0 #
b0 `
b0 d
11
16
b0 7
b0 :
b0 G
00
b0 .
b0 <
b0 @
b0 -
b0 B
b0 H
b0 b
b10 8
b100011 F
b0 [
b1000 $
b1000 >
b1000 I
b1000 _
b11 ]
b0 %
b0 A
b0 ^
b0 \
b10100 (
b10100 S
b10100 Z
b1100000010000000100011 *
b1100000010000000100011 M
b1100000010000000100011 O
b100 Q
b10100 &
b10100 V
b10100 X
b10000 ,
b10000 D
b10000 W
b10000 '
b10000 E
b10000 P
b10000 T
b10000 U
1!
#60000
0!
#65000
b1000 #
b1000 `
b1000 d
b1000 )
b1000 J
b1000 c
12
13
10
16
01
b11 F
b10 [
b0 $
b0 >
b0 I
b0 _
b0 ]
b11000 (
b11000 S
b11000 Z
b10000100000011 *
b10000100000011 M
b10000100000011 O
b101 Q
b11000 &
b11000 V
b11000 X
b10100 ,
b10100 D
b10100 W
b10100 '
b10100 E
b10100 P
b10100 T
b10100 U
1!
#70000
0!
#75000
b0 #
b0 `
b0 d
b0 )
b0 J
b0 c
06
02
03
00
b0 8
b0 F
b0 [
b11100 (
b11100 S
b11100 Z
b0 *
b0 M
b0 O
b110 Q
b11100 &
b11100 V
b11100 X
b11000 ,
b11000 D
b11000 W
b11000 '
b11000 E
b11000 P
b11000 T
b11000 U
1!
#80000
0!
#85000
b100000 (
b100000 S
b100000 Z
b111 Q
b100000 &
b100000 V
b100000 X
b11100 ,
b11100 D
b11100 W
b11100 '
b11100 E
b11100 P
b11100 T
b11100 U
1!
#90000
0!
#95000
b100100 (
b100100 S
b100100 Z
b1000 Q
b100100 &
b100100 V
b100100 X
b100000 ,
b100000 D
b100000 W
b100000 '
b100000 E
b100000 P
b100000 T
b100000 U
1!
#100000
0!
#105000
b101000 (
b101000 S
b101000 Z
b1001 Q
b101000 &
b101000 V
b101000 X
b100100 ,
b100100 D
b100100 W
b100100 '
b100100 E
b100100 P
b100100 T
b100100 U
1!
#110000
0!
#115000
b101100 (
b101100 S
b101100 Z
b1010 Q
b101100 &
b101100 V
b101100 X
b101000 ,
b101000 D
b101000 W
b101000 '
b101000 E
b101000 P
b101000 T
b101000 U
1!
#120000
0!
#125000
b110000 (
b110000 S
b110000 Z
b1011 Q
b110000 &
b110000 V
b110000 X
b101100 ,
b101100 D
b101100 W
b101100 '
b101100 E
b101100 P
b101100 T
b101100 U
1!
#130000
0!
#135000
b110100 (
b110100 S
b110100 Z
b1100 Q
b110100 &
b110100 V
b110100 X
b110000 ,
b110000 D
b110000 W
b110000 '
b110000 E
b110000 P
b110000 T
b110000 U
1!
#140000
0!
#145000
b111000 (
b111000 S
b111000 Z
b1101 Q
b111000 &
b111000 V
b111000 X
b110100 ,
b110100 D
b110100 W
b110100 '
b110100 E
b110100 P
b110100 T
b110100 U
1!
#150000
0!
#155000
b111100 (
b111100 S
b111100 Z
b1110 Q
b111100 &
b111100 V
b111100 X
b111000 ,
b111000 D
b111000 W
b111000 '
b111000 E
b111000 P
b111000 T
b111000 U
1!
#160000
0!
#165000
b1000000 (
b1000000 S
b1000000 Z
b1111 Q
b1000000 &
b1000000 V
b1000000 X
b111100 ,
b111100 D
b111100 W
b111100 '
b111100 E
b111100 P
b111100 T
b111100 U
1!
#170000
0!
#175000
b1000100 (
b1000100 S
b1000100 Z
b10000 Q
b1000100 &
b1000100 V
b1000100 X
b1000000 ,
b1000000 D
b1000000 W
b1000000 '
b1000000 E
b1000000 P
b1000000 T
b1000000 U
1!
#180000
0!
#185000
b1001000 (
b1001000 S
b1001000 Z
b10001 Q
b1001000 &
b1001000 V
b1001000 X
b1000100 ,
b1000100 D
b1000100 W
b1000100 '
b1000100 E
b1000100 P
b1000100 T
b1000100 U
1!
#190000
0!
#195000
b1001100 (
b1001100 S
b1001100 Z
b10010 Q
b1001100 &
b1001100 V
b1001100 X
b1001000 ,
b1001000 D
b1001000 W
b1001000 '
b1001000 E
b1001000 P
b1001000 T
b1001000 U
1!
#200000
0!
#205000
b1010000 (
b1010000 S
b1010000 Z
b10011 Q
b1010000 &
b1010000 V
b1010000 X
b1001100 ,
b1001100 D
b1001100 W
b1001100 '
b1001100 E
b1001100 P
b1001100 T
b1001100 U
1!
#210000
0!
#215000
b1010100 (
b1010100 S
b1010100 Z
b10100 Q
b1010100 &
b1010100 V
b1010100 X
b1010000 ,
b1010000 D
b1010000 W
b1010000 '
b1010000 E
b1010000 P
b1010000 T
b1010000 U
1!
#220000
0!
#225000
b1011000 (
b1011000 S
b1011000 Z
b10101 Q
b1011000 &
b1011000 V
b1011000 X
b1010100 ,
b1010100 D
b1010100 W
b1010100 '
b1010100 E
b1010100 P
b1010100 T
b1010100 U
1!
#230000
0!
#235000
b1011100 (
b1011100 S
b1011100 Z
b10110 Q
b1011100 &
b1011100 V
b1011100 X
b1011000 ,
b1011000 D
b1011000 W
b1011000 '
b1011000 E
b1011000 P
b1011000 T
b1011000 U
1!
#240000
0!
#245000
b1100000 (
b1100000 S
b1100000 Z
b10111 Q
b1100000 &
b1100000 V
b1100000 X
b1011100 ,
b1011100 D
b1011100 W
b1011100 '
b1011100 E
b1011100 P
b1011100 T
b1011100 U
1!
#250000
0!
#255000
b1100100 (
b1100100 S
b1100100 Z
b11000 Q
b1100100 &
b1100100 V
b1100100 X
b1100000 ,
b1100000 D
b1100000 W
b1100000 '
b1100000 E
b1100000 P
b1100000 T
b1100000 U
1!
#260000
0!
#265000
b1101000 (
b1101000 S
b1101000 Z
b11001 Q
b1101000 &
b1101000 V
b1101000 X
b1100100 ,
b1100100 D
b1100100 W
b1100100 '
b1100100 E
b1100100 P
b1100100 T
b1100100 U
1!
#270000
0!
#275000
b1101100 (
b1101100 S
b1101100 Z
b11010 Q
b1101100 &
b1101100 V
b1101100 X
b1101000 ,
b1101000 D
b1101000 W
b1101000 '
b1101000 E
b1101000 P
b1101000 T
b1101000 U
1!
#280000
0!
#285000
b1110000 (
b1110000 S
b1110000 Z
b11011 Q
b1110000 &
b1110000 V
b1110000 X
b1101100 ,
b1101100 D
b1101100 W
b1101100 '
b1101100 E
b1101100 P
b1101100 T
b1101100 U
1!
#290000
0!
#295000
b1110100 (
b1110100 S
b1110100 Z
b11100 Q
b1110100 &
b1110100 V
b1110100 X
b1110000 ,
b1110000 D
b1110000 W
b1110000 '
b1110000 E
b1110000 P
b1110000 T
b1110000 U
1!
#300000
0!
#305000
b1111000 (
b1111000 S
b1111000 Z
b11101 Q
b1111000 &
b1111000 V
b1111000 X
b1110100 ,
b1110100 D
b1110100 W
b1110100 '
b1110100 E
b1110100 P
b1110100 T
b1110100 U
1!
#310000
0!
#315000
b1111100 (
b1111100 S
b1111100 Z
b11110 Q
b1111100 &
b1111100 V
b1111100 X
b1111000 ,
b1111000 D
b1111000 W
b1111000 '
b1111000 E
b1111000 P
b1111000 T
b1111000 U
1!
#320000
0!
#325000
b10000000 (
b10000000 S
b10000000 Z
b11111 Q
b10000000 &
b10000000 V
b10000000 X
b1111100 ,
b1111100 D
b1111100 W
b1111100 '
b1111100 E
b1111100 P
b1111100 T
b1111100 U
1!
#330000
0!
#335000
b10000100 (
b10000100 S
b10000100 Z
b100000 Q
b10000100 &
b10000100 V
b10000100 X
b10000000 ,
b10000000 D
b10000000 W
b10000000 '
b10000000 E
b10000000 P
b10000000 T
b10000000 U
1!
#340000
0!
#345000
b10001000 (
b10001000 S
b10001000 Z
b100001 Q
b10001000 &
b10001000 V
b10001000 X
b10000100 ,
b10000100 D
b10000100 W
b10000100 '
b10000100 E
b10000100 P
b10000100 T
b10000100 U
1!
#350000
0!
#355000
b10001100 (
b10001100 S
b10001100 Z
b100010 Q
b10001100 &
b10001100 V
b10001100 X
b10001000 ,
b10001000 D
b10001000 W
b10001000 '
b10001000 E
b10001000 P
b10001000 T
b10001000 U
1!
#360000
0!
#365000
b10010000 (
b10010000 S
b10010000 Z
b100011 Q
b10010000 &
b10010000 V
b10010000 X
b10001100 ,
b10001100 D
b10001100 W
b10001100 '
b10001100 E
b10001100 P
b10001100 T
b10001100 U
1!
#370000
0!
#375000
b10010100 (
b10010100 S
b10010100 Z
b100100 Q
b10010100 &
b10010100 V
b10010100 X
b10010000 ,
b10010000 D
b10010000 W
b10010000 '
b10010000 E
b10010000 P
b10010000 T
b10010000 U
1!
#380000
0!
#385000
b10011000 (
b10011000 S
b10011000 Z
b100101 Q
b10011000 &
b10011000 V
b10011000 X
b10010100 ,
b10010100 D
b10010100 W
b10010100 '
b10010100 E
b10010100 P
b10010100 T
b10010100 U
1!
#390000
0!
#395000
b10011100 (
b10011100 S
b10011100 Z
b100110 Q
b10011100 &
b10011100 V
b10011100 X
b10011000 ,
b10011000 D
b10011000 W
b10011000 '
b10011000 E
b10011000 P
b10011000 T
b10011000 U
1!
#400000
0!
#405000
b10100000 (
b10100000 S
b10100000 Z
b100111 Q
b10100000 &
b10100000 V
b10100000 X
b10011100 ,
b10011100 D
b10011100 W
b10011100 '
b10011100 E
b10011100 P
b10011100 T
b10011100 U
1!
#410000
0!
#415000
b10100100 (
b10100100 S
b10100100 Z
b101000 Q
b10100100 &
b10100100 V
b10100100 X
b10100000 ,
b10100000 D
b10100000 W
b10100000 '
b10100000 E
b10100000 P
b10100000 T
b10100000 U
1!
#420000
0!
#425000
b10101000 (
b10101000 S
b10101000 Z
b101001 Q
b10101000 &
b10101000 V
b10101000 X
b10100100 ,
b10100100 D
b10100100 W
b10100100 '
b10100100 E
b10100100 P
b10100100 T
b10100100 U
1!
#430000
0!
#435000
b10101100 (
b10101100 S
b10101100 Z
b101010 Q
b10101100 &
b10101100 V
b10101100 X
b10101000 ,
b10101000 D
b10101000 W
b10101000 '
b10101000 E
b10101000 P
b10101000 T
b10101000 U
1!
#440000
0!
#445000
b10110000 (
b10110000 S
b10110000 Z
b101011 Q
b10110000 &
b10110000 V
b10110000 X
b10101100 ,
b10101100 D
b10101100 W
b10101100 '
b10101100 E
b10101100 P
b10101100 T
b10101100 U
1!
#450000
0!
#455000
b10110100 (
b10110100 S
b10110100 Z
b101100 Q
b10110100 &
b10110100 V
b10110100 X
b10110000 ,
b10110000 D
b10110000 W
b10110000 '
b10110000 E
b10110000 P
b10110000 T
b10110000 U
1!
#460000
0!
#465000
b10111000 (
b10111000 S
b10111000 Z
b101101 Q
b10111000 &
b10111000 V
b10111000 X
b10110100 ,
b10110100 D
b10110100 W
b10110100 '
b10110100 E
b10110100 P
b10110100 T
b10110100 U
1!
#470000
0!
#475000
b10111100 (
b10111100 S
b10111100 Z
b101110 Q
b10111100 &
b10111100 V
b10111100 X
b10111000 ,
b10111000 D
b10111000 W
b10111000 '
b10111000 E
b10111000 P
b10111000 T
b10111000 U
1!
#480000
0!
#485000
b11000000 (
b11000000 S
b11000000 Z
b101111 Q
b11000000 &
b11000000 V
b11000000 X
b10111100 ,
b10111100 D
b10111100 W
b10111100 '
b10111100 E
b10111100 P
b10111100 T
b10111100 U
1!
#490000
0!
#495000
b11000100 (
b11000100 S
b11000100 Z
b110000 Q
b11000100 &
b11000100 V
b11000100 X
b11000000 ,
b11000000 D
b11000000 W
b11000000 '
b11000000 E
b11000000 P
b11000000 T
b11000000 U
1!
#500000
0!
#505000
b11001000 (
b11001000 S
b11001000 Z
b110001 Q
b11001000 &
b11001000 V
b11001000 X
b11000100 ,
b11000100 D
b11000100 W
b11000100 '
b11000100 E
b11000100 P
b11000100 T
b11000100 U
1!
#510000
0!
#515000
b11001100 (
b11001100 S
b11001100 Z
b110010 Q
b11001100 &
b11001100 V
b11001100 X
b11001000 ,
b11001000 D
b11001000 W
b11001000 '
b11001000 E
b11001000 P
b11001000 T
b11001000 U
1!
