<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1859" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1859{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1859{left:477px;bottom:48px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3_1859{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1859{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1859{left:96px;bottom:1031px;letter-spacing:0.2px;}
#t6_1859{left:206px;bottom:1031px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t7_1859{left:96px;bottom:996px;letter-spacing:0.11px;word-spacing:-0.53px;}
#t8_1859{left:96px;bottom:965px;letter-spacing:0.12px;}
#t9_1859{left:124px;bottom:965px;letter-spacing:0.13px;word-spacing:0.01px;}
#ta_1859{left:124px;bottom:937px;letter-spacing:0.12px;word-spacing:1.12px;}
#tb_1859{left:124px;bottom:916px;letter-spacing:0.12px;word-spacing:0.03px;}
#tc_1859{left:124px;bottom:895px;letter-spacing:0.12px;word-spacing:2.51px;}
#td_1859{left:124px;bottom:873px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_1859{left:96px;bottom:843px;letter-spacing:0.13px;}
#tf_1859{left:124px;bottom:843px;letter-spacing:0.14px;word-spacing:-0.09px;}
#tg_1859{left:124px;bottom:815px;letter-spacing:0.15px;word-spacing:5.5px;}
#th_1859{left:124px;bottom:794px;letter-spacing:0.13px;word-spacing:1.99px;}
#ti_1859{left:124px;bottom:772px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_1859{left:96px;bottom:742px;letter-spacing:0.13px;}
#tk_1859{left:124px;bottom:742px;letter-spacing:0.13px;}
#tl_1859{left:124px;bottom:714px;letter-spacing:0.14px;word-spacing:7.12px;}
#tm_1859{left:124px;bottom:693px;letter-spacing:0.14px;word-spacing:6.05px;}
#tn_1859{left:124px;bottom:672px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_1859{left:96px;bottom:641px;letter-spacing:0.13px;}
#tp_1859{left:124px;bottom:641px;letter-spacing:0.13px;word-spacing:0.01px;}
#tq_1859{left:124px;bottom:614px;letter-spacing:0.13px;word-spacing:1.59px;}
#tr_1859{left:124px;bottom:592px;letter-spacing:0.14px;word-spacing:2.97px;}
#ts_1859{left:124px;bottom:571px;letter-spacing:0.14px;word-spacing:-0.22px;}
#tt_1859{left:124px;bottom:549px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tu_1859{left:96px;bottom:519px;letter-spacing:0.13px;}
#tv_1859{left:124px;bottom:519px;letter-spacing:0.13px;word-spacing:0.01px;}
#tw_1859{left:124px;bottom:491px;letter-spacing:0.13px;word-spacing:-0.89px;}
#tx_1859{left:124px;bottom:470px;letter-spacing:0.14px;word-spacing:1.04px;}
#ty_1859{left:124px;bottom:448px;letter-spacing:0.02px;word-spacing:-0.6px;}
#tz_1859{left:96px;bottom:413px;letter-spacing:0.14px;word-spacing:0.01px;}
#t10_1859{left:162px;bottom:413px;}
#t11_1859{left:168px;bottom:413px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t12_1859{left:96px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.83px;}
#t13_1859{left:96px;bottom:371px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t14_1859{left:96px;bottom:349px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_1859{left:96px;bottom:328px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t16_1859{left:96px;bottom:293px;letter-spacing:0.12px;word-spacing:-1.11px;}
#t17_1859{left:96px;bottom:271px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t18_1859{left:96px;bottom:250px;letter-spacing:0.13px;word-spacing:-0.66px;}
#t19_1859{left:96px;bottom:228px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_1859{left:96px;bottom:193px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1b_1859{left:96px;bottom:172px;letter-spacing:0.13px;word-spacing:-0.88px;}
#t1c_1859{left:96px;bottom:150px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1d_1859{left:96px;bottom:115px;letter-spacing:0.13px;word-spacing:-0.36px;}
#t1e_1859{left:326px;bottom:115px;}
#t1f_1859{left:332px;bottom:115px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1g_1859{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1859{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1859{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s3_1859{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1859{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s5_1859{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1859" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1859Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1859" style="-webkit-user-select: none;"><object width="935" height="1210" data="1859/1859.svg" type="image/svg+xml" id="pdf1859" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1859" class="t s1_1859">592 </span><span id="t2_1859" class="t s1_1859">Instruction Subsets and CPUID Feature Flags </span>
<span id="t3_1859" class="t s1_1859">AMD64 Technology </span><span id="t4_1859" class="t s1_1859">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1859" class="t s2_1859">D.1 </span><span id="t6_1859" class="t s2_1859">Instruction Set Overview </span>
<span id="t7_1859" class="t s3_1859">The AMD64 ISA can be organized into five instruction groups: </span>
<span id="t8_1859" class="t s3_1859">1. </span><span id="t9_1859" class="t s3_1859">General-purpose instructions </span>
<span id="ta_1859" class="t s3_1859">These instructions operate on the general-purpose registers (GP registers) and can be used at all </span>
<span id="tb_1859" class="t s3_1859">privilege levels. This group includes instructions to load and store the contents of a GP register to </span>
<span id="tc_1859" class="t s3_1859">and from memory, move values between the GP registers, and perform arithmetic and logical </span>
<span id="td_1859" class="t s3_1859">operations on the contents of the registers. </span>
<span id="te_1859" class="t s3_1859">2. </span><span id="tf_1859" class="t s3_1859">System instructions </span>
<span id="tg_1859" class="t s3_1859">These instructions provide the means to manipulate the processor operating mode, access </span>
<span id="th_1859" class="t s3_1859">processor resources, handle program and system errors, and manage system memory. Many of </span>
<span id="ti_1859" class="t s3_1859">these instructions require privilege level 0 to execute. </span>
<span id="tj_1859" class="t s3_1859">3. </span><span id="tk_1859" class="t s3_1859">x87 instructions </span>
<span id="tl_1859" class="t s3_1859">These instructions are available at all privilege levels and include legacy floating-point </span>
<span id="tm_1859" class="t s3_1859">instructions that use the ST(0)–ST(7) stack registers (FPR0–FPR7 physical registers) and </span>
<span id="tn_1859" class="t s3_1859">internally use extended precision (80-bit) binary floating-point representation and operations. </span>
<span id="to_1859" class="t s3_1859">4. </span><span id="tp_1859" class="t s3_1859">64-bit media Instructions </span>
<span id="tq_1859" class="t s3_1859">These instructions are available at all privilege levels and perform vector operations on packed </span>
<span id="tr_1859" class="t s3_1859">integer and floating-point values held in the 64-bit MMX™ registers. The MMX register set </span>
<span id="ts_1859" class="t s3_1859">overlays the FPR0–FPR7 physical registers. This group is composed of the MMX and 3DNow!™ </span>
<span id="tt_1859" class="t s3_1859">instruction subsets and was subsequently expanded by the MMX and 3DNow! extensions subsets. </span>
<span id="tu_1859" class="t s3_1859">5. </span><span id="tv_1859" class="t s3_1859">SSE instructions </span>
<span id="tw_1859" class="t s3_1859">The SSE instructions operate on packed integer and floating-point values held in the XMM / YMM </span>
<span id="tx_1859" class="t s3_1859">registers. SSE includes the original Streaming SIMD Extensions, all the subsequent named SSE </span>
<span id="ty_1859" class="t s3_1859">subsets, and the AVX, XOP, and AES instructions. </span>
<span id="tz_1859" class="t s3_1859">Figure D</span><span id="t10_1859" class="t s4_1859">-</span><span id="t11_1859" class="t s3_1859">1 on page 593 represents the relationship between the five major instruction groups and the </span>
<span id="t12_1859" class="t s3_1859">named instruction subsets. Circles represent the instruction subsets. These include the base instruction </span>
<span id="t13_1859" class="t s3_1859">set labeled “Base Instructions” in the diagram and the named subsets. The diagram omits individual </span>
<span id="t14_1859" class="t s3_1859">optional instructions and some of the minor named instruction subsets. Dashed-line polygons </span>
<span id="t15_1859" class="t s3_1859">represent the instruction groups. </span>
<span id="t16_1859" class="t s3_1859">Note that the 128-bit and 256-bit media instructions are referred to collectively as the Streaming SIMD </span>
<span id="t17_1859" class="t s3_1859">Extensions (SSE). This is also the name of the original SSE subset. In the diagram the original SSE </span>
<span id="t18_1859" class="t s3_1859">subset is labeled “SSE1 Instructions.” Collectively the 64-bit media and the SSE instructions make up </span>
<span id="t19_1859" class="t s3_1859">the single instruction / multiple data (SIMD) group (labeled “SIMD Instructions” in the diagram). </span>
<span id="t1a_1859" class="t s3_1859">The overlapping of the SSE and 64-bit media instruction subsets indicates that these subsets share </span>
<span id="t1b_1859" class="t s3_1859">some common mnemonics. However, these common mnemonics either have distinct opcodes for each </span>
<span id="t1c_1859" class="t s3_1859">subset or they take operands in both the MMX and XMM register sets. </span>
<span id="t1d_1859" class="t s3_1859">The horizontal axis of Figure D</span><span id="t1e_1859" class="t s4_1859">-</span><span id="t1f_1859" class="t s3_1859">1 shows how the subsets have evolved over time. </span>
<span id="t1g_1859" class="t s5_1859">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
