library verilog;
use verilog.vl_types.all;
entity alu is
    port(
        rt              : in     vl_logic_vector(4 downto 0);
        aluinA          : in     vl_logic_vector(31 downto 0);
        aluinB          : in     vl_logic_vector(31 downto 0);
        aluinst         : in     vl_logic_vector(3 downto 0);
        alurlt          : out    vl_logic_vector(31 downto 0);
        Zero            : out    vl_logic
    );
end alu;
