// Seed: 1722110183
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  assign module_1.id_1 = 0;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd5,
    parameter id_4 = 32'd34
) (
    output wand id_0,
    input  wor  _id_1
);
  assign id_0 = (-1 == -1);
  assign id_0 = id_1 ? -1 : 1;
  logic id_3;
  initial begin : LABEL_0
    id_3 = 1;
  end
  logic [1 : id_1] _id_4 = id_4;
  wire  [1 : id_4] id_5;
  final $signed(25);
  ;
  logic [id_4 : 1 'b0] id_6;
  logic id_7, id_8;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_5
  );
endmodule
