vhdl xil_defaultlib "../../../bd/design_1/hdl/design_1.vhd" 
vhdl axi_lite_ipif_v3_0_3 "../../../ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/ipif_pkg.vhd" 
vhdl axi_lite_ipif_v3_0_3 "../../../ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd" 
vhdl axi_lite_ipif_v3_0_3 "../../../ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd" 
vhdl axi_lite_ipif_v3_0_3 "../../../ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd" 
vhdl axi_lite_ipif_v3_0_3 "../../../ipstatic/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd" 
vhdl lib_cdc_v1_0_2 "../../../ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" 
vhdl interrupt_control_v3_1_3 "../../../ipstatic/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd" 
vhdl axi_gpio_v2_0_9 "../../../ipstatic/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd" 
vhdl axi_gpio_v2_0_9 "../../../ipstatic/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" 
vhdl dist_mem_gen_v8_0_9 "../../../ipstatic/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.vhd" 
vhdl lib_pkg_v1_0_2 "../../../ipstatic/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd" 
vhdl lib_srl_fifo_v1_0_2 "../../../ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd" 
vhdl lib_srl_fifo_v1_0_2 "../../../ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd" 
vhdl lib_srl_fifo_v1_0_2 "../../../ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd" 
vhdl lib_srl_fifo_v1_0_2 "../../../ipstatic/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd" 
vhdl fifo_generator_v13_0_1 "../../../ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd" 
vhdl fifo_generator_v13_0_1 "../../../ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd" 
vhdl lib_fifo_v1_0_4 "../../../ipstatic/lib_fifo_v1_0/hdl/src/vhdl/async_fifo_fg.vhd" 
vhdl lib_fifo_v1_0_4 "../../../ipstatic/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/comp_defs.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/pselect_f.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/counter_f.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/soft_reset.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/xip_cross_clk_sync.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/reset_sync_module.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_status_slave_sel_reg.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_startup_block.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_receive_transmit_reg.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_occupancy_reg.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_mode_control_logic.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_mode_0_module.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_look_up_logic.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_fifo_ifmodule.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_cntrl_reg.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_address_decoder.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_1.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/xip_status_reg.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/xip_cntrl_reg.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/qspi_core_interface.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/axi_qspi_xip_if.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/axi_qspi_enhanced_mode.vhd" 
vhdl axi_quad_spi_v3_2_6 "../../../ipstatic/axi_quad_spi_v3_2/hdl/src/vhdl/axi_quad_spi.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd" 
vhdl proc_sys_reset_v5_0_8 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" 
vhdl proc_sys_reset_v5_0_8 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" 
vhdl proc_sys_reset_v5_0_8 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" 
vhdl proc_sys_reset_v5_0_8 "../../../ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/sim/design_1_rst_processing_system7_0_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" 

nosort
