// Seed: 149783646
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    output wire id_3,
    input supply0 id_4
);
  wire id_6;
  ;
  logic [7:0] id_7;
  ;
  wire id_8;
  assign id_7[~-1] = id_4;
  logic id_9 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output logic id_2,
    input wire id_3,
    output supply1 id_4
    , id_6
);
  always @("" or negedge id_6 != 1) id_2 <= id_3;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_4,
      id_1
  );
  logic id_7;
  assign id_7 = -1;
endmodule
