Info: Starting: Create simulation model
Info: qsys-generate C:\projetos-phi\atividade_cinco.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\projetos-phi\atividade_cinco\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading projetos-phi/atividade_cinco.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_0
Progress: Adding reset_in [altera_reset_bridge 17.0]
Progress: Parameterizing module reset_in
Progress: Adding reset_n [altera_reset_controller 17.0]
Progress: Parameterizing module reset_n
Progress: Adding spi_0 [altera_avalon_spi 17.0]
Progress: Parameterizing module spi_0
Progress: Adding timer_0 [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 17.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: atividade_cinco: Generating atividade_cinco "atividade_cinco" for SIM_VHDL
Info: nios2_gen2_0: "atividade_cinco" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'atividade_cinco_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=atividade_cinco_onchip_memory2_0 --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0001_onchip_memory2_0_gen//atividade_cinco_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0001_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'atividade_cinco_onchip_memory2_0'
Info: onchip_memory2_0: "atividade_cinco" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'atividade_cinco_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=atividade_cinco_pio_0 --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0002_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0002_pio_0_gen//atividade_cinco_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0002_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'atividade_cinco_pio_0'
Info: pio_0: "atividade_cinco" instantiated altera_avalon_pio "pio_0"
Info: reset_n: "atividade_cinco" instantiated altera_reset_controller "reset_n"
Info: spi_0: Starting RTL generation for module 'atividade_cinco_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=atividade_cinco_spi_0 --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0004_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0004_spi_0_gen//atividade_cinco_spi_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0004_spi_0_gen/  ]
Info: spi_0: Done RTL generation for module 'atividade_cinco_spi_0'
Info: spi_0: "atividade_cinco" instantiated altera_avalon_spi "spi_0"
Info: timer_0: Starting RTL generation for module 'atividade_cinco_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=atividade_cinco_timer_0 --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0005_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0005_timer_0_gen//atividade_cinco_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0005_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'atividade_cinco_timer_0'
Info: timer_0: "atividade_cinco" instantiated altera_avalon_timer "timer_0"
Info: uart_0: Starting RTL generation for module 'atividade_cinco_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=atividade_cinco_uart_0 --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0006_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0006_uart_0_gen//atividade_cinco_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0006_uart_0_gen/  ]
Info: uart_0: Done RTL generation for module 'atividade_cinco_uart_0'
Info: uart_0: "atividade_cinco" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "atividade_cinco" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "atividade_cinco" instantiated altera_irq_mapper "irq_mapper"
Info: cpu: Starting RTL generation for module 'atividade_cinco_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=atividade_cinco_nios2_gen2_0_cpu --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0008_cpu_gen//atividade_cinco_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0008_cpu_gen/  ]
Info: cpu: # 2024.10.17 17:52:58 (*) Starting Nios II generation
Info: cpu: # 2024.10.17 17:52:58 (*)   Checking for plaintext license.
Info: cpu: # 2024.10.17 17:52:59 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2024.10.17 17:52:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.10.17 17:52:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.10.17 17:52:59 (*)   Plaintext license not found.
Info: cpu: # 2024.10.17 17:52:59 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.10.17 17:52:59 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2024.10.17 17:52:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.10.17 17:52:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.10.17 17:52:59 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.10.17 17:52:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.10.17 17:52:59 (*)   Creating all objects for CPU
Info: cpu: # 2024.10.17 17:52:59 (*)     Testbench
Info: cpu: # 2024.10.17 17:53:00 (*)     Instruction decoding
Info: cpu: # 2024.10.17 17:53:00 (*)       Instruction fields
Info: cpu: # 2024.10.17 17:53:00 (*)       Instruction decodes
Info: cpu: # 2024.10.17 17:53:00 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.10.17 17:53:00 (*)       Instruction controls
Info: cpu: # 2024.10.17 17:53:00 (*)     Pipeline frontend
Info: cpu: # 2024.10.17 17:53:00 (*)     Pipeline backend
Info: cpu: # 2024.10.17 17:53:02 (*)   Creating 'C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0008_cpu_gen//atividade_cinco_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2024.10.17 17:53:02 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.10.17 17:53:04 (*)   Creating encrypted RTL
Info: cpu: # 2024.10.17 17:53:04 (*)   Creating IP functional simulation model
Info: cpu: # 2024.10.17 17:53:19 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'atividade_cinco_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/projetos-phi/atividade_cinco/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/projetos-phi/atividade_cinco/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/projetos-phi/atividade_cinco/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/projetos-phi/atividade_cinco/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: atividade_cinco: Done "atividade_cinco" with 31 modules, 65 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\projetos-phi\atividade_cinco\atividade_cinco.spd --output-directory=C:/projetos-phi/atividade_cinco/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\projetos-phi\atividade_cinco\atividade_cinco.spd --output-directory=C:/projetos-phi/atividade_cinco/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/projetos-phi/atividade_cinco/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/projetos-phi/atividade_cinco/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/projetos-phi/atividade_cinco/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	30 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/projetos-phi/atividade_cinco/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/projetos-phi/atividade_cinco/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\projetos-phi\atividade_cinco.qsys --block-symbol-file --output-directory=C:\projetos-phi\atividade_cinco --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading projetos-phi/atividade_cinco.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_0
Progress: Adding reset_in [altera_reset_bridge 17.0]
Progress: Parameterizing module reset_in
Progress: Adding reset_n [altera_reset_controller 17.0]
Progress: Parameterizing module reset_n
Progress: Adding spi_0 [altera_avalon_spi 17.0]
Progress: Parameterizing module spi_0
Progress: Adding timer_0 [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 17.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\projetos-phi\atividade_cinco.qsys --synthesis=VHDL --greybox --output-directory=C:\projetos-phi\atividade_cinco\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading projetos-phi/atividade_cinco.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_0
Progress: Adding reset_in [altera_reset_bridge 17.0]
Progress: Parameterizing module reset_in
Progress: Adding reset_n [altera_reset_controller 17.0]
Progress: Parameterizing module reset_n
Progress: Adding spi_0 [altera_avalon_spi 17.0]
Progress: Parameterizing module spi_0
Progress: Adding timer_0 [altera_avalon_timer 17.0]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 17.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: atividade_cinco: Generating atividade_cinco "atividade_cinco" for QUARTUS_SYNTH
Info: nios2_gen2_0: "atividade_cinco" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'atividade_cinco_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=atividade_cinco_onchip_memory2_0 --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0029_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0029_onchip_memory2_0_gen//atividade_cinco_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'atividade_cinco_onchip_memory2_0'
Info: onchip_memory2_0: "atividade_cinco" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'atividade_cinco_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=atividade_cinco_pio_0 --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0030_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0030_pio_0_gen//atividade_cinco_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'atividade_cinco_pio_0'
Info: pio_0: "atividade_cinco" instantiated altera_avalon_pio "pio_0"
Info: reset_n: "atividade_cinco" instantiated altera_reset_controller "reset_n"
Info: spi_0: Starting RTL generation for module 'atividade_cinco_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=atividade_cinco_spi_0 --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0032_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0032_spi_0_gen//atividade_cinco_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'atividade_cinco_spi_0'
Info: spi_0: "atividade_cinco" instantiated altera_avalon_spi "spi_0"
Info: timer_0: Starting RTL generation for module 'atividade_cinco_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=atividade_cinco_timer_0 --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0033_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0033_timer_0_gen//atividade_cinco_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'atividade_cinco_timer_0'
Info: timer_0: "atividade_cinco" instantiated altera_avalon_timer "timer_0"
Info: uart_0: Starting RTL generation for module 'atividade_cinco_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=atividade_cinco_uart_0 --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0034_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0034_uart_0_gen//atividade_cinco_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'atividade_cinco_uart_0'
Info: uart_0: "atividade_cinco" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "atividade_cinco" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "atividade_cinco" instantiated altera_irq_mapper "irq_mapper"
Info: cpu: Starting RTL generation for module 'atividade_cinco_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=atividade_cinco_nios2_gen2_0_cpu --dir=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0036_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/lucas/AppData/Local/Temp/alt0013_3847035640571750934.dir/0036_cpu_gen//atividade_cinco_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.10.17 17:53:56 (*) Starting Nios II generation
Info: cpu: # 2024.10.17 17:53:56 (*)   Checking for plaintext license.
Info: cpu: # 2024.10.17 17:53:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2024.10.17 17:53:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.10.17 17:53:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.10.17 17:53:57 (*)   Plaintext license not found.
Info: cpu: # 2024.10.17 17:53:57 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.10.17 17:53:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2024.10.17 17:53:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.10.17 17:53:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.10.17 17:53:57 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.10.17 17:53:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.10.17 17:53:57 (*)   Creating all objects for CPU
Info: cpu: # 2024.10.17 17:53:57 (*)     Testbench
Info: cpu: # 2024.10.17 17:53:57 (*)     Instruction decoding
Info: cpu: # 2024.10.17 17:53:57 (*)       Instruction fields
Info: cpu: # 2024.10.17 17:53:58 (*)       Instruction decodes
Info: cpu: # 2024.10.17 17:53:58 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.10.17 17:53:58 (*)       Instruction controls
Info: cpu: # 2024.10.17 17:53:58 (*)     Pipeline frontend
Info: cpu: # 2024.10.17 17:53:58 (*)     Pipeline backend
Info: cpu: # 2024.10.17 17:54:00 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.10.17 17:54:02 (*)   Creating encrypted RTL
Info: cpu: # 2024.10.17 17:54:02 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'atividade_cinco_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/projetos-phi/atividade_cinco/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/projetos-phi/atividade_cinco/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/projetos-phi/atividade_cinco/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/projetos-phi/atividade_cinco/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: atividade_cinco: Done "atividade_cinco" with 31 modules, 53 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
