From 2ade90292d202a10b53c93e7a030a7732ed30b2d Mon Sep 17 00:00:00 2001
From: Wei Yang <Wei.Yang@windriver.com>
Date: Fri, 5 Jul 2013 10:26:45 +0800
Subject: [PATCH 376/430] dts/b4860: Update silicon device tree for B4860

some device interrupt numbers are changed when
adding initial silicon device tree for B4860 in SDK1.4,
so we need to update them. This origin patch is from
SDK1.4.
[
powerpc/fsl-booke: Add initial silicon device tree

Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
]

Signed-off-by: Wei Yang <Wei.Yang@windriver.com>
---
 arch/powerpc/boot/dts/fsl/b4860si-post.dtsi |   12 ++++++------
 1 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/arch/powerpc/boot/dts/fsl/b4860si-post.dtsi b/arch/powerpc/boot/dts/fsl/b4860si-post.dtsi
index b27cb93..055e893 100644
--- a/arch/powerpc/boot/dts/fsl/b4860si-post.dtsi
+++ b/arch/powerpc/boot/dts/fsl/b4860si-post.dtsi
@@ -100,7 +100,7 @@
 
 	soc-sram-error {
 		compatible = "fsl,soc-sram-error";
-		interrupts = <16 2 1 2>;
+		interrupts = <16 2 1 29>;
 	};
 
 	corenet-law@0 {
@@ -112,27 +112,27 @@
 	ddr1: memory-controller@8000 {
 		compatible = "fsl,qoriq-memory-controller-v4.5", "fsl,qoriq-memory-controller";
 		reg = <0x8000 0x1000>;
-		interrupts = <16 2 1 8>;
+		interrupts = <16 2 1 23>;
 	};
 
 	ddr2: memory-controller@9000 {
 		compatible = "fsl,qoriq-memory-controller-v4.5","fsl,qoriq-memory-controller";
 		reg = <0x9000 0x1000>;
-		interrupts = <16 2 1 9>;
+		interrupts = <16 2 1 22>;
 	};
 
 	cpc: l3-cache-controller@10000 {
 		compatible = "fsl,p5020-l3-cache-controller", "fsl,p4080-l3-cache-controller", "cache";
 		reg = <0x10000 0x1000
 		       0x11000 0x1000>;
-		interrupts = <16 2 1 4
-			      16 2 1 5>;
+		interrupts = <16 2 1 27
+			      16 2 1 26>;
 	};
 
 	corenet-cf@18000 {
 		compatible = "fsl,corenet-cf";
 		reg = <0x18000 0x1000>;
-		interrupts = <16 2 1 0>;
+		interrupts = <16 2 1 31>;
 		fsl,ccf-num-csdids = <32>;
 		fsl,ccf-num-snoopids = <32>;
 	};
-- 
1.7.5.4

