Classic Timing Analyzer report for Q5
Thu May 13 14:01:32 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.069 ns                                       ; x            ; temp[1] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.241 ns                                       ; DOUT[0]~reg0 ; DOUT[0] ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.701 ns                                      ; x            ; temp[2] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[1]      ; temp[2] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                          ;
+-------+------------------------------------------------+---------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[0] ; temp[1]      ; CLK        ; CLK      ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[1] ; temp[2]      ; CLK        ; CLK      ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[0] ; temp[2]      ; CLK        ; CLK      ; None                        ; None                      ; 0.571 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[2] ; DOUT[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[1] ; temp[0]      ; CLK        ; CLK      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[1] ; DOUT[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[0] ; DOUT[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.528 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[2] ; temp[0]      ; CLK        ; CLK      ; None                        ; None                      ; 0.514 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[2] ; temp[1]      ; CLK        ; CLK      ; None                        ; None                      ; 0.513 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[1] ; temp[1]      ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; temp[2] ; temp[2]      ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+---------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 3.069 ns   ; x    ; temp[1] ; CLK      ;
; N/A   ; None         ; 2.943 ns   ; x    ; temp[0] ; CLK      ;
; N/A   ; None         ; 2.940 ns   ; x    ; temp[2] ; CLK      ;
+-------+--------------+------------+------+---------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 6.241 ns   ; DOUT[0]~reg0 ; DOUT[0] ; CLK        ;
; N/A   ; None         ; 6.068 ns   ; DOUT[1]~reg0 ; DOUT[1] ; CLK        ;
; N/A   ; None         ; 5.630 ns   ; DOUT[2]~reg0 ; DOUT[2] ; CLK        ;
+-------+--------------+------------+--------------+---------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -2.701 ns ; x    ; temp[2] ; CLK      ;
; N/A           ; None        ; -2.704 ns ; x    ; temp[0] ; CLK      ;
; N/A           ; None        ; -2.830 ns ; x    ; temp[1] ; CLK      ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 13 14:01:32 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q5 -c Q5 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "temp[0]" and destination register "temp[1]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.679 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 3; REG Node = 'temp[0]'
            Info: 2: + IC(0.252 ns) + CELL(0.272 ns) = 0.524 ns; Loc. = LCCOMB_X1_Y11_N22; Fanout = 1; COMB Node = 'temp~1'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.679 ns; Loc. = LCFF_X1_Y11_N23; Fanout = 4; REG Node = 'temp[1]'
            Info: Total cell delay = 0.427 ns ( 62.89 % )
            Info: Total interconnect delay = 0.252 ns ( 37.11 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.473 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N23; Fanout = 4; REG Node = 'temp[1]'
                Info: Total cell delay = 1.472 ns ( 59.52 % )
                Info: Total interconnect delay = 1.001 ns ( 40.48 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.473 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 3; REG Node = 'temp[0]'
                Info: Total cell delay = 1.472 ns ( 59.52 % )
                Info: Total interconnect delay = 1.001 ns ( 40.48 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "temp[1]" (data pin = "x", clock pin = "CLK") is 3.069 ns
    Info: + Longest pin to register delay is 5.452 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R15; Fanout = 3; PIN Node = 'x'
        Info: 2: + IC(4.112 ns) + CELL(0.378 ns) = 5.297 ns; Loc. = LCCOMB_X1_Y11_N22; Fanout = 1; COMB Node = 'temp~1'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.452 ns; Loc. = LCFF_X1_Y11_N23; Fanout = 4; REG Node = 'temp[1]'
        Info: Total cell delay = 1.340 ns ( 24.58 % )
        Info: Total interconnect delay = 4.112 ns ( 75.42 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N23; Fanout = 4; REG Node = 'temp[1]'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
Info: tco from clock "CLK" to destination pin "DOUT[0]" through register "DOUT[0]~reg0" is 6.241 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 1; REG Node = 'DOUT[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 1; REG Node = 'DOUT[0]~reg0'
        Info: 2: + IC(1.732 ns) + CELL(1.942 ns) = 3.674 ns; Loc. = PIN_G16; Fanout = 0; PIN Node = 'DOUT[0]'
        Info: Total cell delay = 1.942 ns ( 52.86 % )
        Info: Total interconnect delay = 1.732 ns ( 47.14 % )
Info: th for register "temp[2]" (data pin = "x", clock pin = "CLK") is -2.701 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 4; REG Node = 'temp[2]'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R15; Fanout = 3; PIN Node = 'x'
        Info: 2: + IC(4.089 ns) + CELL(0.272 ns) = 5.168 ns; Loc. = LCCOMB_X1_Y11_N24; Fanout = 1; COMB Node = 'temp~2'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.323 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 4; REG Node = 'temp[2]'
        Info: Total cell delay = 1.234 ns ( 23.18 % )
        Info: Total interconnect delay = 4.089 ns ( 76.82 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Thu May 13 14:01:32 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:02


