
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.31    0.25   19.82 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.85 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   20.05 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.05 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.26    0.29   20.34 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.26    0.00   20.34 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.28    0.26   20.60 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.28    0.00   20.60 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.21    0.27   20.88 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.21    0.01   20.88 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.46    0.40   21.28 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.46    0.00   21.28 ^ _294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.25    0.18   21.46 v _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.25    0.00   21.46 v hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.12    1.08   22.54 v hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.12    0.00   22.54 v hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.62   23.16 v hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.12    0.00   23.16 v _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.16   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.11 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.15   29.71   library setup time
                                 29.71   data required time
-----------------------------------------------------------------------------
                                 29.71   data required time
                                -23.16   data arrival time
-----------------------------------------------------------------------------
                                  6.55   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.31    0.25   19.82 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.85 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   20.05 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.05 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.26    0.29   20.34 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.26    0.00   20.34 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.28    0.26   20.60 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.28    0.00   20.60 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.21    0.27   20.88 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.21    0.01   20.88 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.46    0.40   21.28 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.46    0.00   21.28 ^ _300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.17   21.45 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.24    0.00   21.45 v hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.13    1.09   22.54 v hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.13    0.00   22.54 v hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.11    0.62   23.16 v hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.11    0.00   23.16 v _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.16   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   30.12 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.12 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.14   29.73   library setup time
                                 29.73   data required time
-----------------------------------------------------------------------------
                                 29.73   data required time
                                -23.16   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.01   21.58 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.38   21.96 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.23    0.00   21.96 v _255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.23    0.20   22.16 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.23    0.00   22.16 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.57   22.73 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.11    0.00   22.73 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.73   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   30.12 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.12 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.15   29.72   library setup time
                                 29.72   data required time
-----------------------------------------------------------------------------
                                 29.72   data required time
                                -22.73   data arrival time
-----------------------------------------------------------------------------
                                  6.99   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.01   21.58 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.36   21.94 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.20    0.00   21.94 v _232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.23    0.20   22.14 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.23    0.00   22.14 ^ hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.12    0.58   22.72 ^ hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.12    0.00   22.72 ^ _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.72   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   30.12 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.12 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.13   29.75   library setup time
                                 29.75   data required time
-----------------------------------------------------------------------------
                                 29.75   data required time
                                -22.72   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.00   21.58 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   21.93 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.20    0.00   21.93 v _268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   22.08 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.16    0.00   22.08 ^ hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.16    0.60   22.68 ^ hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.16    0.00   22.68 ^ _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.68   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.11 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.15   29.71   library setup time
                                 29.71   data required time
-----------------------------------------------------------------------------
                                 29.71   data required time
                                -22.68   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.01   21.58 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.36   21.94 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.20    0.00   21.94 v _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.16   22.11 ^ _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.19    0.00   22.11 ^ hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   22.66 ^ hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.10    0.00   22.66 ^ _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.66   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   30.12 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.12 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.15   29.72   library setup time
                                 29.72   data required time
-----------------------------------------------------------------------------
                                 29.72   data required time
                                -22.66   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.00   21.58 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   21.93 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.20    0.00   21.93 v _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   22.08 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.16    0.00   22.08 ^ hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.11    0.56   22.65 ^ hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.11    0.00   22.65 ^ _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.11 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.15   29.71   library setup time
                                 29.71   data required time
-----------------------------------------------------------------------------
                                 29.71   data required time
                                -22.65   data arrival time
-----------------------------------------------------------------------------
                                  7.06   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.01   21.58 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.38   21.96 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.23    0.00   21.96 v _248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.14   22.11 ^ _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.15    0.00   22.11 ^ hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   22.66 ^ hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.10    0.00   22.66 ^ _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.66   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   30.12 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.12 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.15   29.73   library setup time
                                 29.73   data required time
-----------------------------------------------------------------------------
                                 29.73   data required time
                                -22.66   data arrival time
-----------------------------------------------------------------------------
                                  7.07   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.00   21.58 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   21.93 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.20    0.00   21.93 v _288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.20    0.17   22.11 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.20    0.00   22.11 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   22.67 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.10    0.00   22.67 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.11 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.13   29.74   library setup time
                                 29.74   data required time
-----------------------------------------------------------------------------
                                 29.74   data required time
                                -22.67   data arrival time
-----------------------------------------------------------------------------
                                  7.07   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.01   21.58 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.36   21.94 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.20    0.00   21.94 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.15   22.10 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.17    0.00   22.10 ^ hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   22.65 ^ hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.09    0.00   22.65 ^ _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   30.12 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.12 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.15   29.73   library setup time
                                 29.73   data required time
-----------------------------------------------------------------------------
                                 29.73   data required time
                                -22.65   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.01   21.58 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.38   21.96 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.23    0.00   21.96 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.15    0.15   22.11 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.15    0.00   22.11 ^ hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   22.67 ^ hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.10    0.00   22.67 ^ _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   30.12 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.12 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.12   29.75   library setup time
                                 29.75   data required time
-----------------------------------------------------------------------------
                                 29.75   data required time
                                -22.67   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.01   21.58 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.23    0.38   21.96 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.23    0.00   21.96 v _251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   22.11 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.16    0.00   22.11 ^ hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.55   22.66 ^ hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.09    0.00   22.66 ^ _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.66   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   30.12 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.12 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.12   29.75   library setup time
                                 29.75   data required time
-----------------------------------------------------------------------------
                                 29.75   data required time
                                -22.66   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.01   21.58 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.36   21.94 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.20    0.00   21.94 v _228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.15   22.09 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.16    0.00   22.09 ^ hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.09    0.54   22.64 ^ hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.09    0.00   22.64 ^ _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.64   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.18   30.12 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00   30.12 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.14   29.73   library setup time
                                 29.73   data required time
-----------------------------------------------------------------------------
                                 29.73   data required time
                                -22.64   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.29   22.24 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.29    0.00   22.24 ^ _325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.50 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.08    0.00   22.50 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.14   22.64 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.07    0.00   22.64 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.64   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   30.11 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.11 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.13   29.74   library setup time
                                 29.74   data required time
-----------------------------------------------------------------------------
                                 29.74   data required time
                                -22.64   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.29   22.24 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.29    0.00   22.24 ^ _321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.09    0.27   22.51 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.09    0.00   22.51 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.14   22.65 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.07    0.00   22.65 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.13 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.88   clock uncertainty
                          0.00   29.88   clock reconvergence pessimism
                         -0.13   29.75   library setup time
                                 29.75   data required time
-----------------------------------------------------------------------------
                                 29.75   data required time
                                -22.65   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.00   21.58 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.20    0.35   21.93 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.20    0.00   21.93 v _278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.14   22.08 ^ _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.16    0.00   22.08 ^ hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.55   22.63 ^ hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.10    0.00   22.63 ^ _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 22.63   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.11 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.13   29.74   library setup time
                                 29.74   data required time
-----------------------------------------------------------------------------
                                 29.74   data required time
                                -22.63   data arrival time
-----------------------------------------------------------------------------
                                  7.11   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.29   22.24 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.29    0.00   22.24 ^ _317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.50 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.08    0.00   22.50 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.63 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.06    0.00   22.63 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.63   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   30.11 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.11 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.13   29.74   library setup time
                                 29.74   data required time
-----------------------------------------------------------------------------
                                 29.74   data required time
                                -22.63   data arrival time
-----------------------------------------------------------------------------
                                  7.11   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.29    0.29   22.24 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.29    0.00   22.24 ^ _319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.27   22.50 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.08    0.00   22.50 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.63 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.06    0.00   22.63 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.63   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.13 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.88   clock uncertainty
                          0.00   29.88   clock reconvergence pessimism
                         -0.13   29.75   library setup time
                                 29.75   data required time
-----------------------------------------------------------------------------
                                 29.75   data required time
                                -22.63   data arrival time
-----------------------------------------------------------------------------
                                  7.12   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   22.23 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.23 ^ _314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.49 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.08    0.00   22.49 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.62 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.06    0.00   22.62 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.62   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   30.11 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.11 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.13   29.73   library setup time
                                 29.73   data required time
-----------------------------------------------------------------------------
                                 29.73   data required time
                                -22.62   data arrival time
-----------------------------------------------------------------------------
                                  7.12   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   22.23 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.23 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.49 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.08    0.00   22.49 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.62 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.06    0.00   22.62 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.62   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   30.11 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.11 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.13   29.73   library setup time
                                 29.73   data required time
-----------------------------------------------------------------------------
                                 29.73   data required time
                                -22.62   data arrival time
-----------------------------------------------------------------------------
                                  7.12   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   22.23 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.23 ^ _312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.49 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.08    0.00   22.49 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   22.62 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.07    0.00   22.62 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.62   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.13 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.88   clock uncertainty
                          0.00   29.88   clock reconvergence pessimism
                         -0.13   29.75   library setup time
                                 29.75   data required time
-----------------------------------------------------------------------------
                                 29.75   data required time
                                -22.62   data arrival time
-----------------------------------------------------------------------------
                                  7.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.27    0.28   22.23 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.27    0.00   22.23 ^ _308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.49 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.08    0.00   22.49 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.06    0.13   22.61 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.06    0.00   22.61 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.13 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.88   clock uncertainty
                          0.00   29.88   clock reconvergence pessimism
                         -0.13   29.75   library setup time
                                 29.75   data required time
-----------------------------------------------------------------------------
                                 29.75   data required time
                                -22.61   data arrival time
-----------------------------------------------------------------------------
                                  7.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.36    0.40   21.58 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.36    0.00   21.58 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.22    0.22   21.80 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.22    0.00   21.80 ^ hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.10    0.56   22.36 ^ hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.10    0.00   22.36 ^ _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.36   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.11 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.15   29.71   library setup time
                                 29.71   data required time
-----------------------------------------------------------------------------
                                 29.71   data required time
                                -22.36   data arrival time
-----------------------------------------------------------------------------
                                  7.35   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.34    0.33   22.27 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.34    0.00   22.27 ^ _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.08   22.35 v _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.15    0.00   22.35 v _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.35   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   30.11 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.11 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.16   29.71   library setup time
                                 29.71   data required time
-----------------------------------------------------------------------------
                                 29.71   data required time
                                -22.35   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.34    0.33   22.27 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.34    0.00   22.27 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.16    0.08   22.36 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.16    0.00   22.36 v _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.36   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.13 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.88   clock uncertainty
                          0.00   29.88   clock reconvergence pessimism
                         -0.16   29.72   library setup time
                                 29.72   data required time
-----------------------------------------------------------------------------
                                 29.72   data required time
                                -22.36   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.34    0.33   22.27 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.34    0.00   22.27 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.07   22.34 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.15    0.00   22.34 v _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.34   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.12 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.15   29.72   library setup time
                                 29.72   data required time
-----------------------------------------------------------------------------
                                 29.72   data required time
                                -22.34   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.35    0.37   21.92 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.35    0.00   21.92 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   22.26 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.36    0.00   22.26 ^ _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.15    0.07   22.33 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.15    0.00   22.33 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.33   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.18   30.11 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00   30.11 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.15   29.71   library setup time
                                 29.71   data required time
-----------------------------------------------------------------------------
                                 29.71   data required time
                                -22.33   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.35    0.37   21.92 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.35    0.00   21.92 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   22.26 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.36    0.00   22.26 ^ _335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   22.33 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.16    0.00   22.33 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.33   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.12 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.15   29.73   library setup time
                                 29.73   data required time
-----------------------------------------------------------------------------
                                 29.73   data required time
                                -22.33   data arrival time
-----------------------------------------------------------------------------
                                  7.39   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.12    0.23   21.77 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.12    0.00   21.77 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.29   22.06 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.31    0.00   22.06 ^ _331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.12   22.18 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.16    0.00   22.18 v _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.16   22.34 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.19    0.00   22.34 ^ _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.34   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.12 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.14   29.74   library setup time
                                 29.74   data required time
-----------------------------------------------------------------------------
                                 29.74   data required time
                                -22.34   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.35    0.37   21.92 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.35    0.00   21.92 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.36    0.34   22.26 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.36    0.00   22.26 ^ _339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.07   22.33 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.16    0.00   22.33 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.33   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.12 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.87   clock uncertainty
                          0.00   29.87   clock reconvergence pessimism
                         -0.15   29.73   library setup time
                                 29.73   data required time
-----------------------------------------------------------------------------
                                 29.73   data required time
                                -22.33   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.08    0.26   22.21 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.08    0.00   22.21 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.07    0.13   22.34 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.07    0.00   22.34 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 22.34   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.13 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   29.88   clock uncertainty
                          0.00   29.88   clock reconvergence pessimism
                         -0.12   29.75   library setup time
                                 29.75   data required time
-----------------------------------------------------------------------------
                                 29.75   data required time
                                -22.34   data arrival time
-----------------------------------------------------------------------------
                                  7.41   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.19    0.21   19.78 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.20    0.03   19.80 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.10    0.26   20.07 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.10    0.00   20.07 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.20    1.11   21.18 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.20    0.00   21.18 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.52    0.36   21.54 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.52    0.00   21.55 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.32    0.40   21.94 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.32    0.00   21.94 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.34    0.33   22.27 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.34    0.00   22.27 ^ _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.27   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.00   29.94 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.19   30.12 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00   30.13 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.88   clock uncertainty
                          0.00   29.88   clock reconvergence pessimism
                         -0.16   29.72   library setup time
                                 29.72   data required time
-----------------------------------------------------------------------------
                                 29.72   data required time
                                -22.27   data arrival time
-----------------------------------------------------------------------------
                                  7.45   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.31    0.25   19.82 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.31    0.03   19.85 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.09    0.21   20.05 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.09    0.00   20.05 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.26    0.29   20.34 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.26    0.00   20.34 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.28    0.26   20.60 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.28    0.00   20.60 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.21    0.27   20.88 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.21    0.01   20.88 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.46    0.40   21.28 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.46    0.00   21.28 ^ _273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.17   21.45 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.24    0.00   21.45 v hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.12    0.66   22.11 v hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.12    0.00   22.11 v _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 22.11   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.06    0.19   28.91 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.06    0.00   28.91 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.68   29.60 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01   29.61 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.32   29.93 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01   29.94 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.17   30.11 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00   30.11 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   29.86   clock uncertainty
                          0.00   29.86   clock reconvergence pessimism
                         -0.15   29.72   library setup time
                                 29.72   data required time
-----------------------------------------------------------------------------
                                 29.72   data required time
                                -22.11   data arrival time
-----------------------------------------------------------------------------
                                  7.60   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.19 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.14    0.74    0.91    8.10 ^ _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  0.74    0.03    8.12 ^ output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.42 ^ output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.28    0.00    8.42 ^ wbs_dat_o[5] (out)
                                  8.42   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.42   data arrival time
-----------------------------------------------------------------------------
                                 16.36   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.64    0.85    8.06 ^ _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  0.64    0.02    8.08 ^ output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.37 ^ output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.28    0.00    8.37 ^ wbs_dat_o[12] (out)
                                  8.37   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.37   data arrival time
-----------------------------------------------------------------------------
                                 16.41   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.19 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.65    0.85    8.04 ^ _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  0.65    0.02    8.06 ^ output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.36 ^ output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.28    0.00    8.36 ^ wbs_dat_o[13] (out)
                                  8.36   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.36   data arrival time
-----------------------------------------------------------------------------
                                 16.42   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.58    0.82    8.02 ^ _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.58    0.02    8.04 ^ output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.33 ^ output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.28    0.00    8.33 ^ wbs_dat_o[7] (out)
                                  8.33   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.33   data arrival time
-----------------------------------------------------------------------------
                                 16.45   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.19 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.52    0.78    7.97 ^ _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.52    0.01    7.98 ^ output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.27 ^ output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.28    0.00    8.27 ^ wbs_dat_o[9] (out)
                                  8.27   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                 16.51   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.50    0.77    7.97 ^ _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.50    0.01    7.98 ^ output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.27 ^ output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.28    0.00    8.27 ^ wbs_dat_o[15] (out)
                                  8.27   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.27   data arrival time
-----------------------------------------------------------------------------
                                 16.51   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.48    0.72    7.92 ^ _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.49    0.05    7.97 ^ output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.26 ^ output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.28    0.00    8.26 ^ wbs_dat_o[0] (out)
                                  8.26   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.26   data arrival time
-----------------------------------------------------------------------------
                                 16.52   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.47    0.75    7.95 ^ _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.47    0.01    7.97 ^ output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.25 ^ output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.28    0.00    8.26 ^ wbs_dat_o[14] (out)
                                  8.26   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.26   data arrival time
-----------------------------------------------------------------------------
                                 16.52   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.47    0.75    7.95 ^ _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.47    0.01    7.97 ^ output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.25 ^ output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.28    0.00    8.26 ^ wbs_dat_o[11] (out)
                                  8.26   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.26   data arrival time
-----------------------------------------------------------------------------
                                 16.52   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    0.45    0.71    7.91 ^ _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.46    0.04    7.95 ^ output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.24 ^ output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.28    0.00    8.24 ^ wbs_dat_o[8] (out)
                                  8.24   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.24   data arrival time
-----------------------------------------------------------------------------
                                 16.54   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    0.43    0.70    7.91 ^ _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.45    0.04    7.95 ^ output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.23 ^ output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.28    0.00    8.23 ^ wbs_dat_o[1] (out)
                                  8.23   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.23   data arrival time
-----------------------------------------------------------------------------
                                 16.55   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.19 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.13    0.35    0.65    7.85 ^ _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.36    0.03    7.87 ^ output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.15 ^ output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.28    0.00    8.16 ^ wbs_dat_o[4] (out)
                                  8.16   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.16   data arrival time
-----------------------------------------------------------------------------
                                 16.62   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.29    0.63    7.83 ^ _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.29    0.02    7.85 ^ output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.13 ^ output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.28    0.00    8.13 ^ wbs_dat_o[3] (out)
                                  8.13   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.13   data arrival time
-----------------------------------------------------------------------------
                                 16.65   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.19 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.31    0.63    7.82 ^ _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.32    0.02    7.85 ^ output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.13 ^ output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.28    0.00    8.13 ^ wbs_dat_o[10] (out)
                                  8.13   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.13   data arrival time
-----------------------------------------------------------------------------
                                 16.65   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.09    0.19    7.19 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.09    0.00    7.19 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.28    0.62    7.81 ^ _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.28    0.02    7.83 ^ output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.10 ^ output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.28    0.00    8.11 ^ wbs_dat_o[2] (out)
                                  8.11   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.11   data arrival time
-----------------------------------------------------------------------------
                                 16.67   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.26    0.61    7.81 ^ _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.26    0.01    7.83 ^ output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.10 ^ output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.28    0.00    8.10 ^ wbs_dat_o[6] (out)
                                  8.10   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -8.10   data arrival time
-----------------------------------------------------------------------------
                                 16.68   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.22    0.56    7.76 ^ _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.22    0.00    7.76 ^ fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.26    0.21    0.27    8.03 ^ fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.21    0.00    8.03 ^ fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.41    0.36    8.40 ^ fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  0.41    0.00    8.40 ^ fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.15    0.55    0.49    8.88 ^ fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  0.55    0.02    8.90 ^ _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.30    9.20 ^ _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.23    0.00    9.20 ^ output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.48 ^ output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.28    0.00    9.48 ^ la_data_out[6] (out)
                                  9.48   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.48   data arrival time
-----------------------------------------------------------------------------
                                 17.92   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.57    7.77 ^ _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.24    0.00    7.77 ^ fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.29    0.26    8.02 ^ fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.29    0.00    8.02 ^ fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.19    0.24    8.27 ^ fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.19    0.00    8.27 ^ fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.37    0.39    8.66 ^ fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  0.37    0.01    8.67 ^ _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.29    8.96 ^ _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.24    0.00    8.96 ^ output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.23 ^ output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.28    0.00    9.24 ^ la_data_out[4] (out)
                                  9.24   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.24   data arrival time
-----------------------------------------------------------------------------
                                 18.16   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.27    0.59    7.79 ^ _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.27    0.00    7.79 ^ fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.20    0.28    0.26    8.05 ^ fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.28    0.00    8.05 ^ fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.12    0.64    0.50    8.56 ^ fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  0.64    0.02    8.57 ^ _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.25    0.32    8.90 ^ _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.25    0.00    8.90 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    9.17 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.28    0.00    9.18 ^ la_data_out[2] (out)
                                  9.18   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.18   data arrival time
-----------------------------------------------------------------------------
                                 18.22   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.30    0.78    0.89    8.09 ^ _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  0.78    0.00    8.10 ^ fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.20    0.54    0.44    8.53 ^ fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  0.54    0.02    8.55 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.30    8.86 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.24    0.00    8.86 ^ output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.13 ^ output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.28    0.00    9.14 ^ la_data_out[7] (out)
                                  9.14   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.14   data arrival time
-----------------------------------------------------------------------------
                                 18.26   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.19 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.27    0.70    0.84    8.03 ^ _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  0.70    0.00    8.03 ^ fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.48    0.42    8.45 ^ fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  0.48    0.00    8.45 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.27    0.32    8.77 ^ _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.27    0.00    8.77 ^ output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.28    0.28    9.05 ^ output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.28    0.00    9.06 ^ la_data_out[9] (out)
                                  9.06   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.06   data arrival time
-----------------------------------------------------------------------------
                                 18.34   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.24    0.64    0.81    8.02 ^ _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  0.64    0.00    8.02 ^ fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.36    0.47    8.48 ^ fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  0.36    0.01    8.50 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.28    8.78 ^ _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.23    0.00    8.78 ^ output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    9.05 ^ output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.28    0.00    9.05 ^ la_data_out[5] (out)
                                  9.05   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.05   data arrival time
-----------------------------------------------------------------------------
                                 18.35   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.21    0.55    0.77    7.97 ^ _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  0.55    0.00    7.97 ^ fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.34    0.44    8.41 ^ fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.35    0.02    8.43 ^ _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.28    8.71 ^ _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.23    0.00    8.71 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.98 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.28    0.00    8.99 ^ la_data_out[3] (out)
                                  8.99   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.99   data arrival time
-----------------------------------------------------------------------------
                                 18.41   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.19 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.24    0.57    7.76 ^ _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.24    0.00    7.76 ^ fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.27    0.25    8.01 ^ fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.27    0.00    8.01 ^ fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.23    0.27    8.28 ^ fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.23    0.00    8.28 ^ _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.26    8.54 ^ _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.23    0.00    8.54 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.81 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.28    0.00    8.81 ^ la_data_out[12] (out)
                                  8.81   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.81   data arrival time
-----------------------------------------------------------------------------
                                 18.59   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.19 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.31    0.80    0.90    8.09 ^ _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  0.80    0.00    8.09 ^ _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.26    0.34    8.43 ^ _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.26    0.00    8.43 ^ output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.71 ^ output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.28    0.00    8.71 ^ la_data_out[8] (out)
                                  8.71   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.71   data arrival time
-----------------------------------------------------------------------------
                                 18.69   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.16    0.45    0.72    7.92 ^ _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  0.45    0.00    7.92 ^ _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.09    0.51    0.43    8.35 ^ _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.51    0.01    8.37 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.65 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.28    0.00    8.66 ^ la_data_out[0] (out)
                                  8.66   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.66   data arrival time
-----------------------------------------------------------------------------
                                 18.74   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.19 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    0.66    0.83    8.02 ^ _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  0.66    0.00    8.02 ^ _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.28    0.34    8.36 ^ _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.28    0.00    8.36 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.64 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.28    0.00    8.64 ^ la_data_out[11] (out)
                                  8.64   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.64   data arrival time
-----------------------------------------------------------------------------
                                 18.76   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.19 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    0.67    0.84    8.02 ^ _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  0.67    0.00    8.03 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.23    0.31    8.34 ^ _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.23    0.00    8.34 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.61 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.28    0.00    8.61 ^ la_data_out[13] (out)
                                  8.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.61   data arrival time
-----------------------------------------------------------------------------
                                 18.79   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.24    0.64    0.84    8.04 ^ _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  0.64    0.01    8.05 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.25    0.28    8.33 ^ _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.25    0.00    8.33 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.60 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.28    0.00    8.61 ^ la_data_out[1] (out)
                                  8.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.61   data arrival time
-----------------------------------------------------------------------------
                                 18.79   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.09    0.20    7.20 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.09    0.00    7.20 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.57    0.79    7.98 ^ _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  0.57    0.00    7.99 ^ _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.24    0.31    8.29 ^ _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.24    0.00    8.29 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.27    8.57 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.28    0.00    8.57 ^ la_data_out[14] (out)
                                  8.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.57   data arrival time
-----------------------------------------------------------------------------
                                 18.83   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.19 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.19    0.53    0.76    7.95 ^ _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  0.53    0.00    7.95 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.31    0.32    8.27 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.31    0.00    8.27 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.55 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.28    0.00    8.55 ^ la_data_out[15] (out)
                                  8.55   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.55   data arrival time
-----------------------------------------------------------------------------
                                 18.85   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.08    0.19    7.19 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.08    0.00    7.19 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.28    0.59    7.78 ^ _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.28    0.00    7.78 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.27    0.28    8.07 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.27    0.00    8.07 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.28    8.34 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.28    0.00    8.35 ^ la_data_out[10] (out)
                                  8.35   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -8.35   data arrival time
-----------------------------------------------------------------------------
                                 19.05   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.07    0.20    5.86 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.07    0.00    5.86 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.08    0.76    6.62 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.08    0.01    6.64 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.16    0.35    6.99 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.16    0.01    7.00 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.10    0.21    7.20 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.10    0.00    7.20 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.25    0.67    0.85    8.05 ^ _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  0.68    0.06    8.11 ^ output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.28    0.29    8.40 ^ output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.28    0.00    8.40 ^ wbs_ack_o (out)
                                  8.40   data arrival time

                         48.00   48.00   clock clk (rise edge)
                          4.65   52.65   clock network delay (propagated)
                         -0.25   52.40   clock uncertainty
                          0.00   52.40   clock reconvergence pessimism
                         -8.41   43.99   output external delay
                                 43.99   data required time
-----------------------------------------------------------------------------
                                 43.99   data required time
                                 -8.40   data arrival time
-----------------------------------------------------------------------------
                                 35.59   slack (MET)



worst slack corner Fastest: 6.5512
======================= Slowest Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.80    0.66   20.23 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.80    0.03   20.25 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   20.85 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.23    0.00   20.85 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.70    0.79   21.64 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.70    0.00   21.64 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.81    0.77   22.41 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.81    0.00   22.41 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.72    0.89   23.30 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.72    0.01   23.31 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.22    1.09   24.40 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  1.22    0.00   24.40 ^ _294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.63    0.50   24.90 v _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.63    0.00   24.90 v hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.36    3.53   28.43 v hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.36    0.00   28.43 v hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.00   30.42 v hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.36    0.00   30.42 v _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.42   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.87 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   32.36 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   32.36 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.11   clock uncertainty
                          0.00   32.11   clock reconvergence pessimism
                         -0.53   31.58   library setup time
                                 31.58   data required time
-----------------------------------------------------------------------------
                                 31.58   data required time
                                -30.42   data arrival time
-----------------------------------------------------------------------------
                                  1.15   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.80    0.66   20.23 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.80    0.03   20.25 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   20.85 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.23    0.00   20.85 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.70    0.79   21.64 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.70    0.00   21.64 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.81    0.77   22.41 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.81    0.00   22.41 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.72    0.89   23.30 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.72    0.01   23.31 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.22    1.09   24.40 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  1.22    0.00   24.40 ^ _300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.61    0.48   24.88 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.61    0.00   24.88 v hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.39    3.54   28.42 v hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.39    0.00   28.42 v hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.34    1.99   30.41 v hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.34    0.00   30.41 v _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.41   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.88 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   32.39 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.39 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.14   clock uncertainty
                          0.00   32.14   clock reconvergence pessimism
                         -0.52   31.62   library setup time
                                 31.62   data required time
-----------------------------------------------------------------------------
                                 31.62   data required time
                                -30.41   data arrival time
-----------------------------------------------------------------------------
                                  1.21   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.23 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.96    0.03   12.26 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.65    0.00   13.54 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.69    0.00   14.06 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.55    0.00   17.81 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.05    0.00   18.57 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.24    1.13   19.69 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.24    0.00   19.69 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.86    0.71   20.40 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.86    0.00   20.40 v _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.68    1.07   21.47 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  0.68    0.00   21.47 v _267_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.68    1.21   22.67 ^ _267_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _119_ (net)
                  1.68    0.00   22.67 ^ hold88/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.26   25.93 ^ hold88/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net301 (net)
                  0.29    0.00   25.93 ^ hold39/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.81   27.74 ^ hold39/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net252 (net)
                  0.33    0.00   27.74 ^ _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.33    0.25   27.99 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.33    0.00   27.99 v hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.47    2.11   30.09 v hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.47    0.00   30.10 v _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.10   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.87 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   32.36 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   32.36 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.11   clock uncertainty
                          0.00   32.11   clock reconvergence pessimism
                         -0.57   31.54   library setup time
                                 31.54   data required time
-----------------------------------------------------------------------------
                                 31.54   data required time
                                -30.10   data arrival time
-----------------------------------------------------------------------------
                                  1.45   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.23 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.96    0.03   12.26 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.65    0.00   13.54 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.69    0.00   14.06 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.55    0.00   17.81 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.05    0.00   18.57 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.24    1.13   19.69 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.24    0.00   19.69 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.86    0.71   20.40 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.86    0.00   20.40 v _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.68    1.07   21.47 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  0.68    0.00   21.47 v _284_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.53    1.11   22.58 ^ _284_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _133_ (net)
                  1.53    0.00   22.58 ^ hold79/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.27    3.24   25.82 ^ hold79/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net292 (net)
                  0.27    0.00   25.82 ^ hold15/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.44    1.89   27.71 ^ hold15/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net228 (net)
                  0.44    0.00   27.71 ^ _285_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.32    0.27   27.99 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.32    0.00   27.99 v hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.39    2.01   30.00 v hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.39    0.00   30.00 v _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 30.00   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.87 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   32.36 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   32.36 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.11   clock uncertainty
                          0.00   32.11   clock reconvergence pessimism
                         -0.54   31.57   library setup time
                                 31.57   data required time
-----------------------------------------------------------------------------
                                 31.57   data required time
                                -30.00   data arrival time
-----------------------------------------------------------------------------
                                  1.57   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.23 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.96    0.03   12.26 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.65    0.00   13.54 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.69    0.00   14.06 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.55    0.00   17.81 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.05    0.00   18.57 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.24    1.13   19.69 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.24    0.00   19.69 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.86    0.71   20.40 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.86    0.00   20.40 v _260_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    0.68    1.07   21.47 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _112_ (net)
                  0.68    0.00   21.47 v _277_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.76    1.25   22.72 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _127_ (net)
                  1.76    0.00   22.72 ^ hold77/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.26    3.23   25.95 ^ hold77/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net290 (net)
                  0.26    0.00   25.95 ^ hold51/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.35    1.82   27.77 ^ hold51/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net264 (net)
                  0.35    0.00   27.77 ^ _278_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.32    0.25   28.02 v _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.32    0.00   28.02 v hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.98   29.99 v hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.36    0.00   29.99 v _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 29.99   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.87 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   32.36 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   32.36 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   32.11   clock uncertainty
                          0.00   32.11   clock reconvergence pessimism
                         -0.51   31.61   library setup time
                                 31.61   data required time
-----------------------------------------------------------------------------
                                 31.61   data required time
                                -29.99   data arrival time
-----------------------------------------------------------------------------
                                  1.61   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.23 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.96    0.03   12.26 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.65    0.00   13.54 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.69    0.00   14.06 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.55    0.00   17.81 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.05    0.00   18.57 ^ hold73/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.04    1.24    1.13   19.69 ^ hold73/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net286 (net)
                  1.24    0.00   19.69 ^ _259_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.86    0.71   20.40 v _259_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _111_ (net)
                  0.86    0.00   20.40 v _302_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.82    1.32   21.72 ^ _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _147_ (net)
                  1.82    0.00   21.72 ^ hold84/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.33    3.28   25.00 ^ hold84/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net297 (net)
                  0.33    0.00   25.00 ^ hold23/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.40    1.87   26.87 ^ hold23/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net236 (net)
                  0.40    0.00   26.87 ^ _303_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.41    0.30   27.17 v _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.41    0.00   27.17 v hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.37    2.02   29.19 v hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.37    0.00   29.19 v _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.19   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.87 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   32.36 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   32.36 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.11   clock uncertainty
                          0.00   32.11   clock reconvergence pessimism
                         -0.54   31.58   library setup time
                                 31.58   data required time
-----------------------------------------------------------------------------
                                 31.58   data required time
                                -29.19   data arrival time
-----------------------------------------------------------------------------
                                  2.38   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.23 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.96    0.03   12.26 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.65    0.00   13.54 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.69    0.00   14.06 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.55    0.00   17.81 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.05    0.00   18.57 ^ _218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.91    0.73   19.30 v _218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _078_ (net)
                  0.91    0.00   19.30 v _219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.06    0.96    1.28   20.57 v _219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _079_ (net)
                  0.96    0.00   20.58 v _247_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.01    1.64    1.23   21.81 ^ _247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _102_ (net)
                  1.64    0.00   21.81 ^ hold96/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.30    3.26   25.07 ^ hold96/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net309 (net)
                  0.30    0.00   25.07 ^ hold43/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.38    1.85   26.92 ^ hold43/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net256 (net)
                  0.38    0.00   26.92 ^ _248_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.33    0.24   27.16 v _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.33    0.00   27.16 v hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.98   29.14 v hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.36    0.00   29.14 v _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.14   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.88 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   32.39 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.39 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.14   clock uncertainty
                          0.00   32.14   clock reconvergence pessimism
                         -0.53   31.62   library setup time
                                 31.62   data required time
-----------------------------------------------------------------------------
                                 31.62   data required time
                                -29.14   data arrival time
-----------------------------------------------------------------------------
                                  2.48   slack (MET)


Startpoint: la_oenb[47] (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                          1.89    7.46 v input external delay
     2    0.01    0.97    0.00    7.46 v la_oenb[47] (in)
                                         la_oenb[47] (net)
                  0.97    0.00    7.46 v hold97/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.41    3.71   11.17 v hold97/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net310 (net)
                  0.41    0.00   11.17 v input20/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     2    0.13    0.96    1.06   12.23 v input20/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net20 (net)
                  0.96    0.03   12.26 v _193_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.05    1.65    1.28   13.54 ^ _193_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _053_ (net)
                  1.65    0.00   13.54 ^ _194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.52   14.06 v _194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _054_ (net)
                  0.69    0.00   14.06 v hold72/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.01    0.55    3.75   17.81 v hold72/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net285 (net)
                  0.55    0.00   17.81 v _217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
     4    0.03    1.05    0.75   18.57 ^ _217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand4_2)
                                         _077_ (net)
                  1.05    0.00   18.57 ^ _218_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.02    0.91    0.73   19.30 v _218_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _078_ (net)
                  0.91    0.00   19.30 v _219_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     8    0.06    0.96    1.28   20.57 v _219_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _079_ (net)
                  0.96    0.00   20.57 v _222_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.00    1.45    1.22   21.79 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                         _082_ (net)
                  1.45    0.00   21.79 ^ hold86/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.29    3.25   25.04 ^ hold86/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net299 (net)
                  0.29    0.00   25.04 ^ hold19/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.33    1.81   26.85 ^ hold19/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net232 (net)
                  0.33    0.00   26.85 ^ _223_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.27   27.13 v _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.36    0.00   27.13 v hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    1.99   29.12 v hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.36    0.00   29.12 v _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.12   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.88 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   32.39 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.39 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.14   clock uncertainty
                          0.00   32.14   clock reconvergence pessimism
                         -0.53   31.61   library setup time
                                 31.61   data required time
-----------------------------------------------------------------------------
                                 31.61   data required time
                                -29.12   data arrival time
-----------------------------------------------------------------------------
                                  2.49   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.98    1.11   25.67 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.98    0.01   25.68 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.60    1.05   26.73 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.60    0.00   26.73 v _255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.68    0.58   27.30 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.68    0.00   27.30 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.32    1.85   29.15 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.32    0.00   29.15 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 29.15   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.88 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   32.39 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.39 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.14   clock uncertainty
                          0.00   32.14   clock reconvergence pessimism
                         -0.47   31.67   library setup time
                                 31.67   data required time
-----------------------------------------------------------------------------
                                 31.67   data required time
                                -29.15   data arrival time
-----------------------------------------------------------------------------
                                  2.52   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.98    1.11   25.67 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.98    0.01   25.68 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.53    1.00   26.68 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.53    0.00   26.68 v _232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.69    0.56   27.24 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.69    0.00   27.24 ^ hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.35    1.87   29.11 ^ hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.35    0.00   29.11 ^ _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 29.11   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.88 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   32.39 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.39 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   32.14   clock uncertainty
                          0.00   32.14   clock reconvergence pessimism
                         -0.46   31.69   library setup time
                                 31.69   data required time
-----------------------------------------------------------------------------
                                 31.69   data required time
                                -29.11   data arrival time
-----------------------------------------------------------------------------
                                  2.57   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.98    1.11   25.67 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.98    0.00   25.68 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.98   26.66 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.52    0.00   26.66 v _288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.59    0.50   27.16 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.59    0.00   27.16 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.29    1.82   28.98 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.29    0.00   28.98 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.98   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.87 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   32.36 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   32.36 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   32.11   clock uncertainty
                          0.00   32.11   clock reconvergence pessimism
                         -0.45   31.66   library setup time
                                 31.66   data required time
-----------------------------------------------------------------------------
                                 31.66   data required time
                                -28.98   data arrival time
-----------------------------------------------------------------------------
                                  2.68   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.98    1.11   25.67 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.98    0.01   25.68 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.60    1.05   26.73 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.60    0.00   26.73 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.46    0.42   27.15 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.46    0.00   27.15 ^ hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.30    1.81   28.96 ^ hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.30    0.00   28.96 ^ _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.96   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.88 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   32.39 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.39 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   32.14   clock uncertainty
                          0.00   32.14   clock reconvergence pessimism
                         -0.45   31.69   library setup time
                                 31.69   data required time
-----------------------------------------------------------------------------
                                 31.69   data required time
                                -28.96   data arrival time
-----------------------------------------------------------------------------
                                  2.73   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.98    1.11   25.67 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.98    0.01   25.68 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.60    1.05   26.73 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.60    0.00   26.73 v _251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.47    0.44   27.16 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.47    0.00   27.16 ^ hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.27    1.78   28.95 ^ hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.27    0.00   28.95 ^ _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 28.95   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.88 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   32.39 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.39 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   32.14   clock uncertainty
                          0.00   32.14   clock reconvergence pessimism
                         -0.44   31.70   library setup time
                                 31.70   data required time
-----------------------------------------------------------------------------
                                 31.70   data required time
                                -28.95   data arrival time
-----------------------------------------------------------------------------
                                  2.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.98    1.11   25.67 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.98    0.01   25.68 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.53    1.00   26.68 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.53    0.00   26.68 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.50    0.44   27.12 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.50    0.00   27.12 ^ hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.27    1.79   28.91 ^ hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.27    0.00   28.91 ^ _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.91   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.88 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   32.39 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.39 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.14   clock uncertainty
                          0.00   32.14   clock reconvergence pessimism
                         -0.46   31.68   library setup time
                                 31.68   data required time
-----------------------------------------------------------------------------
                                 31.68   data required time
                                -28.91   data arrival time
-----------------------------------------------------------------------------
                                  2.76   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.98    1.11   25.67 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.98    0.01   25.68 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.53    1.00   26.68 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.53    0.00   26.68 v _228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.49    0.43   27.11 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.49    0.00   27.11 ^ hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.25    1.77   28.89 ^ hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.25    0.00   28.89 ^ _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.89   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.88 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.51   32.39 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00   32.39 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.14   clock uncertainty
                          0.00   32.14   clock reconvergence pessimism
                         -0.46   31.68   library setup time
                                 31.68   data required time
-----------------------------------------------------------------------------
                                 31.68   data required time
                                -28.89   data arrival time
-----------------------------------------------------------------------------
                                  2.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.76    0.79   27.56 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.76    0.00   27.56 ^ _325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   28.35 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.23    0.00   28.35 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.38   28.73 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.20    0.00   28.73 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.73   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   32.37 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   32.37 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.12   clock uncertainty
                          0.00   32.12   clock reconvergence pessimism
                         -0.46   31.66   library setup time
                                 31.66   data required time
-----------------------------------------------------------------------------
                                 31.66   data required time
                                -28.73   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.76    0.79   27.56 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.76    0.00   27.56 ^ _321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.24    0.81   28.36 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.24    0.00   28.36 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.20    0.39   28.75 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.20    0.00   28.75 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.75   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.46   31.70   library setup time
                                 31.70   data required time
-----------------------------------------------------------------------------
                                 31.70   data required time
                                -28.75   data arrival time
-----------------------------------------------------------------------------
                                  2.94   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.76    0.79   27.56 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.76    0.00   27.56 ^ _317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.78   28.34 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.23    0.00   28.34 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.36   28.70 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.17    0.00   28.70 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 28.70   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   32.37 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   32.37 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.12   clock uncertainty
                          0.00   32.12   clock reconvergence pessimism
                         -0.46   31.66   library setup time
                                 31.66   data required time
-----------------------------------------------------------------------------
                                 31.66   data required time
                                -28.70   data arrival time
-----------------------------------------------------------------------------
                                  2.96   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.72    0.77   27.53 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.72    0.00   27.53 ^ _314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   28.32 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.23    0.00   28.32 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.17    0.36   28.68 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.17    0.00   28.68 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.68   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   32.37 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   32.37 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.12   clock uncertainty
                          0.00   32.12   clock reconvergence pessimism
                         -0.48   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -28.68   data arrival time
-----------------------------------------------------------------------------
                                  2.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.72    0.77   27.53 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.72    0.00   27.53 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   28.31 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.22    0.00   28.31 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   28.67 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.18    0.00   28.67 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   32.37 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   32.37 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.12   clock uncertainty
                          0.00   32.12   clock reconvergence pessimism
                         -0.48   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -28.67   data arrival time
-----------------------------------------------------------------------------
                                  2.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.76    0.79   27.56 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.76    0.00   27.56 ^ _319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   28.35 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.23    0.00   28.35 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   28.71 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.18    0.00   28.71 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.71   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.47   31.68   library setup time
                                 31.68   data required time
-----------------------------------------------------------------------------
                                 31.68   data required time
                                -28.71   data arrival time
-----------------------------------------------------------------------------
                                  2.97   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.72    0.77   27.53 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.72    0.00   27.53 ^ _312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.23    0.79   28.32 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.23    0.00   28.32 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.19    0.37   28.69 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.19    0.00   28.69 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.69   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.47   31.68   library setup time
                                 31.68   data required time
-----------------------------------------------------------------------------
                                 31.68   data required time
                                -28.69   data arrival time
-----------------------------------------------------------------------------
                                  2.99   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.72    0.77   27.53 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.72    0.00   27.53 ^ _308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.78   28.31 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.22    0.00   28.31 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.36   28.67 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.18    0.00   28.67 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 28.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.47   31.68   library setup time
                                 31.68   data required time
-----------------------------------------------------------------------------
                                 31.68   data required time
                                -28.67   data arrival time
-----------------------------------------------------------------------------
                                  3.01   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.90    0.91   27.67 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.90    0.00   27.67 ^ _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.41    0.24   27.90 v _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.41    0.00   27.90 v _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.90   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   32.37 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   32.37 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.12   clock uncertainty
                          0.00   32.12   clock reconvergence pessimism
                         -0.55   31.57   library setup time
                                 31.57   data required time
-----------------------------------------------------------------------------
                                 31.57   data required time
                                -27.90   data arrival time
-----------------------------------------------------------------------------
                                  3.67   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.90    0.91   27.67 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.90    0.00   27.67 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.43    0.25   27.92 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.43    0.00   27.92 v _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.92   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.54   31.61   library setup time
                                 31.61   data required time
-----------------------------------------------------------------------------
                                 31.61   data required time
                                -27.92   data arrival time
-----------------------------------------------------------------------------
                                  3.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.90    0.91   27.67 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.90    0.00   27.67 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.41    0.22   27.89 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.41    0.00   27.89 v _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.89   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.54   31.61   library setup time
                                 31.61   data required time
-----------------------------------------------------------------------------
                                 31.61   data required time
                                -27.89   data arrival time
-----------------------------------------------------------------------------
                                  3.72   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.33    0.63   26.29 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.33    0.00   26.29 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.81    0.78   27.08 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.81    0.00   27.08 ^ _331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.42    0.33   27.41 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.42    0.00   27.41 v _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.54    0.50   27.90 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.54    0.00   27.90 ^ _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.90   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.51   31.64   library setup time
                                 31.64   data required time
-----------------------------------------------------------------------------
                                 31.64   data required time
                                -27.90   data arrival time
-----------------------------------------------------------------------------
                                  3.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.91    1.00   26.66 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.91    0.00   26.66 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   27.60 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.95    0.00   27.60 ^ _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.41    0.21   27.81 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.41    0.00   27.81 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.81   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.49   32.37 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00   32.37 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.12   clock uncertainty
                          0.00   32.12   clock reconvergence pessimism
                         -0.53   31.59   library setup time
                                 31.59   data required time
-----------------------------------------------------------------------------
                                 31.59   data required time
                                -27.81   data arrival time
-----------------------------------------------------------------------------
                                  3.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.22    0.79   27.56 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.22    0.00   27.56 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.18    0.37   27.92 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.18    0.00   27.92 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.92   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.45   31.70   library setup time
                                 31.70   data required time
-----------------------------------------------------------------------------
                                 31.70   data required time
                                -27.92   data arrival time
-----------------------------------------------------------------------------
                                  3.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.91    1.00   26.66 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.91    0.00   26.66 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   27.60 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.95    0.00   27.60 ^ _335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.42    0.23   27.83 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.42    0.00   27.83 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.83   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.52   31.63   library setup time
                                 31.63   data required time
-----------------------------------------------------------------------------
                                 31.63   data required time
                                -27.83   data arrival time
-----------------------------------------------------------------------------
                                  3.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.91    1.00   26.66 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.91    0.00   26.66 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.95    0.94   27.60 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.95    0.00   27.60 ^ _339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.43    0.22   27.82 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.43    0.00   27.82 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 27.82   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.52   31.63   library setup time
                                 31.63   data required time
-----------------------------------------------------------------------------
                                 31.63   data required time
                                -27.82   data arrival time
-----------------------------------------------------------------------------
                                  3.81   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.49    0.57   20.14 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.49    0.03   20.16 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.26    0.77   20.94 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.26    0.00   20.94 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.58    3.63   24.57 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.58    0.00   24.57 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    1.53    1.09   25.65 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  1.53    0.00   25.66 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.85    1.10   26.76 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.85    0.00   26.76 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.90    0.91   27.67 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.90    0.00   27.67 ^ _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 27.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.00   31.87 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.53   32.40 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00   32.40 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.15   clock uncertainty
                          0.00   32.15   clock reconvergence pessimism
                         -0.53   31.62   library setup time
                                 31.62   data required time
-----------------------------------------------------------------------------
                                 31.62   data required time
                                -27.67   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.80    0.66   20.23 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.80    0.03   20.25 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.23    0.59   20.85 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.23    0.00   20.85 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.70    0.79   21.64 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.70    0.00   21.64 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.81    0.77   22.41 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.81    0.00   22.41 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.72    0.89   23.30 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.72    0.01   23.31 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    1.22    1.09   24.40 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  1.22    0.00   24.40 ^ _273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.61    0.48   24.88 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.61    0.00   24.88 v hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.36    2.08   26.96 v hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.36    0.00   26.96 v _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 26.96   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.27    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.16    0.50   29.23 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.16    0.00   29.23 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.76   30.99 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01   31.00 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.87   31.87 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01   31.87 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.49   32.36 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00   32.36 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   32.11   clock uncertainty
                          0.00   32.11   clock reconvergence pessimism
                         -0.53   31.58   library setup time
                                 31.58   data required time
-----------------------------------------------------------------------------
                                 31.58   data required time
                                -26.96   data arrival time
-----------------------------------------------------------------------------
                                  4.62   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.70 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.59    1.69   11.40 ^ _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.59    0.00   11.40 ^ fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.27    0.64    0.83   12.22 ^ fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.64    0.00   12.23 ^ fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    1.08    1.00   13.22 ^ fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  1.08    0.00   13.22 ^ fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.15    1.44    1.30   14.52 ^ fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  1.44    0.02   14.54 ^ _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.82   15.36 ^ _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.64    0.00   15.36 ^ output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   16.09 ^ output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.72    0.00   16.09 ^ la_data_out[6] (out)
                                 16.09   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -16.09   data arrival time
-----------------------------------------------------------------------------
                                 11.31   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.68 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.68 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.14    1.92    2.62   12.30 ^ _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  1.92    0.03   12.33 ^ output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.79   13.12 ^ output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.73    0.00   13.12 ^ wbs_dat_o[5] (out)
                                 13.12   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -13.12   data arrival time
-----------------------------------------------------------------------------
                                 11.66   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    1.67    2.48   12.20 ^ _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  1.67    0.02   12.22 ^ output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.78   13.00 ^ output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.73    0.00   13.00 ^ wbs_dat_o[12] (out)
                                 13.00   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -13.00   data arrival time
-----------------------------------------------------------------------------
                                 11.78   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.68 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.68 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    1.69    2.48   12.17 ^ _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  1.69    0.02   12.19 ^ output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.78   12.97 ^ output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.73    0.00   12.97 ^ wbs_dat_o[13] (out)
                                 12.97   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.97   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    1.51    2.39   12.11 ^ _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  1.51    0.02   12.12 ^ output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.78   12.90 ^ output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.72    0.00   12.90 ^ wbs_dat_o[7] (out)
                                 12.90   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.90   data arrival time
-----------------------------------------------------------------------------
                                 11.88   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.70 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.63    1.71   11.42 ^ _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.63    0.00   11.42 ^ fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.80    0.75   12.17 ^ fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.80    0.00   12.17 ^ fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.50    0.67   12.85 ^ fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.50    0.00   12.85 ^ fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.96    1.05   13.90 ^ fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  0.96    0.01   13.91 ^ _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.65    0.79   14.70 ^ _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.65    0.00   14.70 ^ output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   15.43 ^ output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.73    0.00   15.44 ^ la_data_out[4] (out)
                                 15.44   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.44   data arrival time
-----------------------------------------------------------------------------
                                 11.96   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.30    2.26   11.98 ^ _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  1.30    0.01   11.99 ^ output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.76 ^ output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.72    0.00   12.76 ^ wbs_dat_o[15] (out)
                                 12.76   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.76   data arrival time
-----------------------------------------------------------------------------
                                 12.02   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.68 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.68 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.10    1.36    2.29   11.97 ^ _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  1.36    0.01   11.98 ^ output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.75 ^ output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.72    0.00   12.76 ^ wbs_dat_o[9] (out)
                                 12.76   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.76   data arrival time
-----------------------------------------------------------------------------
                                 12.02   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    1.25    2.18   11.90 ^ _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  1.26    0.05   11.96 ^ output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.72 ^ output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.72    0.00   12.72 ^ wbs_dat_o[0] (out)
                                 12.72   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.72   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.23    2.22   11.94 ^ _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  1.23    0.01   11.95 ^ output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.72 ^ output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.72    0.00   12.72 ^ wbs_dat_o[14] (out)
                                 12.72   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.72   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    1.22    2.22   11.93 ^ _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  1.22    0.01   11.95 ^ output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.77   12.71 ^ output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.72    0.00   12.72 ^ wbs_dat_o[11] (out)
                                 12.72   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.72   data arrival time
-----------------------------------------------------------------------------
                                 12.06   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.17    1.18    2.14   11.86 ^ _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  1.18    0.04   11.90 ^ output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.76   12.67 ^ output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.72    0.00   12.67 ^ wbs_dat_o[8] (out)
                                 12.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.67   data arrival time
-----------------------------------------------------------------------------
                                 12.11   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    1.14    2.12   11.84 ^ _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  1.15    0.04   11.88 ^ output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.76   12.65 ^ output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.72    0.00   12.65 ^ wbs_dat_o[1] (out)
                                 12.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.65   data arrival time
-----------------------------------------------------------------------------
                                 12.13   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.70 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.73    1.77   11.48 ^ _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.73    0.00   11.48 ^ fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.21    0.75    0.74   12.22 ^ fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.75    0.00   12.22 ^ fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.12    1.67    1.33   13.55 ^ fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  1.67    0.02   13.57 ^ _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.67    0.87   14.44 ^ _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.67    0.00   14.44 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.73   15.17 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.73    0.00   15.18 ^ la_data_out[2] (out)
                                 15.18   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.18   data arrival time
-----------------------------------------------------------------------------
                                 12.22   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.70 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.30    2.07    2.66   12.37 ^ _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  2.07    0.00   12.37 ^ fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.20    1.40    1.18   13.55 ^ fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  1.40    0.02   13.57 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.83   14.40 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.64    0.00   14.40 ^ output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   15.12 ^ output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.72    0.00   15.13 ^ la_data_out[7] (out)
                                 15.13   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -15.13   data arrival time
-----------------------------------------------------------------------------
                                 12.27   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.68 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.68 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.13    0.92    1.99   11.67 ^ _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.92    0.03   11.70 ^ output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.75   12.45 ^ output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.72    0.00   12.45 ^ wbs_dat_o[4] (out)
                                 12.45   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.45   data arrival time
-----------------------------------------------------------------------------
                                 12.33   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.77    1.91   11.63 ^ _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.78    0.02   11.65 ^ output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   12.39 ^ output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.72    0.00   12.39 ^ wbs_dat_o[3] (out)
                                 12.39   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.39   data arrival time
-----------------------------------------------------------------------------
                                 12.39   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.68 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.68 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.83    1.93   11.62 ^ _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.83    0.02   11.64 ^ output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   12.38 ^ output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.72    0.00   12.38 ^ wbs_dat_o[10] (out)
                                 12.38   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.38   data arrival time
-----------------------------------------------------------------------------
                                 12.40   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.68    1.86   11.58 ^ _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.68    0.02   11.59 ^ output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   12.32 ^ output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.72    0.00   12.32 ^ wbs_dat_o[6] (out)
                                 12.32   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.32   data arrival time
-----------------------------------------------------------------------------
                                 12.46   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.24    0.55    9.68 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.24    0.00    9.68 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.74    1.88   11.56 ^ _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.74    0.02   11.58 ^ output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   12.32 ^ output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.72    0.00   12.32 ^ wbs_dat_o[2] (out)
                                 12.32   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                -12.32   data arrival time
-----------------------------------------------------------------------------
                                 12.46   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.67 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.27    1.83    2.51   12.19 ^ _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  1.83    0.00   12.19 ^ fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    1.26    1.13   13.33 ^ fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  1.26    0.00   13.33 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.72    0.86   14.19 ^ _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.72    0.00   14.19 ^ output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.73    0.74   14.93 ^ output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.73    0.00   14.94 ^ la_data_out[9] (out)
                                 14.94   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.94   data arrival time
-----------------------------------------------------------------------------
                                 12.46   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.70 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.25    1.69    2.44   12.15 ^ _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  1.69    0.00   12.15 ^ fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.95    1.25   13.39 ^ fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  0.95    0.01   13.41 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.77   14.18 ^ _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.62    0.00   14.18 ^ output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.90 ^ output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.72    0.00   14.91 ^ la_data_out[5] (out)
                                 14.91   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.91   data arrival time
-----------------------------------------------------------------------------
                                 12.49   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.70 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.21    1.45    2.30   12.01 ^ _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  1.45    0.00   12.01 ^ fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.91    1.19   13.20 ^ fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.91    0.02   13.22 ^ _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.76   13.98 ^ _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.62    0.00   13.98 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.71 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.72    0.00   14.71 ^ la_data_out[3] (out)
                                 14.71   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.71   data arrival time
-----------------------------------------------------------------------------
                                 12.69   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.67 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.65    1.72   11.39 ^ _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.65    0.00   11.39 ^ fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.75    0.73   12.12 ^ fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.75    0.00   12.12 ^ fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.61    0.73   12.85 ^ fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.61    0.00   12.85 ^ _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.62    0.71   13.57 ^ _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.62    0.00   13.57 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.29 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.72    0.00   14.30 ^ la_data_out[12] (out)
                                 14.30   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.30   data arrival time
-----------------------------------------------------------------------------
                                 13.10   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.67 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.31    2.12    2.68   12.36 ^ _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  2.12    0.00   12.36 ^ _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.68    0.91   13.27 ^ _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.68    0.00   13.27 ^ output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   14.00 ^ output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.72    0.00   14.00 ^ la_data_out[8] (out)
                                 14.00   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -14.00   data arrival time
-----------------------------------------------------------------------------
                                 13.40   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.70 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.17    1.19    2.15   11.86 ^ _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  1.19    0.00   11.86 ^ _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.09    1.32    1.15   13.01 ^ _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  1.32    0.01   13.02 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.77   13.79 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.73    0.00   13.80 ^ la_data_out[0] (out)
                                 13.80   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.80   data arrival time
-----------------------------------------------------------------------------
                                 13.60   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.67 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    1.73    2.46   12.13 ^ _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  1.73    0.00   12.14 ^ _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.73    0.91   13.05 ^ _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.73    0.00   13.05 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   13.79 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.72    0.00   13.79 ^ la_data_out[11] (out)
                                 13.79   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.79   data arrival time
-----------------------------------------------------------------------------
                                 13.61   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.67 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.67 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    1.76    2.48   12.15 ^ _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  1.76    0.00   12.15 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.63    0.84   13.00 ^ _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.63    0.00   13.00 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   13.73 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.72    0.00   13.73 ^ la_data_out[13] (out)
                                 13.73   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.73   data arrival time
-----------------------------------------------------------------------------
                                 13.67   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.70 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.71 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.24    1.68    2.45   12.15 ^ _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  1.68    0.01   12.16 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.67    0.80   12.97 ^ _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.67    0.00   12.97 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   13.70 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.72    0.00   13.70 ^ la_data_out[1] (out)
                                 13.70   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.70   data arrival time
-----------------------------------------------------------------------------
                                 13.70   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.26    0.57    9.70 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.26    0.00    9.70 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    1.49    2.33   12.04 ^ _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  1.49    0.00   12.04 ^ _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.64    0.84   12.87 ^ _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.64    0.00   12.88 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.73   13.60 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.72    0.00   13.61 ^ la_data_out[14] (out)
                                 13.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.61   data arrival time
-----------------------------------------------------------------------------
                                 13.79   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.67 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.20    1.38    2.26   11.93 ^ _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  1.38    0.00   11.93 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.83    0.89   12.82 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.83    0.00   12.82 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.72    0.74   13.57 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.72    0.00   13.57 ^ la_data_out[15] (out)
                                 13.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -13.57   data arrival time
-----------------------------------------------------------------------------
                                 13.83   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.07    0.23    0.54    9.67 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.23    0.00    9.68 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.74    1.77   11.45 ^ _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.74    0.00   11.45 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.72    0.78   12.24 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.72    0.00   12.24 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.74   12.97 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.73    0.00   12.98 ^ la_data_out[10] (out)
                                 12.98   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -12.98   data arrival time
-----------------------------------------------------------------------------
                                 14.42   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.27    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.17    0.55    6.21 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.17    0.00    6.21 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    2.80    1.95    8.16 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  2.80    0.01    8.17 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.42    0.96    9.13 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.42    0.01    9.14 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.28    0.58    9.72 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.28    0.00    9.72 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.25    1.75    2.49   12.21 ^ _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  1.75    0.06   12.26 ^ output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.73    0.78   13.05 ^ output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.73    0.00   13.05 ^ wbs_ack_o (out)
                                 13.05   data arrival time

                         48.00   48.00   clock clk (rise edge)
                          4.65   52.65   clock network delay (propagated)
                         -0.25   52.40   clock uncertainty
                          0.00   52.40   clock reconvergence pessimism
                         -8.41   43.99   output external delay
                                 43.99   data required time
-----------------------------------------------------------------------------
                                 43.99   data required time
                                -13.05   data arrival time
-----------------------------------------------------------------------------
                                 30.94   slack (MET)



worst slack corner Slowest: 1.1529
======================= Typical Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.46    0.38   19.95 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.03   19.98 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   20.30 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.13    0.00   20.30 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.40    0.44   20.75 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.40    0.00   20.75 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.46    0.42   21.16 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.46    0.00   21.17 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.37    0.46   21.63 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.37    0.01   21.63 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.71    0.61   22.24 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.71    0.00   22.25 ^ _294_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.37    0.28   22.53 v _294_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _014_ (net)
                  0.37    0.00   22.53 v hold75/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.20    1.82   24.35 v hold75/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net288 (net)
                  0.20    0.00   24.35 v hold4/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.20    1.04   25.39 v hold4/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net217 (net)
                  0.20    0.00   25.39 v _356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 25.39   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   30.82 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.26   30.31   library setup time
                                 30.31   data required time
-----------------------------------------------------------------------------
                                 30.31   data required time
                                -25.39   data arrival time
-----------------------------------------------------------------------------
                                  4.92   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.46    0.38   19.95 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.03   19.98 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   20.30 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.13    0.00   20.30 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.40    0.44   20.75 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.40    0.00   20.75 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.46    0.42   21.16 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.46    0.00   21.17 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.37    0.46   21.63 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.37    0.01   21.63 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.71    0.61   22.24 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.71    0.00   22.25 ^ _300_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.36    0.26   22.51 v _300_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _015_ (net)
                  0.36    0.00   22.51 v hold82/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     1    0.00    0.21    1.83   24.34 v hold82/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net295 (net)
                  0.21    0.00   24.34 v hold8/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    1.03   25.38 v hold8/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net221 (net)
                  0.19    0.00   25.38 v _357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 25.38   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   30.83 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.83 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.58   clock uncertainty
                          0.00   30.58   clock reconvergence pessimism
                         -0.25   30.33   library setup time
                                 30.33   data required time
-----------------------------------------------------------------------------
                                 30.33   data required time
                                -25.38   data arrival time
-----------------------------------------------------------------------------
                                  4.95   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.01   22.84 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.59   23.43 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.35    0.00   23.43 v _255_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.32   23.75 ^ _255_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _008_ (net)
                  0.37    0.00   23.75 ^ hold48/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.18    0.96   24.71 ^ hold48/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net261 (net)
                  0.18    0.00   24.71 ^ _350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.71   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   30.83 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.84 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.24   30.34   library setup time
                                 30.34   data required time
-----------------------------------------------------------------------------
                                 30.34   data required time
                                -24.71   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.01   22.84 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.56   23.40 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.31    0.00   23.40 v _232_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.38    0.31   23.71 ^ _232_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _003_ (net)
                  0.38    0.00   23.71 ^ hold56/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.19    0.97   24.68 ^ hold56/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net269 (net)
                  0.19    0.00   24.68 ^ _345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.68   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   30.83 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.83 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.58   clock uncertainty
                          0.00   30.58   clock reconvergence pessimism
                         -0.22   30.37   library setup time
                                 30.37   data required time
-----------------------------------------------------------------------------
                                 30.37   data required time
                                -24.68   data arrival time
-----------------------------------------------------------------------------
                                  5.69   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.00   22.84 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.55   23.39 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.30    0.00   23.39 v _268_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   23.62 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _009_ (net)
                  0.26    0.00   23.62 ^ hold40/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.24    1.00   24.62 ^ hold40/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net253 (net)
                  0.24    0.00   24.62 ^ _351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.62   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   30.82 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.25   30.32   library setup time
                                 30.32   data required time
-----------------------------------------------------------------------------
                                 30.32   data required time
                                -24.62   data arrival time
-----------------------------------------------------------------------------
                                  5.70   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.00   22.84 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.55   23.39 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.30    0.00   23.39 v _288_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.33    0.28   23.67 ^ _288_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _013_ (net)
                  0.33    0.00   23.67 ^ hold28/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.94   24.61 ^ hold28/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net241 (net)
                  0.16    0.00   24.61 ^ _355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   30.82 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.22   30.35   library setup time
                                 30.35   data required time
-----------------------------------------------------------------------------
                                 30.35   data required time
                                -24.61   data arrival time
-----------------------------------------------------------------------------
                                  5.74   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.01   22.84 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.56   23.40 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.31    0.00   23.40 v _223_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.30    0.26   23.66 ^ _223_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _001_ (net)
                  0.30    0.00   23.66 ^ hold20/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   24.60 ^ hold20/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net233 (net)
                  0.15    0.00   24.60 ^ _343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.60   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   30.83 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.83 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.58   clock uncertainty
                          0.00   30.58   clock reconvergence pessimism
                         -0.24   30.34   library setup time
                                 30.34   data required time
-----------------------------------------------------------------------------
                                 30.34   data required time
                                -24.60   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.00   22.84 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.55   23.39 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.30    0.00   23.39 v _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.23   23.63 ^ _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _012_ (net)
                  0.26    0.00   23.63 ^ hold16/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.01    0.17    0.95   24.57 ^ hold16/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net229 (net)
                  0.17    0.00   24.57 ^ _354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   30.82 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.25   30.32   library setup time
                                 30.32   data required time
-----------------------------------------------------------------------------
                                 30.32   data required time
                                -24.57   data arrival time
-----------------------------------------------------------------------------
                                  5.75   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.01   22.84 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.59   23.43 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.35    0.00   23.43 v _248_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.24    0.23   23.66 ^ _248_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _006_ (net)
                  0.24    0.00   23.66 ^ hold44/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   24.58 ^ hold44/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net257 (net)
                  0.15    0.00   24.58 ^ _348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.58   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   30.83 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.84 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.24   30.35   library setup time
                                 30.35   data required time
-----------------------------------------------------------------------------
                                 30.35   data required time
                                -24.58   data arrival time
-----------------------------------------------------------------------------
                                  5.76   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.01   22.84 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.59   23.43 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.35    0.00   23.43 v _242_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.23   23.67 ^ _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _005_ (net)
                  0.25    0.00   23.67 ^ hold60/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.17    0.94   24.60 ^ hold60/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net273 (net)
                  0.17    0.00   24.60 ^ _347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.60   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   30.83 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.84 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.21   30.37   library setup time
                                 30.37   data required time
-----------------------------------------------------------------------------
                                 30.37   data required time
                                -24.60   data arrival time
-----------------------------------------------------------------------------
                                  5.77   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.01   22.84 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.56   23.40 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.31    0.00   23.40 v _236_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.24   23.64 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _004_ (net)
                  0.27    0.00   23.64 ^ hold32/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   24.57 ^ hold32/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net245 (net)
                  0.15    0.00   24.57 ^ _346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.57   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   30.83 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.83 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.58   clock uncertainty
                          0.00   30.58   clock reconvergence pessimism
                         -0.24   30.35   library setup time
                                 30.35   data required time
-----------------------------------------------------------------------------
                                 30.35   data required time
                                -24.57   data arrival time
-----------------------------------------------------------------------------
                                  5.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.01   22.84 v _237_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.35    0.59   23.43 v _237_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _093_ (net)
                  0.35    0.00   23.43 v _251_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.26    0.24   23.67 ^ _251_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _007_ (net)
                  0.26    0.00   23.67 ^ hold64/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.92   24.59 ^ hold64/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net277 (net)
                  0.14    0.00   24.59 ^ _349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.59   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   30.83 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.84 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.21   30.37   library setup time
                                 30.37   data required time
-----------------------------------------------------------------------------
                                 30.37   data required time
                                -24.59   data arrival time
-----------------------------------------------------------------------------
                                  5.78   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.01   22.84 v _184_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.31    0.56   23.40 v _184_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _044_ (net)
                  0.31    0.00   23.40 v _228_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.27    0.24   23.64 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _002_ (net)
                  0.27    0.00   23.64 ^ hold36/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.14    0.92   24.56 ^ hold36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net249 (net)
                  0.14    0.00   24.56 ^ _344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.56   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.28   30.83 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00   30.83 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.58   clock uncertainty
                          0.00   30.58   clock reconvergence pessimism
                         -0.24   30.35   library setup time
                                 30.35   data required time
-----------------------------------------------------------------------------
                                 30.35   data required time
                                -24.56   data arrival time
-----------------------------------------------------------------------------
                                  5.79   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.00   22.84 v _256_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.30    0.55   23.39 v _256_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _108_ (net)
                  0.30    0.00   23.39 v _278_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.25    0.23   23.62 ^ _278_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _011_ (net)
                  0.25    0.00   23.62 ^ hold52/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.15    0.93   24.55 ^ hold52/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net265 (net)
                  0.15    0.00   24.55 ^ _353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 24.55   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   30.82 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.22   30.35   library setup time
                                 30.35   data required time
-----------------------------------------------------------------------------
                                 30.35   data required time
                                -24.55   data arrival time
-----------------------------------------------------------------------------
                                  5.80   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.43 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   23.87 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.44    0.00   23.87 ^ _325_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.30 v _325_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _160_ (net)
                  0.13    0.00   24.30 v _326_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.21   24.51 v _326_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _026_ (net)
                  0.11    0.00   24.51 v _368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.51   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.82 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.23   30.34   library setup time
                                 30.34   data required time
-----------------------------------------------------------------------------
                                 30.34   data required time
                                -24.51   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.43 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   23.87 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.44    0.00   23.87 ^ _321_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.14    0.44   24.31 v _321_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _158_ (net)
                  0.14    0.00   24.31 v _322_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.22   24.53 v _322_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.11    0.00   24.53 v _366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.53   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.22   30.37   library setup time
                                 30.37   data required time
-----------------------------------------------------------------------------
                                 30.37   data required time
                                -24.53   data arrival time
-----------------------------------------------------------------------------
                                  5.84   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.43 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   23.87 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.44    0.00   23.87 ^ _317_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.29 v _317_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _156_ (net)
                  0.13    0.00   24.29 v _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.49 v _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.10    0.00   24.49 v _364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.49   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.82 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.23   30.35   library setup time
                                 30.35   data required time
-----------------------------------------------------------------------------
                                 30.35   data required time
                                -24.49   data arrival time
-----------------------------------------------------------------------------
                                  5.85   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.43 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   23.86 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.41    0.00   23.86 ^ _314_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.28 v _314_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _154_ (net)
                  0.13    0.00   24.28 v _315_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.48 v _315_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.10    0.00   24.48 v _363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.48   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.82 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.23   30.34   library setup time
                                 30.34   data required time
-----------------------------------------------------------------------------
                                 30.34   data required time
                                -24.48   data arrival time
-----------------------------------------------------------------------------
                                  5.86   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.43 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   23.86 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.41    0.00   23.86 ^ _310_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.28 v _310_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _152_ (net)
                  0.13    0.00   24.28 v _311_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.48 v _311_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _019_ (net)
                  0.10    0.00   24.48 v _361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.48   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.82 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.23   30.34   library setup time
                                 30.34   data required time
-----------------------------------------------------------------------------
                                 30.34   data required time
                                -24.48   data arrival time
-----------------------------------------------------------------------------
                                  5.86   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.43 ^ _316_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.44    0.45   23.87 ^ _316_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _155_ (net)
                  0.44    0.00   23.87 ^ _319_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.43   24.30 v _319_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _157_ (net)
                  0.13    0.00   24.30 v _320_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.50 v _320_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _023_ (net)
                  0.10    0.00   24.50 v _365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.50   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.23   30.36   library setup time
                                 30.36   data required time
-----------------------------------------------------------------------------
                                 30.36   data required time
                                -24.50   data arrival time
-----------------------------------------------------------------------------
                                  5.86   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.43 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   23.86 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.41    0.00   23.86 ^ _312_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.42   24.28 v _312_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _153_ (net)
                  0.13    0.00   24.28 v _313_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.21   24.49 v _313_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _020_ (net)
                  0.10    0.00   24.49 v _362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.49   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.23   30.36   library setup time
                                 30.36   data required time
-----------------------------------------------------------------------------
                                 30.36   data required time
                                -24.49   data arrival time
-----------------------------------------------------------------------------
                                  5.87   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.43 ^ _307_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.05    0.41    0.43   23.86 ^ _307_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _150_ (net)
                  0.41    0.00   23.86 ^ _308_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.42   24.28 v _308_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _151_ (net)
                  0.12    0.00   24.28 v _309_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.48 v _309_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _018_ (net)
                  0.10    0.00   24.48 v _360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.48   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.23   30.36   library setup time
                                 30.36   data required time
-----------------------------------------------------------------------------
                                 30.36   data required time
                                -24.48   data arrival time
-----------------------------------------------------------------------------
                                  5.89   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _183_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.07    0.56    0.62   22.84 v _183_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _043_ (net)
                  0.56    0.01   22.84 v _303_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.35    0.35   23.19 ^ _303_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _016_ (net)
                  0.35    0.00   23.19 ^ hold24/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.16    0.94   24.13 ^ hold24/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net237 (net)
                  0.16    0.00   24.13 ^ _358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.13   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   30.82 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.24   30.32   library setup time
                                 30.32   data required time
-----------------------------------------------------------------------------
                                 30.32   data required time
                                -24.13   data arrival time
-----------------------------------------------------------------------------
                                  6.19   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.42 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.51   23.93 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.52    0.00   23.93 ^ _328_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.12   24.06 v _328_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _027_ (net)
                  0.24    0.00   24.06 v _369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.06   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.82 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.27   30.30   library setup time
                                 30.30   data required time
-----------------------------------------------------------------------------
                                 30.30   data required time
                                -24.06   data arrival time
-----------------------------------------------------------------------------
                                  6.24   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.42 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.51   23.93 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.52    0.00   23.93 ^ _324_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.25    0.13   24.07 v _324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _025_ (net)
                  0.25    0.00   24.07 v _367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.07   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.27   30.32   library setup time
                                 30.32   data required time
-----------------------------------------------------------------------------
                                 30.32   data required time
                                -24.07   data arrival time
-----------------------------------------------------------------------------
                                  6.25   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.42 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.51   23.93 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.52    0.00   23.93 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.23    0.12   24.05 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _017_ (net)
                  0.23    0.00   24.05 v _359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 24.05   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.27   30.32   library setup time
                                 30.32   data required time
-----------------------------------------------------------------------------
                                 30.32   data required time
                                -24.05   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _304_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.19    0.35   23.16 ^ _304_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _148_ (net)
                  0.19    0.00   23.16 ^ hold69/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.47    0.44   23.60 ^ hold69/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net282 (net)
                  0.47    0.00   23.60 ^ _331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.24    0.18   23.78 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _164_ (net)
                  0.24    0.00   23.78 v _332_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.30    0.27   24.05 ^ _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _028_ (net)
                  0.30    0.00   24.05 ^ _370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.05   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.25   30.34   library setup time
                                 30.34   data required time
-----------------------------------------------------------------------------
                                 30.34   data required time
                                -24.05   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.53    0.57   23.37 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.53    0.00   23.38 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   23.90 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.55    0.00   23.90 ^ _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.11   24.01 v _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _030_ (net)
                  0.24    0.00   24.01 v _372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.01   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.27   30.82 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.26   30.31   library setup time
                                 30.31   data required time
-----------------------------------------------------------------------------
                                 30.31   data required time
                                -24.01   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.53    0.57   23.37 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.53    0.00   23.38 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   23.90 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.55    0.00   23.90 ^ _335_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.12   24.02 v _335_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _029_ (net)
                  0.24    0.00   24.02 v _371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.02   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.26   30.33   library setup time
                                 30.33   data required time
-----------------------------------------------------------------------------
                                 30.33   data required time
                                -24.02   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.03    0.53    0.57   23.37 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _162_ (net)
                  0.53    0.00   23.38 ^ _330_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.55    0.53   23.90 ^ _330_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _163_ (net)
                  0.55    0.00   23.90 ^ _339_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.24    0.11   24.02 v _339_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _031_ (net)
                  0.24    0.00   24.02 v _373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.02   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.26   30.33   library setup time
                                 30.33   data required time
-----------------------------------------------------------------------------
                                 30.33   data required time
                                -24.02   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.43 ^ _340_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.13    0.43   23.85 v _340_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _169_ (net)
                  0.13    0.00   23.85 v _341_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   24.06 v _341_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _032_ (net)
                  0.10    0.00   24.06 v _374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 24.06   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.22   30.37   library setup time
                                 30.37   data required time
-----------------------------------------------------------------------------
                                 30.37   data required time
                                -24.06   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 v input external delay
     2    0.01    0.00    0.00   19.57 v wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 v input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.28    0.32   19.89 v input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.29    0.03   19.92 v _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.15    0.42   20.34 v _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.15    0.00   20.34 v hold67/I (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
     2    0.02    0.32    1.88   22.22 v hold67/Z (gf180mcu_fd_sc_mcu7t5v0__dlyc_1)
                                         net280 (net)
                  0.32    0.00   22.22 v _180_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     6    0.05    0.84    0.59   22.81 ^ _180_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _041_ (net)
                  0.84    0.00   22.81 ^ _181_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     8    0.06    0.49    0.61   23.42 ^ _181_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         _042_ (net)
                  0.49    0.00   23.42 ^ _182_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.03    0.52    0.51   23.93 ^ _182_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         _000_ (net)
                  0.52    0.00   23.93 ^ _342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.93   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.00   30.55 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.29   30.84 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00   30.84 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.59   clock uncertainty
                          0.00   30.59   clock reconvergence pessimism
                         -0.27   30.32   library setup time
                                 30.32   data required time
-----------------------------------------------------------------------------
                                 30.32   data required time
                                -23.93   data arrival time
-----------------------------------------------------------------------------
                                  6.38   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock network delay (propagated)
                         14.00   19.57 ^ input external delay
     2    0.01    0.00    0.00   19.57 ^ wb_rst_i (in)
                                         wb_rst_i (net)
                  0.00    0.00   19.57 ^ input37/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     2    0.11    0.46    0.38   19.95 ^ input37/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net37 (net)
                  0.47    0.03   19.98 ^ _170_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     2    0.01    0.13    0.32   20.30 ^ _170_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _033_ (net)
                  0.13    0.00   20.30 ^ _171_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     1    0.05    0.40    0.44   20.75 ^ _171_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         net65 (net)
                  0.40    0.00   20.75 ^ fanout146/I (gf180mcu_fd_sc_mcu7t5v0__buf_16)
    14    0.45    0.46    0.42   21.16 ^ fanout146/Z (gf180mcu_fd_sc_mcu7t5v0__buf_16)
                                         net146 (net)
                  0.46    0.00   21.17 ^ fanout142/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     8    0.31    0.37    0.46   21.63 ^ fanout142/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net142 (net)
                  0.37    0.01   21.63 ^ fanout141/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     6    0.04    0.71    0.61   22.24 ^ fanout141/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net141 (net)
                  0.71    0.00   22.24 ^ _273_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.36    0.27   22.51 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _010_ (net)
                  0.36    0.00   22.51 v hold12/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
     1    0.00    0.19    1.09   23.60 v hold12/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)
                                         net225 (net)
                  0.19    0.00   23.60 v _352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 23.60   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock source latency
     2    0.26    0.61    0.00   28.65 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.08   28.73 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.09    0.29   29.02 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.09    0.00   29.02 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.03   30.04 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01   30.06 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.49   30.54 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01   30.55 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.27   30.82 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00   30.82 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.25   30.57   clock uncertainty
                          0.00   30.57   clock reconvergence pessimism
                         -0.26   30.31   library setup time
                                 30.31   data required time
-----------------------------------------------------------------------------
                                 30.31   data required time
                                -23.60   data arrival time
-----------------------------------------------------------------------------
                                  6.71   slack (MET)


Startpoint: _364_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.97 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.14    1.12    1.44    9.41 ^ _364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net119 (net)
                  1.12    0.03    9.44 ^ output119/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.44    9.88 ^ output119/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[5] (net)
                  0.43    0.00    9.88 ^ wbs_dat_o[5] (out)
                                  9.88   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.88   data arrival time
-----------------------------------------------------------------------------
                                 14.90   slack (MET)


Startpoint: _371_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.97    1.36    9.35 ^ _371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net111 (net)
                  0.97    0.02    9.37 ^ output111/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.81 ^ output111/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[12] (net)
                  0.42    0.00    9.81 ^ wbs_dat_o[12] (out)
                                  9.81   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.81   data arrival time
-----------------------------------------------------------------------------
                                 14.97   slack (MET)


Startpoint: _372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.97 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.12    0.99    1.36    9.33 ^ _372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net112 (net)
                  0.99    0.02    9.35 ^ output112/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.43    0.44    9.79 ^ output112/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[13] (net)
                  0.43    0.00    9.80 ^ wbs_dat_o[13] (out)
                                  9.80   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.80   data arrival time
-----------------------------------------------------------------------------
                                 14.98   slack (MET)


Startpoint: _366_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.11    0.88    1.30    9.30 ^ _366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net121 (net)
                  0.88    0.02    9.31 ^ output121/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.75 ^ output121/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[7] (net)
                  0.42    0.00    9.75 ^ wbs_dat_o[7] (out)
                                  9.75   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.75   data arrival time
-----------------------------------------------------------------------------
                                 15.03   slack (MET)


Startpoint: _374_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.75    1.23    9.22 ^ _374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net114 (net)
                  0.75    0.01    9.23 ^ output114/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.67 ^ output114/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[15] (net)
                  0.42    0.00    9.67 ^ wbs_dat_o[15] (out)
                                  9.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.67   data arrival time
-----------------------------------------------------------------------------
                                 15.11   slack (MET)


Startpoint: _368_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.97 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.79    1.24    9.22 ^ _368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net123 (net)
                  0.79    0.01    9.23 ^ output123/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.67 ^ output123/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[9] (net)
                  0.42    0.00    9.67 ^ wbs_dat_o[9] (out)
                                  9.67   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.67   data arrival time
-----------------------------------------------------------------------------
                                 15.11   slack (MET)


Startpoint: _359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.18    0.73    1.17    9.16 ^ _359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net108 (net)
                  0.74    0.05    9.22 ^ output108/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.65 ^ output108/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[0] (net)
                  0.42    0.00    9.65 ^ wbs_dat_o[0] (out)
                                  9.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.65   data arrival time
-----------------------------------------------------------------------------
                                 15.13   slack (MET)


Startpoint: _373_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.09    0.71    1.20    9.19 ^ _373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net113 (net)
                  0.71    0.01    9.21 ^ output113/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.64 ^ output113/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[14] (net)
                  0.42    0.00    9.65 ^ wbs_dat_o[14] (out)
                                  9.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.65   data arrival time
-----------------------------------------------------------------------------
                                 15.13   slack (MET)


Startpoint: _370_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.08    0.71    1.20    9.19 ^ _370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                         net110 (net)
                  0.71    0.01    9.21 ^ output110/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.64 ^ output110/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[11] (net)
                  0.42    0.00    9.65 ^ wbs_dat_o[11] (out)
                                  9.65   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.65   data arrival time
-----------------------------------------------------------------------------
                                 15.13   slack (MET)


Startpoint: _367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.17    0.68    1.15    9.14 ^ _367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net122 (net)
                  0.69    0.04    9.18 ^ output122/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.62 ^ output122/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[8] (net)
                  0.42    0.00    9.62 ^ wbs_dat_o[8] (out)
                                  9.62   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.62   data arrival time
-----------------------------------------------------------------------------
                                 15.16   slack (MET)


Startpoint: _360_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.16    0.66    1.14    9.13 ^ _360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net115 (net)
                  0.67    0.04    9.17 ^ output115/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.61 ^ output115/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[1] (net)
                  0.42    0.00    9.61 ^ wbs_dat_o[1] (out)
                                  9.61   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.61   data arrival time
-----------------------------------------------------------------------------
                                 15.17   slack (MET)


Startpoint: _363_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.97 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.13    0.53    1.06    9.04 ^ _363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net118 (net)
                  0.54    0.03    9.06 ^ output118/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.43    9.49 ^ output118/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[4] (net)
                  0.42    0.00    9.49 ^ wbs_dat_o[4] (out)
                                  9.49   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.49   data arrival time
-----------------------------------------------------------------------------
                                 15.29   slack (MET)


Startpoint: _362_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.45    1.02    9.01 ^ _362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net117 (net)
                  0.45    0.02    9.03 ^ output117/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.45 ^ output117/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[3] (net)
                  0.42    0.00    9.46 ^ wbs_dat_o[3] (out)
                                  9.46   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.46   data arrival time
-----------------------------------------------------------------------------
                                 15.32   slack (MET)


Startpoint: _369_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.97 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.11    0.48    1.03    9.00 ^ _369_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net109 (net)
                  0.48    0.02    9.03 ^ output109/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.45 ^ output109/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[10] (net)
                  0.42    0.00    9.46 ^ wbs_dat_o[10] (out)
                                  9.46   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.46   data arrival time
-----------------------------------------------------------------------------
                                 15.32   slack (MET)


Startpoint: _361_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_1__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.07    0.13    0.30    7.97 ^ clkbuf_2_1__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_1__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.10    0.43    1.00    8.98 ^ _361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net116 (net)
                  0.43    0.02    9.00 ^ output116/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.42 ^ output116/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[2] (net)
                  0.42    0.00    9.42 ^ wbs_dat_o[2] (out)
                                  9.42   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.42   data arrival time
-----------------------------------------------------------------------------
                                 15.36   slack (MET)


Startpoint: _365_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.09    0.39    0.99    8.98 ^ _365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net120 (net)
                  0.39    0.01    9.00 ^ output120/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.42 ^ output120/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_dat_o[6] (net)
                  0.42    0.00    9.42 ^ wbs_dat_o[6] (out)
                                  9.42   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -3.62   24.78   output external delay
                                 24.78   data required time
-----------------------------------------------------------------------------
                                 24.78   data required time
                                 -9.42   data arrival time
-----------------------------------------------------------------------------
                                 15.36   slack (MET)


Startpoint: _349_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.98 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ _349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.34    0.90    8.89 ^ _349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net87 (net)
                  0.34    0.00    8.89 ^ fanout132/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
     4    0.26    0.35    0.44    9.34 ^ fanout132/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_12)
                                         net132 (net)
                  0.35    0.00    9.34 ^ fanout131/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.04    0.62    0.56    9.90 ^ fanout131/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net131 (net)
                  0.62    0.00    9.90 ^ fanout130/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     8    0.15    0.84    0.74   10.64 ^ fanout130/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net130 (net)
                  0.84    0.02   10.66 ^ _463_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.46   11.12 ^ _463_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net103 (net)
                  0.35    0.00   11.12 ^ output103/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   11.53 ^ output103/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[6] (net)
                  0.42    0.00   11.53 ^ la_data_out[6] (out)
                                 11.53   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.53   data arrival time
-----------------------------------------------------------------------------
                                 15.87   slack (MET)


Startpoint: _347_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.98 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ _347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.36    0.92    8.90 ^ _347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net85 (net)
                  0.36    0.00    8.90 ^ fanout136/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.22    0.45    0.41    9.31 ^ fanout136/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net136 (net)
                  0.45    0.00    9.32 ^ fanout135/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.29    0.38    9.69 ^ fanout135/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net135 (net)
                  0.29    0.00    9.69 ^ fanout134/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.56    0.60   10.29 ^ fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net134 (net)
                  0.56    0.01   10.30 ^ _461_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.44   10.75 ^ _461_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net101 (net)
                  0.37    0.00   10.75 ^ output101/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   11.16 ^ output101/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[4] (net)
                  0.43    0.00   11.17 ^ la_data_out[4] (out)
                                 11.17   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.17   data arrival time
-----------------------------------------------------------------------------
                                 16.23   slack (MET)


Startpoint: _345_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.98 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ _345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.42    0.95    8.94 ^ _345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net83 (net)
                  0.42    0.00    8.94 ^ fanout139/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     6    0.21    0.43    0.41    9.35 ^ fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net139 (net)
                  0.43    0.00    9.35 ^ fanout138/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.12    0.98    0.76   10.12 ^ fanout138/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net138 (net)
                  0.98    0.02   10.13 ^ _459_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.39    0.49   10.62 ^ _459_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net99 (net)
                  0.39    0.00   10.62 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   11.04 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[2] (net)
                  0.42    0.00   11.05 ^ la_data_out[2] (out)
                                 11.05   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 16.35   slack (MET)


Startpoint: _350_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.98 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ _350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.30    1.20    1.44    9.43 ^ _350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net88 (net)
                  1.20    0.00    9.43 ^ fanout129/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     8    0.20    0.81    0.67   10.10 ^ fanout129/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                                         net129 (net)
                  0.82    0.02   10.12 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.46   10.59 ^ _464_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net104 (net)
                  0.37    0.00   10.59 ^ output104/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   11.00 ^ output104/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[7] (net)
                  0.42    0.00   11.01 ^ la_data_out[7] (out)
                                 11.01   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -11.01   data arrival time
-----------------------------------------------------------------------------
                                 16.39   slack (MET)


Startpoint: _352_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.27    1.07    1.36    9.33 ^ _352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net90 (net)
                  1.07    0.00    9.33 ^ fanout128/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     8    0.09    0.73    0.64    9.97 ^ fanout128/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net128 (net)
                  0.73    0.00    9.98 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.42    0.49   10.46 ^ _466_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net106 (net)
                  0.42    0.00   10.46 ^ output106/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.20    0.43    0.42   10.89 ^ output106/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[9] (net)
                  0.43    0.00   10.89 ^ la_data_out[9] (out)
                                 10.89   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.89   data arrival time
-----------------------------------------------------------------------------
                                 16.51   slack (MET)


Startpoint: _348_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.98 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ _348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.24    0.98    1.32    9.31 ^ _348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net86 (net)
                  0.98    0.00    9.31 ^ fanout133/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.13    0.55    0.71   10.02 ^ fanout133/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net133 (net)
                  0.55    0.01   10.03 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.36    0.43   10.46 ^ _462_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net102 (net)
                  0.36    0.00   10.46 ^ output102/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.41   10.88 ^ output102/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[5] (net)
                  0.42    0.00   10.88 ^ la_data_out[5] (out)
                                 10.88   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.88   data arrival time
-----------------------------------------------------------------------------
                                 16.52   slack (MET)


Startpoint: _346_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.98 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ _346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     4    0.21    0.85    1.24    9.23 ^ _346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net84 (net)
                  0.85    0.00    9.23 ^ fanout137/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     8    0.12    0.53    0.67    9.91 ^ fanout137/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net137 (net)
                  0.53    0.02    9.92 ^ _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.43   10.35 ^ _460_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net100 (net)
                  0.35    0.00   10.35 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.41   10.77 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[3] (net)
                  0.42    0.00   10.77 ^ la_data_out[3] (out)
                                 10.77   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.77   data arrival time
-----------------------------------------------------------------------------
                                 16.63   slack (MET)


Startpoint: _355_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.02    0.37    0.92    8.89 ^ _355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net78 (net)
                  0.37    0.00    8.89 ^ fanout126/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     4    0.21    0.42    0.40    9.29 ^ fanout126/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         net126 (net)
                  0.42    0.00    9.29 ^ fanout125/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.35    0.41    9.70 ^ fanout125/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net125 (net)
                  0.35    0.00    9.70 ^ _469_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.40   10.10 ^ _469_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net94 (net)
                  0.35    0.00   10.10 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.41   10.52 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[12] (net)
                  0.42    0.00   10.52 ^ la_data_out[12] (out)
                                 10.52   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.52   data arrival time
-----------------------------------------------------------------------------
                                 16.88   slack (MET)


Startpoint: _351_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.31    1.23    1.45    9.43 ^ _351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net89 (net)
                  1.23    0.00    9.43 ^ _465_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.39    0.51    9.94 ^ _465_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net105 (net)
                  0.39    0.00    9.94 ^ output105/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.36 ^ output105/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[8] (net)
                  0.42    0.00   10.36 ^ la_data_out[8] (out)
                                 10.36   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.36   data arrival time
-----------------------------------------------------------------------------
                                 17.04   slack (MET)


Startpoint: _343_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.98 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ _343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.17    0.69    1.16    9.15 ^ _343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net75 (net)
                  0.69    0.00    9.15 ^ _457_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     2    0.09    0.77    0.66    9.80 ^ _457_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.77    0.01    9.82 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44   10.25 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[0] (net)
                  0.42    0.00   10.26 ^ la_data_out[0] (out)
                                 10.26   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.26   data arrival time
-----------------------------------------------------------------------------
                                 17.14   slack (MET)


Startpoint: _354_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    1.00    1.33    9.30 ^ _354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net77 (net)
                  1.00    0.00    9.31 ^ _468_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.42    0.52    9.82 ^ _468_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net93 (net)
                  0.42    0.00    9.82 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.24 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[11] (net)
                  0.42    0.00   10.25 ^ la_data_out[11] (out)
                                 10.25   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.25   data arrival time
-----------------------------------------------------------------------------
                                 17.15   slack (MET)


Startpoint: _356_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.25    1.02    1.35    9.31 ^ _356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net79 (net)
                  1.02    0.00    9.32 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.35    0.47    9.79 ^ _470_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net95 (net)
                  0.35    0.00    9.79 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.21 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[13] (net)
                  0.42    0.00   10.21 ^ la_data_out[13] (out)
                                 10.21   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.21   data arrival time
-----------------------------------------------------------------------------
                                 17.19   slack (MET)


Startpoint: _344_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.98 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ _344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.24    0.98    1.33    9.32 ^ _344_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net82 (net)
                  0.98    0.01    9.33 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.39    0.44    9.77 ^ _458_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net98 (net)
                  0.39    0.00    9.77 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.19 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[1] (net)
                  0.42    0.00   10.19 ^ la_data_out[1] (out)
                                 10.19   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.19   data arrival time
-----------------------------------------------------------------------------
                                 17.21   slack (MET)


Startpoint: _357_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_3__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.09    0.15    0.31    7.98 ^ clkbuf_2_3__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_3__leaf_counter.clk (net)
                  0.15    0.00    7.99 ^ _357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.21    0.86    1.26    9.25 ^ _357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net80 (net)
                  0.86    0.00    9.25 ^ _471_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.02    0.37    0.47    9.72 ^ _471_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net96 (net)
                  0.37    0.00    9.72 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.14 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[14] (net)
                  0.42    0.00   10.14 ^ la_data_out[14] (out)
                                 10.14   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.14   data arrival time
-----------------------------------------------------------------------------
                                 17.26   slack (MET)


Startpoint: _358_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     8    0.19    0.80    1.22    9.19 ^ _358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net81 (net)
                  0.80    0.00    9.19 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.03    0.48    0.49    9.68 ^ _472_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net97 (net)
                  0.48    0.00    9.69 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42   10.11 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[15] (net)
                  0.42    0.00   10.11 ^ la_data_out[15] (out)
                                 10.11   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                -10.11   data arrival time
-----------------------------------------------------------------------------
                                 17.29   slack (MET)


Startpoint: _353_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: la_data_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_2__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    14    0.06    0.13    0.30    7.97 ^ clkbuf_2_2__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_2__leaf_counter.clk (net)
                  0.13    0.00    7.97 ^ _353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.02    0.43    0.95    8.93 ^ _353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                         net76 (net)
                  0.43    0.00    8.93 ^ _467_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.02    0.41    0.44    9.36 ^ _467_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         net92 (net)
                  0.41    0.00    9.36 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.42    9.78 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         la_data_out[10] (net)
                  0.42    0.00    9.79 ^ la_data_out[10] (out)
                                  9.79   data arrival time

                         24.00   24.00   clock clk (rise edge)
                          4.65   28.65   clock network delay (propagated)
                         -0.25   28.40   clock uncertainty
                          0.00   28.40   clock reconvergence pessimism
                         -1.00   27.40   output external delay
                                 27.40   data required time
-----------------------------------------------------------------------------
                                 27.40   data required time
                                 -9.79   data arrival time
-----------------------------------------------------------------------------
                                 17.61   slack (MET)


Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          5.57    5.57   clock source latency
     2    0.26    0.61    0.00    5.57 ^ wb_clk_i (in)
                                         wb_clk_i (net)
                  0.81    0.09    5.66 ^ _172_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.10    0.32    5.97 ^ _172_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _034_ (net)
                  0.10    0.00    5.97 ^ _173_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     2    0.10    1.64    1.14    7.11 ^ _173_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         counter.clk (net)
                  1.64    0.01    7.13 ^ clkbuf_0_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.15    0.24    0.54    7.66 ^ clkbuf_0_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_0_counter.clk (net)
                  0.24    0.01    7.67 ^ clkbuf_2_0__f_counter.clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    22    0.10    0.16    0.32    7.99 ^ clkbuf_2_0__f_counter.clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                         clknet_2_0__leaf_counter.clk (net)
                  0.16    0.00    7.99 ^ _342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
     6    0.25    1.01    1.35    9.35 ^ _342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                         net107 (net)
                  1.02    0.06    9.40 ^ output107/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.19    0.42    0.44    9.85 ^ output107/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                                         wbs_ack_o (net)
                  0.42    0.00    9.85 ^ wbs_ack_o (out)
                                  9.85   data arrival time

                         48.00   48.00   clock clk (rise edge)
                          4.65   52.65   clock network delay (propagated)
                         -0.25   52.40   clock uncertainty
                          0.00   52.40   clock reconvergence pessimism
                         -8.41   43.99   output external delay
                                 43.99   data required time
-----------------------------------------------------------------------------
                                 43.99   data required time
                                 -9.85   data arrival time
-----------------------------------------------------------------------------
                                 34.14   slack (MET)



worst slack corner Typical: 4.9199
