
*** Running vivado
    with args -log ip_pivot.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_pivot.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ip_pivot.tcl -notrace
Command: synth_design -top ip_pivot -part xc7z010clg400-1 -mode Out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11384
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.051 ; gain = 25.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ip_pivot' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:61]
	Parameter COLSIZE bound to: 101 - type: integer 
	Parameter ROWSIZE bound to: 51 - type: integer 
INFO: [Synth 8-3491] module 'divider_32' declared at 'C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/divider_32.vhd:31' bound to instance 'div' of component 'divider_32' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:134]
INFO: [Synth 8-638] synthesizing module 'divider_32' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/divider_32.vhd:42]
INFO: [Synth 8-3491] module 'div_gen_0' declared at 'C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.runs/synth_1/.Xil/Vivado-11812-DESKTOP-QI02RAP/realtime/div_gen_0_stub.vhdl:5' bound to instance 'div' of component 'div_gen_0' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/divider_32.vhd:56]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.runs/synth_1/.Xil/Vivado-11812-DESKTOP-QI02RAP/realtime/div_gen_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'divider_32' (1#1) [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/divider_32.vhd:42]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIGNED_UNSIGNED bound to: signed - type: string 
INFO: [Synth 8-3491] module 'dsp' declared at 'C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/dsp.vhd:15' bound to instance 'dsp1' of component 'dsp' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:145]
INFO: [Synth 8-638] synthesizing module 'dsp' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/dsp.vhd:25]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIGNED_UNSIGNED bound to: signed - type: string 
INFO: [Synth 8-256] done synthesizing module 'dsp' (2#1) [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/dsp.vhd:25]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIGNED_UNSIGNED bound to: signed - type: string 
INFO: [Synth 8-3491] module 'dsp' declared at 'C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/dsp.vhd:15' bound to instance 'dsp2' of component 'dsp' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:159]
WARNING: [Synth 8-614] signal 'res_o_s_1' is read in the process but is not in the sensitivity list [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:240]
WARNING: [Synth 8-614] signal 'res_o_s_2' is read in the process but is not in the sensitivity list [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'ip_pivot' (3#1) [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1228.758 ; gain = 102.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1228.758 ; gain = 102.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1228.758 ; gain = 102.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1228.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'div/div'
Finished Parsing XDC File [c:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'div/div'
Parsing XDC File [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/constrs_1/new/konst1.xdc]
Finished Parsing XDC File [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/constrs_1/new/konst1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1352.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1363.527 ; gain = 11.480
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1363.527 ; gain = 237.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1363.527 ; gain = 237.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for div/div. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1363.527 ; gain = 237.180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_pivot'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
                      s9 |                             1001 |                             1001
                     s10 |                             1010 |                             1010
                     s11 |                             1011 |                             1011
                     s12 |                             1100 |                             1100
                     s14 |                             1101 |                             1110
                     s13 |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_pivot'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1363.527 ; gain = 237.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 163   
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	  15 Input   32 Bit        Muxes := 9     
	   2 Input   13 Bit        Muxes := 5     
	  15 Input   13 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	  15 Input    7 Bit        Muxes := 2     
	  15 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 101   
	  15 Input    1 Bit        Muxes := 160   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP m_reg_s0, operation Mode is: A2*B.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP m_reg_s0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP m_reg_s0, operation Mode is: A2*B2.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP m_reg_s0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP p_reg_s_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register m1_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: operator p_reg_s0 is absorbed into DSP p_reg_s_reg.
DSP Report: Generating DSP m_reg_s0, operation Mode is: A*B2.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP m_reg_s0, operation Mode is: A2*B2.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP m_reg_s0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP p_reg_s_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register m1_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: operator p_reg_s0 is absorbed into DSP p_reg_s_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1363.527 ; gain = 237.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp         | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp         | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp         | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp         | (C'-A2:B2)'     | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp         | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp         | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp         | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp         | (C'-A2:B2)'     | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1371.078 ; gain = 244.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1387.754 ; gain = 261.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1425.945 ; gain = 299.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1441.320 ; gain = 314.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1441.320 ; gain = 314.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1441.320 ; gain = 314.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1441.320 ; gain = 314.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1441.320 ; gain = 314.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1441.320 ; gain = 314.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |div_gen_0_bbox |     1|
|2     |CARRY4         |    19|
|3     |DSP48E1        |     4|
|6     |LUT1           |     9|
|7     |LUT2           |    60|
|8     |LUT3           |    56|
|9     |LUT4           |    56|
|10    |LUT5           |   168|
|11    |LUT6           |  2195|
|12    |MUXF7          |   921|
|13    |MUXF8          |   416|
|14    |FDRE           |  4245|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1441.320 ; gain = 314.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1441.320 ; gain = 180.203
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1441.320 ; gain = 314.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1453.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1453.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1453.562 ; gain = 327.215
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.runs/synth_1/ip_pivot.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ip_pivot_utilization_synth.rpt -pb ip_pivot_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 13 17:33:55 2022...

*** Running vivado
    with args -log ip_pivot.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ip_pivot.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ip_pivot.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.023 ; gain = 0.000
Command: synth_design -top ip_pivot -part xc7z010clg400-1 -mode Out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.293 ; gain = 26.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ip_pivot' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:61]
	Parameter COLSIZE bound to: 101 - type: integer 
	Parameter ROWSIZE bound to: 51 - type: integer 
INFO: [Synth 8-3491] module 'divider_32' declared at 'C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/divider_32.vhd:31' bound to instance 'div' of component 'divider_32' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:134]
INFO: [Synth 8-638] synthesizing module 'divider_32' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/divider_32.vhd:42]
INFO: [Synth 8-3491] module 'div_gen_0' declared at 'C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.runs/synth_1/.Xil/Vivado-10436-DESKTOP-QI02RAP/realtime/div_gen_0_stub.vhdl:5' bound to instance 'div' of component 'div_gen_0' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/divider_32.vhd:56]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.runs/synth_1/.Xil/Vivado-10436-DESKTOP-QI02RAP/realtime/div_gen_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'divider_32' (1#1) [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/divider_32.vhd:42]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIGNED_UNSIGNED bound to: signed - type: string 
INFO: [Synth 8-3491] module 'dsp' declared at 'C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/dsp.vhd:15' bound to instance 'dsp1' of component 'dsp' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:145]
INFO: [Synth 8-638] synthesizing module 'dsp' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/dsp.vhd:25]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIGNED_UNSIGNED bound to: signed - type: string 
INFO: [Synth 8-256] done synthesizing module 'dsp' (2#1) [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/dsp.vhd:25]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIGNED_UNSIGNED bound to: signed - type: string 
INFO: [Synth 8-3491] module 'dsp' declared at 'C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/dsp.vhd:15' bound to instance 'dsp2' of component 'dsp' [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:159]
WARNING: [Synth 8-614] signal 'res_o_s_1' is read in the process but is not in the sensitivity list [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:240]
WARNING: [Synth 8-614] signal 'res_o_s_2' is read in the process but is not in the sensitivity list [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'ip_pivot' (3#1) [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1228.648 ; gain = 102.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1228.648 ; gain = 102.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1228.648 ; gain = 102.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1228.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'div/div'
Finished Parsing XDC File [c:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'div/div'
Parsing XDC File [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/constrs_1/new/konst1.xdc]
Finished Parsing XDC File [C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.srcs/constrs_1/new/konst1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1348.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1361.473 ; gain = 13.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1361.473 ; gain = 235.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1361.473 ; gain = 235.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for div/div. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1361.473 ; gain = 235.449
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_pivot'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
                      s9 |                             1001 |                             1001
                     s10 |                             1010 |                             1010
                     s11 |                             1011 |                             1011
                     s12 |                             1100 |                             1100
                     s14 |                             1101 |                             1110
                     s13 |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_pivot'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1361.473 ; gain = 235.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 163   
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	  15 Input   32 Bit        Muxes := 9     
	   2 Input   13 Bit        Muxes := 5     
	  15 Input   13 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	  15 Input    7 Bit        Muxes := 2     
	  15 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 101   
	  15 Input    1 Bit        Muxes := 160   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP m_reg_s0, operation Mode is: A2*B.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP m_reg_s0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP m_reg_s0, operation Mode is: A2*B2.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP m_reg_s0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP p_reg_s_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register m1_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: operator p_reg_s0 is absorbed into DSP p_reg_s_reg.
DSP Report: Generating DSP m_reg_s0, operation Mode is: A*B2.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP m_reg_s0, operation Mode is: A2*B2.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP m_reg_s0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: operator m_reg_s0 is absorbed into DSP m_reg_s0.
DSP Report: Generating DSP p_reg_s_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register m1_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: register p_reg_s_reg is absorbed into DSP p_reg_s_reg.
DSP Report: operator p_reg_s0 is absorbed into DSP p_reg_s_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1361.473 ; gain = 235.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp         | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp         | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp         | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp         | (C'-A2:B2)'     | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp         | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|dsp         | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp         | (PCIN>>17)+A2*B | 18     | 15     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp         | (C'-A2:B2)'     | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1368.188 ; gain = 242.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1383.277 ; gain = 257.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1422.078 ; gain = 296.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1436.770 ; gain = 310.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1436.770 ; gain = 310.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1436.770 ; gain = 310.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1436.770 ; gain = 310.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1436.770 ; gain = 310.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1436.770 ; gain = 310.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |div_gen_0_bbox |     1|
|2     |CARRY4         |    19|
|3     |DSP48E1        |     4|
|6     |LUT1           |     9|
|7     |LUT2           |    60|
|8     |LUT3           |    56|
|9     |LUT4           |    56|
|10    |LUT5           |   168|
|11    |LUT6           |  2195|
|12    |MUXF7          |   921|
|13    |MUXF8          |   416|
|14    |FDRE           |  4245|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1436.770 ; gain = 310.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1436.770 ; gain = 177.922
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1436.770 ; gain = 310.746
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1448.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1448.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1448.867 ; gain = 322.844
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/8_semestar/system_level/project_7/project_7.runs/synth_1/ip_pivot.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ip_pivot_utilization_synth.rpt -pb ip_pivot_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 13 17:36:45 2022...
