v 20130925 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 22000 17900 15 8 1 0 0 4 1
11
T 20000 17900 15 8 1 0 0 4 1
10
T 18000 17900 15 8 1 0 0 4 1
9
T 16000 17900 15 8 1 0 0 4 1
8
T 14000 17900 15 8 1 0 0 4 1
7
T 12000 17900 15 8 1 0 0 4 1
6
T 10000 17900 15 8 1 0 0 4 1
5
T 8000 17900 15 8 1 0 0 4 1
4
T 6000 17900 15 8 1 0 0 4 1
3
T 4000 17900 15 8 1 0 0 4 1
2
T 2000 17900 15 8 1 0 0 4 1
1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 3000 18000 3000 17800 15 0 0 0 -1 -1
T 18000 1100 15 8 1 0 0 4 1
9
T 20000 1100 15 8 1 0 0 4 1
10
T 22000 1100 15 8 1 0 0 4 1
11
L 19000 1200 19000 1000 15 0 0 0 -1 -1
L 21000 1200 21000 1000 15 0 0 0 -1 -1
T 22900 2000 15 8 1 0 0 4 1
A
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 17500 15 8 1 0 0 4 1
I
L 23000 3000 22800 3000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 17000 22800 17000 15 0 0 0 -1 -1
T 1100 17500 15 8 1 0 0 4 1
I
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 12000 15 8 1 0 0 4 1
F
L 1200 17000 1000 17000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 13000 1000 13000 15 0 0 0 -1 -1
T 16000 1100 15 8 1 0 0 4 1
8
T 14000 1100 15 8 1 0 0 4 1
7
T 12000 1100 15 8 1 0 0 4 1
6
T 10000 1100 15 8 1 0 0 4 1
5
T 8000 1100 15 8 1 0 0 4 1
4
T 6000 1100 15 8 1 0 0 4 1
3
T 4000 1100 15 8 1 0 0 4 1
2
T 2000 1100 15 8 1 0 0 4 1
1
T 1100 2000 15 8 1 0 0 4 1
A
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 10000 15 8 1 0 0 4 1
E
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15300 1900 15 8 1 0 0 0 1
TITLE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 15300 1600 15 8 1 0 0 0 1
FILE:
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 15900 1600 5 10 1 1 0 0 1
file=HF-Bone_pg1.sch
T 19900 1300 5 10 1 1 0 0 1
author=Tom King / Eric Brombaugh
}
C 13800 2000 1 0 0 EMBEDDEDmount_hole.sym
[
T 14595 1999 8 10 0 1 0 0 1
refdes=MH?
V 14699 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 14699 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
P 13800 2500 14400 2500 1 0 0
{
T 13800 2500 5 10 0 0 0 0 1
pintype=unknown
T 14455 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 14305 2545 5 10 0 1 0 6 1
pinnumber=1
T 13800 2500 5 10 0 0 0 0 1
pinseq=1
T 14200 2800 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 14595 1999 5 10 1 1 0 0 1
refdes=MH2
T 13800 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 13800 1300 1 0 0 EMBEDDEDmount_hole.sym
[
T 14595 1299 8 10 0 1 0 0 1
refdes=MH?
V 14699 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 14699 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
P 13800 1800 14400 1800 1 0 0
{
T 13800 1800 5 10 0 0 0 0 1
pintype=unknown
T 14455 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 14305 1845 5 10 0 1 0 6 1
pinnumber=1
T 13800 1800 5 10 0 0 0 0 1
pinseq=1
T 14200 2100 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 14595 1299 5 10 1 1 0 0 1
refdes=MH4
T 13800 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 12500 2000 1 0 0 EMBEDDEDmount_hole.sym
[
T 13295 1999 8 10 0 1 0 0 1
refdes=MH?
V 13399 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 13399 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
P 12500 2500 13100 2500 1 0 0
{
T 12500 2500 5 10 0 0 0 0 1
pintype=unknown
T 13155 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 13005 2545 5 10 0 1 0 6 1
pinnumber=1
T 12500 2500 5 10 0 0 0 0 1
pinseq=1
T 12900 2800 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 13295 1999 5 10 1 1 0 0 1
refdes=MH1
T 12500 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 12500 1300 1 0 0 EMBEDDEDmount_hole.sym
[
T 13295 1299 8 10 0 1 0 0 1
refdes=MH?
V 13399 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 13399 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
P 12500 1800 13100 1800 1 0 0
{
T 12500 1800 5 10 0 0 0 0 1
pintype=unknown
T 13155 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 13005 1845 5 10 0 1 0 6 1
pinnumber=1
T 12500 1800 5 10 0 0 0 0 1
pinseq=1
T 12900 2100 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 13295 1299 5 10 1 1 0 0 1
refdes=MH3
T 12500 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
T 19900 1600 9 10 1 0 0 0 1
-
T 15900 1300 9 10 1 0 0 0 1
1
T 17400 1300 9 10 1 0 0 0 1
2
T 15900 2000 9 10 1 0 0 0 1
HF-Bone  V0.1: Connector, and Codec
N 3200 11800 3200 16600 4
N 3600 12800 3200 12800 4
N 5400 11800 5400 16600 4
N 5400 11800 3200 11800 4
N 5000 12800 5400 12800 4
N 2800 12500 2800 12600 4
N 5300 13000 5000 13000 4
N 3300 13000 3600 13000 4
N 1900 16200 3600 16200 4
{
T 1900 16200 5 10 1 1 0 0 1
netname=CODEC_CS
}
N 1900 16000 3600 16000 4
{
T 1900 16000 5 10 1 1 0 0 1
netname=JA1
}
N 1900 15800 3600 15800 4
{
T 1900 15800 5 10 1 1 0 0 1
netname=JA2
}
N 1900 15600 3600 15600 4
{
T 1900 15600 5 10 1 1 0 0 1
netname=JA3
}
N 1900 15400 3600 15400 4
{
T 1900 15400 5 10 1 1 0 0 1
netname=JB0
}
N 1900 15200 3600 15200 4
{
T 1900 15200 5 10 1 1 0 0 1
netname=JB1
}
N 1900 15000 3600 15000 4
{
T 1900 15000 5 10 1 1 0 0 1
netname=SPI_SCLK
}
N 1900 14800 3600 14800 4
{
T 1900 14800 5 10 1 1 0 0 1
netname=SPI_MOSI
}
N 1900 14600 3600 14600 4
{
T 1900 14600 5 10 1 1 0 0 1
netname=JC0
}
N 1900 14400 3600 14400 4
{
T 1900 14400 5 10 1 1 0 0 1
netname=JC1
}
N 1900 14200 3600 14200 4
{
T 1900 14200 5 10 1 1 0 0 1
netname=JC2
}
N 1900 14000 3600 14000 4
{
T 1900 14000 5 10 1 1 0 0 1
netname=JC3
}
N 5000 14000 6600 14000 4
{
T 6200 14000 5 10 1 1 0 0 1
netname=JC7
}
N 5000 14200 6600 14200 4
{
T 6200 14200 5 10 1 1 0 0 1
netname=JC6
}
N 5000 14400 6600 14400 4
{
T 6200 14400 5 10 1 1 0 0 1
netname=JC5
}
N 5000 14600 6600 14600 4
{
T 6200 14600 5 10 1 1 0 0 1
netname=JC4
}
N 5000 14800 6600 14800 4
{
T 6200 14800 5 10 1 1 0 0 1
netname=JB7
}
N 5000 15000 6600 15000 4
{
T 5800 15000 5 10 1 1 0 0 1
netname=SPI_MISO
}
N 5000 15200 6600 15200 4
{
T 6000 15200 5 10 1 1 0 0 1
netname=AD_CS
}
N 5000 15400 6600 15400 4
{
T 6200 15400 5 10 1 1 0 0 1
netname=JB4
}
N 5000 15600 6600 15600 4
{
T 6200 15600 5 10 1 1 0 0 1
netname=JA7
}
N 5000 15800 6600 15800 4
{
T 6200 15800 5 10 1 1 0 0 1
netname=JA6
}
N 5000 16000 6600 16000 4
{
T 6200 16000 5 10 1 1 0 0 1
netname=JA5
}
N 5000 16200 6600 16200 4
{
T 6200 16200 5 10 1 1 0 0 1
netname=JA4
}
T 3800 17300 9 10 1 0 0 0 1
32-bit I/O Jack
N 5300 12500 2800 12500 4
N 5300 13000 5300 12500 4
N 3300 13000 3300 12500 4
N 1900 13800 3600 13800 4
{
T 1900 13800 5 10 1 1 0 0 1
netname=JD0
}
N 1900 13600 3600 13600 4
{
T 1900 13600 5 10 1 1 0 0 1
netname=JD1
}
N 1900 13400 3600 13400 4
{
T 1900 13400 5 10 1 1 0 0 1
netname=JD2
}
N 1900 13200 3600 13200 4
{
T 1900 13200 5 10 1 1 0 0 1
netname=CN/A
}
N 5000 13800 6600 13800 4
{
T 6200 13800 5 10 1 1 0 0 1
netname=JD4
}
N 5000 13600 6600 13600 4
{
T 6200 13600 5 10 1 1 0 0 1
netname=JD5
}
N 5000 13400 6600 13400 4
{
T 6000 13400 5 10 1 1 0 0 1
netname=N/A
}
N 5000 13200 6600 13200 4
{
T 6200 13200 5 10 1 1 0 0 1
netname=JD7
}
N 3600 16600 3200 16600 4
N 5000 16600 5400 16600 4
C 2600 12600 1 0 0 EMBEDDED5V-plus-1.sym
[
T 2900 12600 8 8 0 0 0 0 1
net=+5V:1
T 2675 12850 9 8 1 0 0 0 1
+5V
L 2650 12800 2950 12800 3 0 0 0 -1 -1
P 2800 12600 2800 12800 1 0 0
{
T 2850 12650 5 6 0 1 0 0 1
pintype=pwr
T 2850 12650 5 6 0 1 0 0 1
pinlabel=1
T 2850 12650 5 6 0 0 0 0 1
pinseq=1
T 2850 12650 5 6 0 1 0 0 1
pinnumber=1
}
]
C 3100 11500 1 0 0 EMBEDDEDgnd-1.sym
[
T 3400 11550 8 10 0 0 0 0 1
net=GND:1
P 3200 11600 3200 11800 1 0 1
{
T 3258 11661 5 4 0 1 0 0 1
pinnumber=1
T 3258 11661 5 4 0 0 0 0 1
pinseq=1
T 3258 11661 5 4 0 1 0 0 1
pinlabel=1
T 3258 11661 5 4 0 1 0 0 1
pintype=pwr
}
L 3100 11600 3300 11600 3 0 0 0 -1 -1
L 3155 11550 3245 11550 3 0 0 0 -1 -1
L 3180 11510 3220 11510 3 0 0 0 -1 -1
]
C 3600 12700 1 0 0 EMBEDDEDhirose_fx2_40.sym
[
P 3600 12800 3900 12800 1 0 0
{
T 3805 12845 5 8 1 1 0 6 1
pinnumber=40
T 3800 12750 5 8 0 0 180 0 1
pinseq=40
T 3955 12795 5 8 0 1 0 0 1
pinlabel=B20
T 3800 12750 5 8 0 1 180 0 1
pintype=pas
}
P 3900 13000 3600 13000 1 0 1
{
T 3805 13045 5 8 1 1 0 6 1
pinnumber=39
T 3750 12950 5 8 0 0 180 0 1
pinseq=39
T 3955 12995 5 8 0 1 0 0 1
pinlabel=B19
T 3750 12950 5 8 0 1 180 0 1
pintype=pas
}
P 3600 13200 3900 13200 1 0 0
{
T 3805 13245 5 8 1 1 0 6 1
pinnumber=38
T 3800 13150 5 8 0 0 180 0 1
pinseq=38
T 3955 13195 5 8 0 1 0 0 1
pinlabel=B18
T 3800 13150 5 8 0 1 180 0 1
pintype=pas
}
P 3900 13400 3600 13400 1 0 1
{
T 3805 13445 5 8 1 1 0 6 1
pinnumber=37
T 3750 13350 5 8 0 0 180 0 1
pinseq=37
T 3955 13395 5 8 0 1 0 0 1
pinlabel=B17
T 3750 13350 5 8 0 1 180 0 1
pintype=pas
}
P 3600 13600 3900 13600 1 0 0
{
T 3805 13645 5 8 1 1 0 6 1
pinnumber=36
T 3800 13550 5 8 0 0 180 0 1
pinseq=36
T 3955 13595 5 8 0 1 0 0 1
pinlabel=B16
T 3800 13550 5 8 0 1 180 0 1
pintype=pas
}
P 3900 13800 3600 13800 1 0 1
{
T 3805 13845 5 8 1 1 0 6 1
pinnumber=35
T 3750 13750 5 8 0 0 180 0 1
pinseq=35
T 3955 13795 5 8 0 1 0 0 1
pinlabel=B15
T 3750 13750 5 8 0 1 180 0 1
pintype=pas
}
P 3600 14000 3900 14000 1 0 0
{
T 3805 14045 5 8 1 1 0 6 1
pinnumber=34
T 3800 13950 5 8 0 0 180 0 1
pinseq=34
T 3955 13995 5 8 0 1 0 0 1
pinlabel=B14
T 3800 13950 5 8 0 1 180 0 1
pintype=pas
}
P 3900 14200 3600 14200 1 0 1
{
T 3805 14245 5 8 1 1 0 6 1
pinnumber=33
T 3750 14150 5 8 0 0 180 0 1
pinseq=33
T 3955 14195 5 8 0 1 0 0 1
pinlabel=B13
T 3750 14150 5 8 0 1 180 0 1
pintype=pas
}
P 3600 14400 3900 14400 1 0 0
{
T 3805 14445 5 8 1 1 0 6 1
pinnumber=32
T 3800 14350 5 8 0 0 180 0 1
pinseq=32
T 3955 14395 5 8 0 1 0 0 1
pinlabel=B12
T 3800 14350 5 8 0 1 180 0 1
pintype=pas
}
P 3900 14600 3600 14600 1 0 1
{
T 3805 14645 5 8 1 1 0 6 1
pinnumber=31
T 3750 14550 5 8 0 0 180 0 1
pinseq=31
T 3955 14595 5 8 0 1 0 0 1
pinlabel=B11
T 3750 14550 5 8 0 1 180 0 1
pintype=pas
}
P 3600 14800 3900 14800 1 0 0
{
T 3805 14845 5 8 1 1 0 6 1
pinnumber=30
T 3800 14750 5 8 0 0 180 0 1
pinseq=30
T 3955 14795 5 8 0 1 0 0 1
pinlabel=B10
T 3800 14750 5 8 0 1 180 0 1
pintype=pas
}
P 3900 15000 3600 15000 1 0 1
{
T 3805 15045 5 8 1 1 0 6 1
pinnumber=29
T 3750 14950 5 8 0 0 180 0 1
pinseq=29
T 3955 14995 5 8 0 1 0 0 1
pinlabel=B9
T 3750 14950 5 8 0 1 180 0 1
pintype=pas
}
P 3600 15200 3900 15200 1 0 0
{
T 3805 15245 5 8 1 1 0 6 1
pinnumber=28
T 3800 15150 5 8 0 0 180 0 1
pinseq=28
T 3955 15195 5 8 0 1 0 0 1
pinlabel=B8
T 3800 15150 5 8 0 1 180 0 1
pintype=pas
}
P 3900 15400 3600 15400 1 0 1
{
T 3805 15445 5 8 1 1 0 6 1
pinnumber=27
T 3750 15350 5 8 0 0 180 0 1
pinseq=27
T 3955 15395 5 8 0 1 0 0 1
pinlabel=B7
T 3750 15350 5 8 0 1 180 0 1
pintype=pas
}
P 3600 15600 3900 15600 1 0 0
{
T 3805 15645 5 8 1 1 0 6 1
pinnumber=26
T 3800 15550 5 8 0 0 180 0 1
pinseq=26
T 3955 15595 5 8 0 1 0 0 1
pinlabel=B6
T 3800 15550 5 8 0 1 180 0 1
pintype=pas
}
P 3900 15800 3600 15800 1 0 1
{
T 3805 15845 5 8 1 1 0 6 1
pinnumber=25
T 3750 15750 5 8 0 0 180 0 1
pinseq=25
T 3955 15795 5 8 0 1 0 0 1
pinlabel=B5
T 3750 15750 5 8 0 1 180 0 1
pintype=pas
}
P 3600 16000 3900 16000 1 0 0
{
T 3805 16045 5 8 1 1 0 6 1
pinnumber=24
T 3800 15950 5 8 0 0 180 0 1
pinseq=24
T 3955 15995 5 8 0 1 0 0 1
pinlabel=B4
T 3800 15950 5 8 0 1 180 0 1
pintype=pas
}
P 3900 16200 3600 16200 1 0 1
{
T 3805 16245 5 8 1 1 0 6 1
pinnumber=23
T 3750 16150 5 8 0 0 180 0 1
pinseq=23
T 3955 16195 5 8 0 1 0 0 1
pinlabel=B3
T 3750 16150 5 8 0 1 180 0 1
pintype=pas
}
P 3600 16400 3900 16400 1 0 0
{
T 3805 16445 5 8 1 1 0 6 1
pinnumber=22
T 3800 16350 5 8 0 0 180 0 1
pinseq=22
T 3955 16395 5 8 0 1 0 0 1
pinlabel=B2
T 3800 16350 5 8 0 1 180 0 1
pintype=pas
}
P 3900 16600 3600 16600 1 0 1
{
T 3805 16645 5 8 1 1 0 6 1
pinnumber=21
T 3750 16550 5 8 0 0 180 0 1
pinseq=21
T 3955 16595 5 8 0 1 0 0 1
pinlabel=B1
T 3750 16550 5 8 0 1 180 0 1
pintype=pas
}
T 4200 16900 8 10 0 1 180 6 1
refdes=J?
B 3900 12700 800 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5000 12800 4700 12800 1 0 0
{
T 4795 12845 5 8 1 1 0 0 1
pinnumber=20
T 4800 12750 5 8 0 0 180 6 1
pinseq=20
T 4645 12795 5 8 0 1 0 6 1
pinlabel=A20
T 4800 12750 5 8 0 1 180 6 1
pintype=pas
}
P 4700 13000 5000 13000 1 0 1
{
T 4795 13045 5 8 1 1 0 0 1
pinnumber=19
T 4850 12950 5 8 0 0 180 6 1
pinseq=19
T 4645 12995 5 8 0 1 0 6 1
pinlabel=A19
T 4850 12950 5 8 0 1 180 6 1
pintype=pas
}
P 5000 13200 4700 13200 1 0 0
{
T 4795 13245 5 8 1 1 0 0 1
pinnumber=18
T 4800 13150 5 8 0 0 180 6 1
pinseq=18
T 4645 13195 5 8 0 1 0 6 1
pinlabel=A18
T 4800 13150 5 8 0 1 180 6 1
pintype=pas
}
P 4700 13400 5000 13400 1 0 1
{
T 4795 13445 5 8 1 1 0 0 1
pinnumber=17
T 4850 13350 5 8 0 0 180 6 1
pinseq=17
T 4645 13395 5 8 0 1 0 6 1
pinlabel=A17
T 4850 13350 5 8 0 1 180 6 1
pintype=pas
}
P 5000 13600 4700 13600 1 0 0
{
T 4795 13645 5 8 1 1 0 0 1
pinnumber=16
T 4800 13550 5 8 0 0 180 6 1
pinseq=16
T 4645 13595 5 8 0 1 0 6 1
pinlabel=A16
T 4800 13550 5 8 0 1 180 6 1
pintype=pas
}
P 4700 13800 5000 13800 1 0 1
{
T 4795 13845 5 8 1 1 0 0 1
pinnumber=15
T 4850 13750 5 8 0 0 180 6 1
pinseq=15
T 4645 13795 5 8 0 1 0 6 1
pinlabel=A15
T 4850 13750 5 8 0 1 180 6 1
pintype=pas
}
P 5000 14000 4700 14000 1 0 0
{
T 4795 14045 5 8 1 1 0 0 1
pinnumber=14
T 4800 13950 5 8 0 0 180 6 1
pinseq=14
T 4645 13995 5 8 0 1 0 6 1
pinlabel=A14
T 4800 13950 5 8 0 1 180 6 1
pintype=pas
}
P 4700 14200 5000 14200 1 0 1
{
T 4795 14245 5 8 1 1 0 0 1
pinnumber=13
T 4850 14150 5 8 0 0 180 6 1
pinseq=13
T 4645 14195 5 8 0 1 0 6 1
pinlabel=A13
T 4850 14150 5 8 0 1 180 6 1
pintype=pas
}
P 5000 14400 4700 14400 1 0 0
{
T 4795 14445 5 8 1 1 0 0 1
pinnumber=12
T 4800 14350 5 8 0 0 180 6 1
pinseq=12
T 4645 14395 5 8 0 1 0 6 1
pinlabel=A12
T 4800 14350 5 8 0 1 180 6 1
pintype=pas
}
P 4700 14600 5000 14600 1 0 1
{
T 4795 14645 5 8 1 1 0 0 1
pinnumber=11
T 4850 14550 5 8 0 0 180 6 1
pinseq=11
T 4645 14595 5 8 0 1 0 6 1
pinlabel=A11
T 4850 14550 5 8 0 1 180 6 1
pintype=pas
}
P 5000 14800 4700 14800 1 0 0
{
T 4795 14845 5 8 1 1 0 0 1
pinnumber=10
T 4800 14750 5 8 0 0 180 6 1
pinseq=10
T 4645 14795 5 8 0 1 0 6 1
pinlabel=A10
T 4800 14750 5 8 0 1 180 6 1
pintype=pas
}
P 4700 15000 5000 15000 1 0 1
{
T 4795 15045 5 8 1 1 0 0 1
pinnumber=9
T 4850 14950 5 8 0 0 180 6 1
pinseq=9
T 4645 14995 5 8 0 1 0 6 1
pinlabel=A9
T 4850 14950 5 8 0 1 180 6 1
pintype=pas
}
P 5000 15200 4700 15200 1 0 0
{
T 4795 15245 5 8 1 1 0 0 1
pinnumber=8
T 4800 15150 5 8 0 0 180 6 1
pinseq=8
T 4645 15195 5 8 0 1 0 6 1
pinlabel=A8
T 4800 15150 5 8 0 1 180 6 1
pintype=pas
}
P 4700 15400 5000 15400 1 0 1
{
T 4795 15445 5 8 1 1 0 0 1
pinnumber=7
T 4850 15350 5 8 0 0 180 6 1
pinseq=7
T 4645 15395 5 8 0 1 0 6 1
pinlabel=A7
T 4850 15350 5 8 0 1 180 6 1
pintype=pas
}
P 5000 15600 4700 15600 1 0 0
{
T 4795 15645 5 8 1 1 0 0 1
pinnumber=6
T 4800 15550 5 8 0 0 180 6 1
pinseq=6
T 4645 15595 5 8 0 1 0 6 1
pinlabel=A6
T 4800 15550 5 8 0 1 180 6 1
pintype=pas
}
P 4700 15800 5000 15800 1 0 1
{
T 4795 15845 5 8 1 1 0 0 1
pinnumber=5
T 4850 15750 5 8 0 0 180 6 1
pinseq=5
T 4645 15795 5 8 0 1 0 6 1
pinlabel=A5
T 4850 15750 5 8 0 1 180 6 1
pintype=pas
}
P 5000 16000 4700 16000 1 0 0
{
T 4795 16045 5 8 1 1 0 0 1
pinnumber=4
T 4800 15950 5 8 0 0 180 6 1
pinseq=4
T 4645 15995 5 8 0 1 0 6 1
pinlabel=A4
T 4800 15950 5 8 0 1 180 6 1
pintype=pas
}
P 4700 16200 5000 16200 1 0 1
{
T 4795 16245 5 8 1 1 0 0 1
pinnumber=3
T 4850 16150 5 8 0 0 180 6 1
pinseq=3
T 4645 16195 5 8 0 1 0 6 1
pinlabel=A3
T 4850 16150 5 8 0 1 180 6 1
pintype=pas
}
P 5000 16400 4700 16400 1 0 0
{
T 4795 16445 5 8 1 1 0 0 1
pinnumber=2
T 4800 16350 5 8 0 0 180 6 1
pinseq=2
T 4645 16395 5 8 0 1 0 6 1
pinlabel=A2
T 4800 16350 5 8 0 1 180 6 1
pintype=pas
}
P 4700 16600 5000 16600 1 0 1
{
T 4795 16645 5 8 1 1 0 0 1
pinnumber=1
T 4850 16550 5 8 0 0 180 6 1
pinseq=1
T 4645 16595 5 8 0 1 0 6 1
pinlabel=A1
T 4850 16550 5 8 0 1 180 6 1
pintype=pas
}
T 2700 12900 8 10 0 0 0 0 1
pins=34
T 2700 12700 8 10 0 0 0 0 1
class=IO
T 2700 12500 8 10 0 0 0 0 1
device=HEADER46
]
{
T 2700 12500 5 10 0 0 0 0 1
device=HEADER46
T 4200 16900 5 10 1 1 180 6 1
refdes=J101
T 3600 12700 5 10 0 0 0 0 1
footprint=hirose_fx2_40_h
}
N 7400 12600 7900 12600 4
{
T 7500 12600 5 10 1 1 0 0 1
netname=JC7
}
N 7400 12200 7900 12200 4
{
T 7500 12200 5 10 1 1 0 0 1
netname=JC6
}
N 7400 11800 7900 11800 4
{
T 7500 11800 5 10 1 1 0 0 1
netname=JC5
}
N 7400 11400 7900 11400 4
{
T 7500 11400 5 10 1 1 0 0 1
netname=JC4
}
N 7400 11000 7900 11000 4
{
T 7500 11000 5 10 1 1 0 0 1
netname=JB7
}
N 10000 8800 10000 9300 4
{
T 10000 8700 5 10 1 1 90 0 1
netname=SPI_MISO
}
N 10400 8800 10400 9300 4
{
T 10400 8700 5 10 1 1 90 0 1
netname=AD_CS
}
N 10700 4300 9300 4300 4
{
T 9700 4300 5 10 1 1 180 0 1
netname=JB4
}
N 12500 5500 9300 5500 4
{
T 9700 5500 5 10 1 1 180 0 1
netname=JA7
}
N 14300 6700 9300 6700 4
{
T 9700 6700 5 10 1 1 180 0 1
netname=JA6
}
N 7400 10800 7900 10800 4
{
T 7500 10800 5 10 1 1 0 0 1
netname=JA5
}
N 7400 13000 7900 13000 4
{
T 7500 13000 5 10 1 1 0 0 1
netname=JD4
}
N 7400 13400 7900 13400 4
{
T 7500 13400 5 10 1 1 0 0 1
netname=JD5
}
N 9800 14900 9800 16500 4
{
T 9800 16000 5 10 1 1 90 0 1
netname=JD7
}
N 7400 10600 7900 10600 4
{
T 7500 10600 5 10 1 1 0 0 1
netname=JA1
}
N 11800 8800 11800 9300 4
{
T 11800 8900 5 10 1 1 90 0 1
netname=JA2
}
N 13400 6100 9300 6100 4
{
T 9700 6100 5 10 1 1 180 0 1
netname=JA3
}
N 11600 4900 9300 4900 4
{
T 9700 4900 5 10 1 1 180 0 1
netname=JB0
}
N 9800 3700 9300 3700 4
{
T 9700 3700 5 10 1 1 180 0 1
netname=JB1
}
N 10200 8800 10200 9300 4
{
T 10200 8700 5 10 1 1 90 0 1
netname=SPI_SCLK
}
N 9800 8800 9800 9300 4
{
T 9800 8700 5 10 1 1 90 0 1
netname=SPI_MOSI
}
N 7400 11200 7900 11200 4
{
T 7500 11200 5 10 1 1 0 0 1
netname=JC0
}
N 7400 11600 7900 11600 4
{
T 7500 11600 5 10 1 1 0 0 1
netname=JC1
}
N 7400 12000 7900 12000 4
{
T 7500 12000 5 10 1 1 0 0 1
netname=JC2
}
N 7400 12400 7900 12400 4
{
T 7500 12400 5 10 1 1 0 0 1
netname=JC3
}
N 7400 12800 7900 12800 4
{
T 7500 12800 5 10 1 1 0 0 1
netname=JD0
}
N 7400 13200 7900 13200 4
{
T 7500 13200 5 10 1 1 0 0 1
netname=JD1
}
N 7400 13600 7900 13600 4
{
T 7500 13600 5 10 1 1 0 0 1
netname=JD2
}
C 9300 8000 1 0 0 EMBEDDEDgnd-1.sym
[
P 9400 8100 9400 8300 1 0 1
{
T 9458 8161 5 4 0 1 0 0 1
pintype=pwr
T 9458 8161 5 4 0 1 0 0 1
pinlabel=1
T 9458 8161 5 4 0 0 0 0 1
pinseq=1
T 9458 8161 5 4 0 1 0 0 1
pinnumber=1
}
L 9300 8100 9500 8100 3 0 0 0 -1 -1
L 9355 8050 9445 8050 3 0 0 0 -1 -1
L 9380 8010 9420 8010 3 0 0 0 -1 -1
T 9600 8050 8 10 0 0 0 0 1
net=GND:1
]
N 9400 9300 9400 8300 4
N 12000 9300 12000 8600 4
N 9400 8600 13900 8600 4
N 13500 13600 13900 13600 4
N 13900 8600 13900 13600 4
N 13900 13400 13500 13400 4
N 13500 12800 13900 12800 4
N 13500 11800 13900 11800 4
N 13500 11200 13900 11200 4
N 13500 10800 13900 10800 4
N 13500 11000 13700 11000 4
N 13700 11000 13700 14200 4
N 13500 12000 13700 12000 4
N 13500 12600 13700 12600 4
C 8300 14600 1 0 0 EMBEDDEDgnd-1.sym
[
P 8400 14700 8400 14900 1 0 1
{
T 8458 14761 5 4 0 1 0 0 1
pintype=pwr
T 8458 14761 5 4 0 1 0 0 1
pinlabel=1
T 8458 14761 5 4 0 0 0 0 1
pinseq=1
T 8458 14761 5 4 0 1 0 0 1
pinnumber=1
}
L 8300 14700 8500 14700 3 0 0 0 -1 -1
L 8355 14650 8445 14650 3 0 0 0 -1 -1
L 8380 14610 8420 14610 3 0 0 0 -1 -1
T 8600 14650 8 10 0 0 0 0 1
net=GND:1
]
N 11000 14900 11000 15600 4
N 11000 15600 8400 15600 4
N 8400 15600 8400 14900 4
N 10200 14900 10200 15600 4
N 9400 14900 9400 15600 4
C 8200 9300 1 0 0 EMBEDDEDgeneric-power.sym
[
P 8400 9300 8400 9500 1 0 0
{
T 8450 9350 5 6 0 1 0 0 1
pinnumber=1
T 8450 9350 5 6 0 0 0 0 1
pinseq=1
T 8450 9350 5 6 0 1 0 0 1
pinlabel=1
T 8450 9350 5 6 0 1 0 0 1
pintype=pwr
}
L 8250 9500 8550 9500 3 0 0 0 -1 -1
T 8400 9550 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 8400 9550 5 10 0 1 0 3 1
net=DVDD:1
T 8200 9500 5 10 1 1 0 0 1
value=DVDD
}
N 9200 9300 8400 9300 4
C 9000 16600 1 0 0 EMBEDDEDgeneric-power.sym
[
P 9200 16600 9200 16800 1 0 0
{
T 9250 16650 5 6 0 1 0 0 1
pinnumber=1
T 9250 16650 5 6 0 0 0 0 1
pinseq=1
T 9250 16650 5 6 0 1 0 0 1
pinlabel=1
T 9250 16650 5 6 0 1 0 0 1
pintype=pwr
}
L 9050 16800 9350 16800 3 0 0 0 -1 -1
T 9200 16850 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 9200 16850 5 10 0 1 0 3 1
net=DVDD:1
T 8900 16900 5 10 1 1 0 0 1
value=DVDD
}
N 9200 14900 9200 16600 4
N 9200 15800 10400 15800 4
N 10000 15800 10000 14900 4
N 10400 15800 10400 14900 4
C 13100 16100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 12900 16100 12900 16300 1 0 0
{
T 12900 16300 5 8 0 1 90 2 1
pintype=pas
T 12900 16300 9 8 0 1 90 0 1
pinlabel=1
T 12950 16250 5 8 0 1 90 8 1
pinseq=1
T 12850 16250 5 8 0 1 90 6 1
pinnumber=1
}
P 12900 17000 12900 16800 1 0 0
{
T 12900 16800 5 8 0 1 90 8 1
pintype=pas
T 12900 16800 9 8 0 1 90 6 1
pinlabel=2
T 12950 16850 5 8 0 1 90 2 1
pinseq=2
T 12850 16850 5 8 0 1 90 0 1
pinnumber=2
}
L 12700 16500 13100 16500 3 0 0 0 -1 -1
L 12700 16600 13100 16600 3 0 0 0 -1 -1
L 12900 16800 12900 16600 3 0 0 0 -1 -1
L 12900 16500 12900 16300 3 0 0 0 -1 -1
T 12400 16300 5 10 0 0 90 0 1
device=CAPACITOR
T 12600 16300 8 10 0 1 90 0 1
refdes=C?
T 11800 16300 5 10 0 0 90 0 1
description=capacitor
T 12000 16300 5 10 0 0 90 0 1
numslots=0
T 12200 16300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 12400 16300 5 10 0 0 90 0 1
device=CAPACITOR
T 12200 16300 5 10 0 0 90 0 1
symversion=0.1
T 13100 16100 5 10 0 0 0 0 1
footprint=my_0603_sm
T 12600 16800 5 10 1 1 180 0 1
refdes=C111
T 12300 16400 5 10 1 1 0 0 1
value=33pf
}
C 14200 16100 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 14000 16100 14000 16300 1 0 0
{
T 14000 16300 5 8 0 1 90 2 1
pintype=pas
T 14000 16300 9 8 0 1 90 0 1
pinlabel=1
T 14050 16250 5 8 0 1 90 8 1
pinseq=1
T 13950 16250 5 8 0 1 90 6 1
pinnumber=1
}
P 14000 17000 14000 16800 1 0 0
{
T 14000 16800 5 8 0 1 90 8 1
pintype=pas
T 14000 16800 9 8 0 1 90 6 1
pinlabel=2
T 14050 16850 5 8 0 1 90 2 1
pinseq=2
T 13950 16850 5 8 0 1 90 0 1
pinnumber=2
}
L 13800 16500 14200 16500 3 0 0 0 -1 -1
L 13800 16600 14200 16600 3 0 0 0 -1 -1
L 14000 16800 14000 16600 3 0 0 0 -1 -1
L 14000 16500 14000 16300 3 0 0 0 -1 -1
T 13500 16300 5 10 0 0 90 0 1
device=CAPACITOR
T 13700 16300 8 10 0 1 90 0 1
refdes=C?
T 12900 16300 5 10 0 0 90 0 1
description=capacitor
T 13100 16300 5 10 0 0 90 0 1
numslots=0
T 13300 16300 5 10 0 0 90 0 1
symversion=0.1
]
{
T 13500 16300 5 10 0 0 90 0 1
device=CAPACITOR
T 13300 16300 5 10 0 0 90 0 1
symversion=0.1
T 14200 16100 5 10 0 0 0 0 1
footprint=my_0603_sm
T 13700 16800 5 10 1 1 180 0 1
refdes=C110
T 13400 16400 5 10 1 1 0 0 1
value=33pf
}
C 12800 15800 1 0 0 EMBEDDEDgnd-1.sym
[
P 12900 15900 12900 16100 1 0 1
{
T 12958 15961 5 4 0 1 0 0 1
pintype=pwr
T 12958 15961 5 4 0 1 0 0 1
pinlabel=1
T 12958 15961 5 4 0 0 0 0 1
pinseq=1
T 12958 15961 5 4 0 1 0 0 1
pinnumber=1
}
L 12800 15900 13000 15900 3 0 0 0 -1 -1
L 12855 15850 12945 15850 3 0 0 0 -1 -1
L 12880 15810 12920 15810 3 0 0 0 -1 -1
T 13100 15850 8 10 0 0 0 0 1
net=GND:1
]
C 13900 15800 1 0 0 EMBEDDEDgnd-1.sym
[
P 14000 15900 14000 16100 1 0 1
{
T 14058 15961 5 4 0 1 0 0 1
pintype=pwr
T 14058 15961 5 4 0 1 0 0 1
pinlabel=1
T 14058 15961 5 4 0 0 0 0 1
pinseq=1
T 14058 15961 5 4 0 1 0 0 1
pinnumber=1
}
L 13900 15900 14100 15900 3 0 0 0 -1 -1
L 13955 15850 14045 15850 3 0 0 0 -1 -1
L 13980 15810 14020 15810 3 0 0 0 -1 -1
T 14200 15850 8 10 0 0 0 0 1
net=GND:1
]
N 12500 17000 13200 17000 4
{
T 12400 17000 5 10 1 1 0 0 1
netname=XTAL
}
N 13700 17000 14600 17000 4
{
T 14000 17000 5 10 1 1 0 0 1
netname=OSCIN
}
C 13200 16800 1 0 0 EMBEDDEDxtal-small.sym
[
B 13425 16925 50 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 13400 17000 13300 17000 3 0 0 0 -1 -1
L 13600 17000 13500 17000 3 0 0 0 -1 -1
L 13500 17100 13500 16900 3 0 0 0 -1 -1
L 13400 17100 13400 16900 3 0 0 0 -1 -1
P 13700 17000 13600 17000 1 0 0
{
T 13600 17000 5 8 0 1 0 8 1
pintype=pas
T 13600 17000 9 8 0 1 0 6 1
pinlabel=2
T 13650 16950 5 8 0 1 0 2 1
pinseq=2
T 13650 17050 5 8 0 1 0 0 1
pinnumber=2
}
P 13200 17000 13300 17000 1 0 0
{
T 13400 17000 5 8 0 1 0 2 1
pintype=pas
T 13400 17000 9 8 0 1 0 0 1
pinlabel=1
T 13350 16950 5 8 0 1 0 8 1
pinseq=1
T 13350 17050 5 8 0 1 0 6 1
pinnumber=1
}
T 13400 17700 5 10 0 0 0 0 1
numslots=0
T 13400 17900 5 10 0 0 0 0 1
description=crystal
T 13450 17200 8 8 0 1 0 4 1
refdes=X?
T 13400 17500 5 10 0 0 0 0 1
device=CRYSTAL
]
{
T 13400 17500 5 10 0 0 0 0 1
device=CRYSTAL
T 13200 16800 5 10 0 0 0 0 1
footprint=XTAL_7A
T 13450 17350 5 8 1 1 0 6 1
refdes=X101
T 13250 17150 5 8 1 1 0 0 1
value=40 MHz
}
N 10600 14900 10600 16500 4
{
T 10600 15900 5 10 1 1 90 0 1
netname=XTAL
}
N 10800 14900 10800 16500 4
{
T 10800 15800 5 10 1 1 90 0 1
netname=OSCIN
}
N 12000 15300 19000 15300 4
N 12000 14900 12000 15300 4
N 13500 13200 17400 13200 4
C 16200 9400 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 16000 9400 16000 9600 1 0 0
{
T 16000 9600 5 8 0 1 90 2 1
pintype=pas
T 16000 9600 9 8 0 1 90 0 1
pinlabel=1
T 16050 9550 5 8 0 1 90 8 1
pinseq=1
T 15950 9550 5 8 0 1 90 6 1
pinnumber=1
}
P 16000 10300 16000 10100 1 0 0
{
T 16000 10100 5 8 0 1 90 8 1
pintype=pas
T 16000 10100 9 8 0 1 90 6 1
pinlabel=2
T 16050 10150 5 8 0 1 90 2 1
pinseq=2
T 15950 10150 5 8 0 1 90 0 1
pinnumber=2
}
L 15800 9800 16200 9800 3 0 0 0 -1 -1
L 15800 9900 16200 9900 3 0 0 0 -1 -1
L 16000 10100 16000 9900 3 0 0 0 -1 -1
L 16000 9800 16000 9600 3 0 0 0 -1 -1
T 15500 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 15700 9600 8 10 0 1 90 0 1
refdes=C?
T 14900 9600 5 10 0 0 90 0 1
description=capacitor
T 15100 9600 5 10 0 0 90 0 1
numslots=0
T 15300 9600 5 10 0 0 90 0 1
symversion=0.1
]
{
T 15500 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 15800 10100 5 10 1 1 180 0 1
refdes=C107
T 15100 9600 5 10 1 1 0 0 1
value=10uF 10V
T 16200 9400 5 10 0 0 0 0 1
footprint=1206_pol
}
C 15000 9400 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 14800 9400 14800 9600 1 0 0
{
T 14800 9600 5 8 0 1 90 2 1
pintype=pas
T 14800 9600 9 8 0 1 90 0 1
pinlabel=1
T 14850 9550 5 8 0 1 90 8 1
pinseq=1
T 14750 9550 5 8 0 1 90 6 1
pinnumber=1
}
P 14800 10300 14800 10100 1 0 0
{
T 14800 10100 5 8 0 1 90 8 1
pintype=pas
T 14800 10100 9 8 0 1 90 6 1
pinlabel=2
T 14850 10150 5 8 0 1 90 2 1
pinseq=2
T 14750 10150 5 8 0 1 90 0 1
pinnumber=2
}
L 14600 9800 15000 9800 3 0 0 0 -1 -1
L 14600 9900 15000 9900 3 0 0 0 -1 -1
L 14800 10100 14800 9900 3 0 0 0 -1 -1
L 14800 9800 14800 9600 3 0 0 0 -1 -1
T 14300 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 14500 9600 8 10 0 1 90 0 1
refdes=C?
T 13700 9600 5 10 0 0 90 0 1
description=capacitor
T 13900 9600 5 10 0 0 90 0 1
numslots=0
T 14100 9600 5 10 0 0 90 0 1
symversion=0.1
]
{
T 14300 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 14500 9900 5 10 1 1 180 0 1
value=0.1uf
T 15000 9400 5 10 0 0 0 0 1
footprint=my_0603_sm
T 14500 10100 5 10 1 1 180 0 1
refdes=C106
}
N 13500 10600 17100 10600 4
N 14800 10600 14800 10300 4
N 12200 9300 12200 9100 4
N 12200 9100 16300 9100 4
N 14800 9100 14800 9400 4
C 16500 8200 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 16300 8200 16300 8400 1 0 0
{
T 16300 8400 5 8 0 1 90 2 1
pintype=pas
T 16300 8400 9 8 0 1 90 0 1
pinlabel=1
T 16350 8350 5 8 0 1 90 8 1
pinseq=1
T 16250 8350 5 8 0 1 90 6 1
pinnumber=1
}
P 16300 9100 16300 8900 1 0 0
{
T 16300 8900 5 8 0 1 90 8 1
pintype=pas
T 16300 8900 9 8 0 1 90 6 1
pinlabel=2
T 16350 8950 5 8 0 1 90 2 1
pinseq=2
T 16250 8950 5 8 0 1 90 0 1
pinnumber=2
}
L 16100 8600 16500 8600 3 0 0 0 -1 -1
L 16100 8700 16500 8700 3 0 0 0 -1 -1
L 16300 8900 16300 8700 3 0 0 0 -1 -1
L 16300 8600 16300 8400 3 0 0 0 -1 -1
T 15800 8400 5 10 0 0 90 0 1
device=CAPACITOR
T 16000 8400 8 10 0 1 90 0 1
refdes=C?
T 15200 8400 5 10 0 0 90 0 1
description=capacitor
T 15400 8400 5 10 0 0 90 0 1
numslots=0
T 15600 8400 5 10 0 0 90 0 1
symversion=0.1
]
{
T 15800 8400 5 10 0 0 90 0 1
device=CAPACITOR
T 16000 8300 5 10 1 1 180 0 1
value=0.1uf
T 16500 8200 5 10 0 0 0 0 1
footprint=my_0603_sm
T 16000 8500 5 10 1 1 180 0 1
refdes=C113
}
C 17300 9400 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 17100 9400 17100 9600 1 0 0
{
T 17100 9600 5 8 0 1 90 2 1
pintype=pas
T 17100 9600 9 8 0 1 90 0 1
pinlabel=1
T 17150 9550 5 8 0 1 90 8 1
pinseq=1
T 17050 9550 5 8 0 1 90 6 1
pinnumber=1
}
P 17100 10300 17100 10100 1 0 0
{
T 17100 10100 5 8 0 1 90 8 1
pintype=pas
T 17100 10100 9 8 0 1 90 6 1
pinlabel=2
T 17150 10150 5 8 0 1 90 2 1
pinseq=2
T 17050 10150 5 8 0 1 90 0 1
pinnumber=2
}
L 16900 9800 17300 9800 3 0 0 0 -1 -1
L 16900 9900 17300 9900 3 0 0 0 -1 -1
L 17100 10100 17100 9900 3 0 0 0 -1 -1
L 17100 9800 17100 9600 3 0 0 0 -1 -1
T 16600 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 16800 9600 8 10 0 1 90 0 1
refdes=C?
T 16000 9600 5 10 0 0 90 0 1
description=capacitor
T 16200 9600 5 10 0 0 90 0 1
numslots=0
T 16400 9600 5 10 0 0 90 0 1
symversion=0.1
]
{
T 16600 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 16800 9800 5 10 1 1 180 0 1
value=0.1uf
T 17300 9400 5 10 0 0 0 0 1
footprint=my_0603_sm
T 16900 10100 5 10 1 1 180 0 1
refdes=C108
}
C 16200 7900 1 0 0 EMBEDDEDgnd-1.sym
[
P 16300 8000 16300 8200 1 0 1
{
T 16358 8061 5 4 0 1 0 0 1
pintype=pwr
T 16358 8061 5 4 0 1 0 0 1
pinlabel=1
T 16358 8061 5 4 0 0 0 0 1
pinseq=1
T 16358 8061 5 4 0 1 0 0 1
pinnumber=1
}
L 16200 8000 16400 8000 3 0 0 0 -1 -1
L 16255 7950 16345 7950 3 0 0 0 -1 -1
L 16280 7910 16320 7910 3 0 0 0 -1 -1
T 16500 7950 8 10 0 0 0 0 1
net=GND:1
]
C 17000 9100 1 0 0 EMBEDDEDgnd-1.sym
[
P 17100 9200 17100 9400 1 0 1
{
T 17158 9261 5 4 0 1 0 0 1
pintype=pwr
T 17158 9261 5 4 0 1 0 0 1
pinlabel=1
T 17158 9261 5 4 0 0 0 0 1
pinseq=1
T 17158 9261 5 4 0 1 0 0 1
pinnumber=1
}
L 17000 9200 17200 9200 3 0 0 0 -1 -1
L 17055 9150 17145 9150 3 0 0 0 -1 -1
L 17080 9110 17120 9110 3 0 0 0 -1 -1
T 17300 9150 8 10 0 0 0 0 1
net=GND:1
]
N 16000 10600 16000 10300 4
N 17100 10300 17100 10600 4
N 16000 9100 16000 9400 4
C 18800 9400 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 18600 9400 18600 9600 1 0 0
{
T 18600 9600 5 8 0 1 90 2 1
pintype=pas
T 18600 9600 9 8 0 1 90 0 1
pinlabel=1
T 18650 9550 5 8 0 1 90 8 1
pinseq=1
T 18550 9550 5 8 0 1 90 6 1
pinnumber=1
}
P 18600 10300 18600 10100 1 0 0
{
T 18600 10100 5 8 0 1 90 8 1
pintype=pas
T 18600 10100 9 8 0 1 90 6 1
pinlabel=2
T 18650 10150 5 8 0 1 90 2 1
pinseq=2
T 18550 10150 5 8 0 1 90 0 1
pinnumber=2
}
L 18400 9800 18800 9800 3 0 0 0 -1 -1
L 18400 9900 18800 9900 3 0 0 0 -1 -1
L 18600 10100 18600 9900 3 0 0 0 -1 -1
L 18600 9800 18600 9600 3 0 0 0 -1 -1
T 18100 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 18300 9600 8 10 0 1 90 0 1
refdes=C?
T 17500 9600 5 10 0 0 90 0 1
description=capacitor
T 17700 9600 5 10 0 0 90 0 1
numslots=0
T 17900 9600 5 10 0 0 90 0 1
symversion=0.1
]
{
T 18100 9600 5 10 0 0 90 0 1
device=CAPACITOR
T 18800 9400 5 10 0 0 0 0 1
footprint=my_0603_sm
T 19300 9800 5 10 1 1 180 0 1
value=0.1uf
T 19300 10000 5 10 1 1 180 0 1
refdes=C109
}
C 18500 9100 1 0 0 EMBEDDEDgnd-1.sym
[
P 18600 9200 18600 9400 1 0 1
{
T 18658 9261 5 4 0 1 0 0 1
pintype=pwr
T 18658 9261 5 4 0 1 0 0 1
pinlabel=1
T 18658 9261 5 4 0 0 0 0 1
pinseq=1
T 18658 9261 5 4 0 1 0 0 1
pinnumber=1
}
L 18500 9200 18700 9200 3 0 0 0 -1 -1
L 18555 9150 18645 9150 3 0 0 0 -1 -1
L 18580 9110 18620 9110 3 0 0 0 -1 -1
T 18800 9150 8 10 0 0 0 0 1
net=GND:1
]
N 13500 12400 18600 12400 4
N 13500 12200 17600 12200 4
C 17500 9100 1 0 0 EMBEDDEDgnd-1.sym
[
P 17600 9200 17600 9400 1 0 1
{
T 17658 9261 5 4 0 1 0 0 1
pintype=pwr
T 17658 9261 5 4 0 1 0 0 1
pinlabel=1
T 17658 9261 5 4 0 0 0 0 1
pinseq=1
T 17658 9261 5 4 0 1 0 0 1
pinnumber=1
}
L 17500 9200 17700 9200 3 0 0 0 -1 -1
L 17555 9150 17645 9150 3 0 0 0 -1 -1
L 17580 9110 17620 9110 3 0 0 0 -1 -1
T 17800 9150 8 10 0 0 0 0 1
net=GND:1
]
C 17700 9400 1 90 0 EMBEDDEDresistor-1.sym
[
L 17500 10000 17700 9900 3 0 0 0 -1 -1
L 17700 9900 17500 9800 3 0 0 0 -1 -1
L 17500 9800 17700 9700 3 0 0 0 -1 -1
L 17700 9700 17500 9600 3 0 0 0 -1 -1
L 17500 10000 17700 10100 3 0 0 0 -1 -1
L 17700 10100 17600 10150 3 0 0 0 -1 -1
P 17600 10300 17600 10150 1 0 0
{
T 17550 10200 5 8 0 1 90 0 1
pinnumber=2
T 17550 10200 5 8 0 0 90 0 1
pinseq=2
T 17550 10200 5 8 0 1 90 0 1
pinlabel=2
T 17550 10200 5 8 0 1 90 0 1
pintype=pas
}
P 17600 9400 17600 9552 1 0 0
{
T 17550 9500 5 8 0 1 90 0 1
pinnumber=1
T 17550 9500 5 8 0 0 90 0 1
pinseq=1
T 17550 9500 5 8 0 1 90 0 1
pinlabel=1
T 17550 9500 5 8 0 1 90 0 1
pintype=pas
}
L 17500 9601 17600 9550 3 0 0 0 -1 -1
T 17300 9700 5 10 0 0 90 0 1
device=RESISTOR
T 17400 9600 8 10 0 1 90 0 1
refdes=R?
T 17700 9400 8 10 0 1 90 0 1
pins=2
T 17700 9400 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 17300 9700 5 10 0 0 90 0 1
device=RESISTOR
T 17800 9700 5 10 1 1 0 0 1
value=1.96k
T 17700 9400 5 10 0 1 0 0 1
footprint=my_0603_sm
T 17800 9900 5 10 1 1 0 0 1
refdes=R106
}
N 13500 11600 17400 11600 4
N 13500 11400 19000 11400 4
C 4300 6800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 4100 6800 4100 7000 1 0 0
{
T 4100 7000 5 8 0 1 90 2 1
pintype=pas
T 4100 7000 9 8 0 1 90 0 1
pinlabel=1
T 4150 6950 5 8 0 1 90 8 1
pinseq=1
T 4050 6950 5 8 0 1 90 6 1
pinnumber=1
}
P 4100 7700 4100 7500 1 0 0
{
T 4100 7500 5 8 0 1 90 8 1
pintype=pas
T 4100 7500 9 8 0 1 90 6 1
pinlabel=2
T 4150 7550 5 8 0 1 90 2 1
pinseq=2
T 4050 7550 5 8 0 1 90 0 1
pinnumber=2
}
L 3900 7200 4300 7200 3 0 0 0 -1 -1
L 3900 7300 4300 7300 3 0 0 0 -1 -1
L 4100 7500 4100 7300 3 0 0 0 -1 -1
L 4100 7200 4100 7000 3 0 0 0 -1 -1
T 3600 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 3800 7000 8 10 0 1 90 0 1
refdes=C?
T 3000 7000 5 10 0 0 90 0 1
description=capacitor
T 3200 7000 5 10 0 0 90 0 1
numslots=0
T 3400 7000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 3600 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 3800 7300 5 10 1 1 180 0 1
value=0.1uf
T 4300 6800 5 10 0 0 0 0 1
footprint=my_0603_sm
T 3800 7500 5 10 1 1 180 0 1
refdes=C117
}
C 4000 6500 1 0 0 EMBEDDEDgnd-1.sym
[
P 4100 6600 4100 6800 1 0 1
{
T 4158 6661 5 4 0 1 0 0 1
pintype=pwr
T 4158 6661 5 4 0 1 0 0 1
pinlabel=1
T 4158 6661 5 4 0 0 0 0 1
pinseq=1
T 4158 6661 5 4 0 1 0 0 1
pinnumber=1
}
L 4000 6600 4200 6600 3 0 0 0 -1 -1
L 4055 6550 4145 6550 3 0 0 0 -1 -1
L 4080 6510 4120 6510 3 0 0 0 -1 -1
T 4300 6550 8 10 0 0 0 0 1
net=GND:1
]
C 5300 6800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 5100 6800 5100 7000 1 0 0
{
T 5100 7000 5 8 0 1 90 2 1
pintype=pas
T 5100 7000 9 8 0 1 90 0 1
pinlabel=1
T 5150 6950 5 8 0 1 90 8 1
pinseq=1
T 5050 6950 5 8 0 1 90 6 1
pinnumber=1
}
P 5100 7700 5100 7500 1 0 0
{
T 5100 7500 5 8 0 1 90 8 1
pintype=pas
T 5100 7500 9 8 0 1 90 6 1
pinlabel=2
T 5150 7550 5 8 0 1 90 2 1
pinseq=2
T 5050 7550 5 8 0 1 90 0 1
pinnumber=2
}
L 4900 7200 5300 7200 3 0 0 0 -1 -1
L 4900 7300 5300 7300 3 0 0 0 -1 -1
L 5100 7500 5100 7300 3 0 0 0 -1 -1
L 5100 7200 5100 7000 3 0 0 0 -1 -1
T 4600 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 4800 7000 8 10 0 1 90 0 1
refdes=C?
T 4000 7000 5 10 0 0 90 0 1
description=capacitor
T 4200 7000 5 10 0 0 90 0 1
numslots=0
T 4400 7000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 4600 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 5300 6800 5 10 0 0 0 0 1
footprint=my_0603_sm
T 4800 7300 5 10 1 1 180 0 1
value=0.1uf
T 4800 7500 5 10 1 1 180 0 1
refdes=C118
}
C 5000 6500 1 0 0 EMBEDDEDgnd-1.sym
[
P 5100 6600 5100 6800 1 0 1
{
T 5158 6661 5 4 0 1 0 0 1
pintype=pwr
T 5158 6661 5 4 0 1 0 0 1
pinlabel=1
T 5158 6661 5 4 0 0 0 0 1
pinseq=1
T 5158 6661 5 4 0 1 0 0 1
pinnumber=1
}
L 5000 6600 5200 6600 3 0 0 0 -1 -1
L 5055 6550 5145 6550 3 0 0 0 -1 -1
L 5080 6510 5120 6510 3 0 0 0 -1 -1
T 5300 6550 8 10 0 0 0 0 1
net=GND:1
]
C 6300 6800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 6100 6800 6100 7000 1 0 0
{
T 6100 7000 5 8 0 1 90 2 1
pintype=pas
T 6100 7000 9 8 0 1 90 0 1
pinlabel=1
T 6150 6950 5 8 0 1 90 8 1
pinseq=1
T 6050 6950 5 8 0 1 90 6 1
pinnumber=1
}
P 6100 7700 6100 7500 1 0 0
{
T 6100 7500 5 8 0 1 90 8 1
pintype=pas
T 6100 7500 9 8 0 1 90 6 1
pinlabel=2
T 6150 7550 5 8 0 1 90 2 1
pinseq=2
T 6050 7550 5 8 0 1 90 0 1
pinnumber=2
}
L 5900 7200 6300 7200 3 0 0 0 -1 -1
L 5900 7300 6300 7300 3 0 0 0 -1 -1
L 6100 7500 6100 7300 3 0 0 0 -1 -1
L 6100 7200 6100 7000 3 0 0 0 -1 -1
T 5600 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 5800 7000 8 10 0 1 90 0 1
refdes=C?
T 5000 7000 5 10 0 0 90 0 1
description=capacitor
T 5200 7000 5 10 0 0 90 0 1
numslots=0
T 5400 7000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 5600 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 6300 6800 5 10 0 0 0 0 1
footprint=my_0603_sm
T 5800 7300 5 10 1 1 180 0 1
value=0.1uf
T 5800 7500 5 10 1 1 180 0 1
refdes=C119
}
C 6000 6500 1 0 0 EMBEDDEDgnd-1.sym
[
P 6100 6600 6100 6800 1 0 1
{
T 6158 6661 5 4 0 1 0 0 1
pintype=pwr
T 6158 6661 5 4 0 1 0 0 1
pinlabel=1
T 6158 6661 5 4 0 0 0 0 1
pinseq=1
T 6158 6661 5 4 0 1 0 0 1
pinnumber=1
}
L 6000 6600 6200 6600 3 0 0 0 -1 -1
L 6055 6550 6145 6550 3 0 0 0 -1 -1
L 6080 6510 6120 6510 3 0 0 0 -1 -1
T 6300 6550 8 10 0 0 0 0 1
net=GND:1
]
C 7300 6800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 7100 6800 7100 7000 1 0 0
{
T 7100 7000 5 8 0 1 90 2 1
pintype=pas
T 7100 7000 9 8 0 1 90 0 1
pinlabel=1
T 7150 6950 5 8 0 1 90 8 1
pinseq=1
T 7050 6950 5 8 0 1 90 6 1
pinnumber=1
}
P 7100 7700 7100 7500 1 0 0
{
T 7100 7500 5 8 0 1 90 8 1
pintype=pas
T 7100 7500 9 8 0 1 90 6 1
pinlabel=2
T 7150 7550 5 8 0 1 90 2 1
pinseq=2
T 7050 7550 5 8 0 1 90 0 1
pinnumber=2
}
L 6900 7200 7300 7200 3 0 0 0 -1 -1
L 6900 7300 7300 7300 3 0 0 0 -1 -1
L 7100 7500 7100 7300 3 0 0 0 -1 -1
L 7100 7200 7100 7000 3 0 0 0 -1 -1
T 6600 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 6800 7000 8 10 0 1 90 0 1
refdes=C?
T 6000 7000 5 10 0 0 90 0 1
description=capacitor
T 6200 7000 5 10 0 0 90 0 1
numslots=0
T 6400 7000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 6600 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 7300 6800 5 10 0 0 0 0 1
footprint=my_0603_sm
T 6800 7300 5 10 1 1 180 0 1
value=0.1uf
T 6800 7500 5 10 1 1 180 0 1
refdes=C120
}
C 7000 6500 1 0 0 EMBEDDEDgnd-1.sym
[
P 7100 6600 7100 6800 1 0 1
{
T 7158 6661 5 4 0 1 0 0 1
pintype=pwr
T 7158 6661 5 4 0 1 0 0 1
pinlabel=1
T 7158 6661 5 4 0 0 0 0 1
pinseq=1
T 7158 6661 5 4 0 1 0 0 1
pinnumber=1
}
L 7000 6600 7200 6600 3 0 0 0 -1 -1
L 7055 6550 7145 6550 3 0 0 0 -1 -1
L 7080 6510 7120 6510 3 0 0 0 -1 -1
T 7300 6550 8 10 0 0 0 0 1
net=GND:1
]
N 1800 7700 8100 7700 4
C 4700 10000 1 0 0 EMBEDDEDgnd-1.sym
[
P 4800 10100 4800 10300 1 0 1
{
T 4858 10161 5 4 0 1 0 0 1
pintype=pwr
T 4858 10161 5 4 0 1 0 0 1
pinlabel=1
T 4858 10161 5 4 0 0 0 0 1
pinseq=1
T 4858 10161 5 4 0 1 0 0 1
pinnumber=1
}
L 4700 10100 4900 10100 3 0 0 0 -1 -1
L 4755 10050 4845 10050 3 0 0 0 -1 -1
L 4780 10010 4820 10010 3 0 0 0 -1 -1
T 5000 10050 8 10 0 0 0 0 1
net=GND:1
]
C 6000 10300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 5800 10300 5800 10500 1 0 0
{
T 5800 10500 5 8 0 1 90 2 1
pintype=pas
T 5800 10500 9 8 0 1 90 0 1
pinlabel=1
T 5850 10450 5 8 0 1 90 8 1
pinseq=1
T 5750 10450 5 8 0 1 90 6 1
pinnumber=1
}
P 5800 11200 5800 11000 1 0 0
{
T 5800 11000 5 8 0 1 90 8 1
pintype=pas
T 5800 11000 9 8 0 1 90 6 1
pinlabel=2
T 5850 11050 5 8 0 1 90 2 1
pinseq=2
T 5750 11050 5 8 0 1 90 0 1
pinnumber=2
}
L 5600 10700 6000 10700 3 0 0 0 -1 -1
L 5600 10800 6000 10800 3 0 0 0 -1 -1
L 5800 11000 5800 10800 3 0 0 0 -1 -1
L 5800 10700 5800 10500 3 0 0 0 -1 -1
T 5300 10500 5 10 0 0 90 0 1
device=CAPACITOR
T 5500 10500 8 10 0 1 90 0 1
refdes=C?
T 4700 10500 5 10 0 0 90 0 1
description=capacitor
T 4900 10500 5 10 0 0 90 0 1
numslots=0
T 5100 10500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 5300 10500 5 10 0 0 90 0 1
device=CAPACITOR
T 6000 10300 5 10 0 0 0 0 1
footprint=my_0603_sm
T 5500 10800 5 10 1 1 180 0 1
value=0.1uf
T 5500 11000 5 10 1 1 180 0 1
refdes=C115
}
C 5700 10000 1 0 0 EMBEDDEDgnd-1.sym
[
P 5800 10100 5800 10300 1 0 1
{
T 5858 10161 5 4 0 1 0 0 1
pintype=pwr
T 5858 10161 5 4 0 1 0 0 1
pinlabel=1
T 5858 10161 5 4 0 0 0 0 1
pinseq=1
T 5858 10161 5 4 0 1 0 0 1
pinnumber=1
}
L 5700 10100 5900 10100 3 0 0 0 -1 -1
L 5755 10050 5845 10050 3 0 0 0 -1 -1
L 5780 10010 5820 10010 3 0 0 0 -1 -1
T 6000 10050 8 10 0 0 0 0 1
net=GND:1
]
C 7000 10300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 6800 10300 6800 10500 1 0 0
{
T 6800 10500 5 8 0 1 90 2 1
pintype=pas
T 6800 10500 9 8 0 1 90 0 1
pinlabel=1
T 6850 10450 5 8 0 1 90 8 1
pinseq=1
T 6750 10450 5 8 0 1 90 6 1
pinnumber=1
}
P 6800 11200 6800 11000 1 0 0
{
T 6800 11000 5 8 0 1 90 8 1
pintype=pas
T 6800 11000 9 8 0 1 90 6 1
pinlabel=2
T 6850 11050 5 8 0 1 90 2 1
pinseq=2
T 6750 11050 5 8 0 1 90 0 1
pinnumber=2
}
L 6600 10700 7000 10700 3 0 0 0 -1 -1
L 6600 10800 7000 10800 3 0 0 0 -1 -1
L 6800 11000 6800 10800 3 0 0 0 -1 -1
L 6800 10700 6800 10500 3 0 0 0 -1 -1
T 6300 10500 5 10 0 0 90 0 1
device=CAPACITOR
T 6500 10500 8 10 0 1 90 0 1
refdes=C?
T 5700 10500 5 10 0 0 90 0 1
description=capacitor
T 5900 10500 5 10 0 0 90 0 1
numslots=0
T 6100 10500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 6300 10500 5 10 0 0 90 0 1
device=CAPACITOR
T 7000 10300 5 10 0 0 0 0 1
footprint=my_0603_sm
T 6500 10800 5 10 1 1 180 0 1
value=0.1uf
T 6500 11000 5 10 1 1 180 0 1
refdes=C116
}
C 6700 10000 1 0 0 EMBEDDEDgnd-1.sym
[
P 6800 10100 6800 10300 1 0 1
{
T 6858 10161 5 4 0 1 0 0 1
pintype=pwr
T 6858 10161 5 4 0 1 0 0 1
pinlabel=1
T 6858 10161 5 4 0 0 0 0 1
pinseq=1
T 6858 10161 5 4 0 1 0 0 1
pinnumber=1
}
L 6700 10100 6900 10100 3 0 0 0 -1 -1
L 6755 10050 6845 10050 3 0 0 0 -1 -1
L 6780 10010 6820 10010 3 0 0 0 -1 -1
T 7000 10050 8 10 0 0 0 0 1
net=GND:1
]
N 6800 11200 3600 11200 4
C 5000 10300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 4800 10300 4800 10500 1 0 0
{
T 4800 10500 5 8 0 1 90 2 1
pintype=pas
T 4800 10500 9 8 0 1 90 0 1
pinlabel=1
T 4850 10450 5 8 0 1 90 8 1
pinseq=1
T 4750 10450 5 8 0 1 90 6 1
pinnumber=1
}
P 4800 11200 4800 11000 1 0 0
{
T 4800 11000 5 8 0 1 90 8 1
pintype=pas
T 4800 11000 9 8 0 1 90 6 1
pinlabel=2
T 4850 11050 5 8 0 1 90 2 1
pinseq=2
T 4750 11050 5 8 0 1 90 0 1
pinnumber=2
}
L 4600 10700 5000 10700 3 0 0 0 -1 -1
L 4600 10800 5000 10800 3 0 0 0 -1 -1
L 4800 11000 4800 10800 3 0 0 0 -1 -1
L 4800 10700 4800 10500 3 0 0 0 -1 -1
T 4300 10500 5 10 0 0 90 0 1
device=CAPACITOR
T 4500 10500 8 10 0 1 90 0 1
refdes=C?
T 3700 10500 5 10 0 0 90 0 1
description=capacitor
T 3900 10500 5 10 0 0 90 0 1
numslots=0
T 4100 10500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 4300 10500 5 10 0 0 90 0 1
device=CAPACITOR
T 5000 10300 5 10 0 0 0 0 1
footprint=my_0603_sm
T 4500 10800 5 10 1 1 180 0 1
value=0.1uf
T 4500 11000 5 10 1 1 180 0 1
refdes=C114
}
C 8300 6800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 8100 6800 8100 7000 1 0 0
{
T 8050 6950 5 8 0 1 90 6 1
pinnumber=1
T 8150 6950 5 8 0 1 90 8 1
pinseq=1
T 8100 7000 9 8 0 1 90 0 1
pinlabel=1
T 8100 7000 5 8 0 1 90 2 1
pintype=pas
}
P 8100 7700 8100 7500 1 0 0
{
T 8050 7550 5 8 0 1 90 0 1
pinnumber=2
T 8150 7550 5 8 0 1 90 2 1
pinseq=2
T 8100 7500 9 8 0 1 90 6 1
pinlabel=2
T 8100 7500 5 8 0 1 90 8 1
pintype=pas
}
L 7900 7200 8300 7200 3 0 0 0 -1 -1
L 7900 7300 8300 7300 3 0 0 0 -1 -1
L 8100 7500 8100 7300 3 0 0 0 -1 -1
L 8100 7200 8100 7000 3 0 0 0 -1 -1
T 7600 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 7800 7000 8 10 0 1 90 0 1
refdes=C?
T 7000 7000 5 10 0 0 90 0 1
description=capacitor
T 7200 7000 5 10 0 0 90 0 1
numslots=0
T 7400 7000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 7600 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 8300 6800 5 10 0 0 0 0 1
footprint=my_0603_sm
T 7800 7300 5 10 1 1 180 0 1
value=0.1uf
T 7800 7500 5 10 1 1 180 0 1
refdes=C121
}
C 8000 6500 1 0 0 EMBEDDEDgnd-1.sym
[
P 8100 6600 8100 6800 1 0 1
{
T 8158 6661 5 4 0 1 0 0 1
pinnumber=1
T 8158 6661 5 4 0 0 0 0 1
pinseq=1
T 8158 6661 5 4 0 1 0 0 1
pinlabel=1
T 8158 6661 5 4 0 1 0 0 1
pintype=pwr
}
L 8000 6600 8200 6600 3 0 0 0 -1 -1
L 8055 6550 8145 6550 3 0 0 0 -1 -1
L 8080 6510 8120 6510 3 0 0 0 -1 -1
T 8300 6550 8 10 0 0 0 0 1
net=GND:1
]
N 11400 14900 11400 16500 4
{
T 11400 15800 5 10 1 1 90 0 1
netname=MODE
}
N 11200 14900 11200 16500 4
{
T 11200 15700 5 10 1 1 90 0 1
netname=CONFIG
}
N 9600 14900 9600 16500 4
{
T 9600 16000 5 10 1 1 90 0 1
netname=PDN
}
N 18800 14700 19000 14700 4
N 19000 14100 17400 14100 4
N 17400 12600 19000 12600 4
N 17400 13200 17400 14100 4
N 17600 12200 17600 10300 4
N 18600 10300 18600 12400 4
N 17400 12600 17400 11600 4
C 20500 14000 1 0 1 EMBEDDEDTC1-1T.sym
[
T 20500 15400 8 10 0 1 0 6 1
refdes=T?
A 20000 15200 98 90 180 3 0 0 0 -1 -1
A 20000 15000 98 90 180 3 0 0 0 -1 -1
A 20000 14800 98 90 180 3 0 0 0 -1 -1
A 20000 14600 100 90 180 3 0 0 0 -1 -1
A 19500 15200 98 270 180 3 0 0 0 -1 -1
A 20000 14400 98 90 180 3 0 0 0 -1 -1
A 20000 14200 98 90 180 3 0 0 0 -1 -1
A 19500 15000 98 270 180 3 0 0 0 -1 -1
A 19500 14800 98 270 180 3 0 0 0 -1 -1
A 19500 14600 98 270 180 3 0 0 0 -1 -1
A 19500 14400 98 270 180 3 0 0 0 -1 -1
A 19500 14200 98 270 180 3 0 0 0 -1 -1
L 20000 15300 20300 15300 3 0 0 0 -1 -1
L 20000 14100 20300 14100 3 0 0 0 -1 -1
L 19500 15300 19200 15300 3 0 0 0 -1 -1
L 19500 14100 19200 14100 3 0 0 0 -1 -1
L 19800 15400 19800 14000 3 0 0 0 -1 -1
L 19700 15400 19700 14000 3 0 0 0 -1 -1
P 20300 14100 20500 14100 1 0 1
{
T 20400 14200 5 10 1 1 0 6 1
pinnumber=4
T 20200 14200 5 10 0 0 0 6 1
pinseq=4
T 20300 14100 5 10 0 1 0 6 1
pintype=pas
T 20300 14100 5 10 0 1 0 6 1
pinlabel=4
}
P 20300 15300 20500 15300 1 0 1
{
T 20400 15100 5 10 1 1 0 6 1
pinnumber=6
T 20300 15200 5 10 0 0 0 6 1
pinseq=6
T 20300 15300 5 10 0 0 0 6 1
pintype=pas
T 20300 15300 5 10 0 1 0 6 1
pinlabel=6
}
P 19200 14100 19000 14100 1 0 1
{
T 19200 14200 5 10 1 1 0 6 1
pinnumber=3
T 19200 14200 5 10 0 0 0 6 1
pinseq=3
T 19200 14100 5 10 0 1 0 6 1
pintype=pas
T 19200 14100 5 10 0 1 0 6 1
pinlabel=3
}
P 19200 15300 19000 15300 1 0 1
{
T 19200 15100 5 10 1 1 0 6 1
pinnumber=1
T 19200 15200 5 10 0 0 0 6 1
pinseq=1
T 19200 15300 5 10 0 1 0 6 1
pintype=pas
T 19200 15300 5 10 0 1 0 6 1
pinlabel=1
}
T 20500 15800 8 10 0 0 0 6 1
device=T1-1T-W38
L 19500 14700 19200 14700 3 0 0 0 -1 -1
P 19200 14700 19000 14700 1 0 1
{
T 19200 14800 5 10 1 1 0 6 1
pinnumber=2
T 19200 14600 5 10 0 0 0 6 1
pinseq=2
T 19200 14700 5 10 0 0 0 6 1
pintype=pas
T 19200 14700 5 10 0 1 0 6 1
pinlabel=2
}
T 20500 16000 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
V 19900 15450 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 19600 15450 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 20200 15600 8 10 0 1 0 6 1
value=TC1-1T
]
{
T 20500 15400 5 10 1 1 0 6 1
refdes=T101
T 20500 15800 5 10 0 0 0 6 1
device=TC1-1T
T 20500 16000 5 10 0 0 0 6 1
footprint=MINICIRCUITS_AT1521
T 20100 15600 5 10 1 1 0 6 1
value=TC1-1T
}
C 20500 11300 1 0 1 EMBEDDEDADT8-1T.sym
[
A 20000 12500 98 90 180 3 0 0 0 -1 -1
A 20000 12300 98 90 180 3 0 0 0 -1 -1
A 20000 12100 98 90 180 3 0 0 0 -1 -1
A 20000 11900 100 90 180 3 0 0 0 -1 -1
A 19500 12500 98 270 180 3 0 0 0 -1 -1
A 20000 11700 98 90 180 3 0 0 0 -1 -1
A 20000 11500 98 90 180 3 0 0 0 -1 -1
A 19500 12300 98 270 180 3 0 0 0 -1 -1
A 19500 12100 98 270 180 3 0 0 0 -1 -1
A 19500 11900 98 270 180 3 0 0 0 -1 -1
A 19500 11700 98 270 180 3 0 0 0 -1 -1
A 19500 11500 98 270 180 3 0 0 0 -1 -1
L 20000 12600 20300 12600 3 0 0 0 -1 -1
L 20000 11400 20300 11400 3 0 0 0 -1 -1
L 19500 12600 19200 12600 3 0 0 0 -1 -1
L 19500 11400 19200 11400 3 0 0 0 -1 -1
L 19800 12700 19800 11300 3 0 0 0 -1 -1
L 19700 12700 19700 11300 3 0 0 0 -1 -1
P 19200 12600 19000 12600 1 0 1
{
T 19205 12445 5 10 1 1 0 6 1
pinnumber=4
T 19300 12700 5 10 0 0 0 0 1
pinseq=4
T 19200 12600 5 10 0 1 0 0 1
pintype=pas
T 19255 12595 5 10 0 1 0 0 1
pinlabel=4
}
P 19200 11400 19000 11400 1 0 1
{
T 19205 11445 5 10 1 1 0 6 1
pinnumber=6
T 19200 11300 5 10 0 0 0 0 1
pinseq=6
T 19200 11400 5 10 0 0 0 0 1
pintype=pas
T 19255 11395 5 10 0 1 0 0 1
pinlabel=6
}
P 20300 12600 20500 12600 1 0 1
{
T 20295 12445 5 10 1 1 0 0 1
pinnumber=3
T 20300 12700 5 10 0 0 0 0 1
pinseq=3
T 20300 12600 5 10 0 1 0 0 1
pintype=pas
T 20245 12595 5 10 0 1 0 6 1
pinlabel=3
}
P 20300 11400 20500 11400 1 0 1
{
T 20295 11445 5 10 1 1 0 0 1
pinnumber=1
T 20300 11300 5 10 0 0 0 0 1
pinseq=1
T 20300 11400 5 10 0 1 0 0 1
pintype=pas
T 20245 11395 5 10 0 1 0 6 1
pinlabel=1
}
L 19500 12000 19200 12000 3 0 0 0 -1 -1
V 19900 12750 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 19600 12750 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19200 12000 19000 12000 1 0 1
{
T 19300 12100 5 10 0 0 0 0 1
pinseq=5
T 19200 12000 5 10 0 1 0 0 1
pintype=pas
T 19255 11995 5 10 0 1 0 0 1
pinlabel=5
T 19205 12045 5 10 1 1 0 6 1
pinnumber=5
}
T 20500 12700 8 10 0 1 0 6 1
refdes=T?
T 20500 13100 8 10 0 0 0 6 1
device=T1-1T-W38
T 20500 13300 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 20200 12900 8 10 0 1 0 6 1
value=ADT8-1T
]
{
T 20500 12700 5 10 1 1 0 6 1
refdes=T102
T 20500 13100 5 10 0 0 0 6 1
device=ADT8-1T
T 20500 13300 5 10 0 0 0 6 1
footprint=MINICIRCUITS_CD637
T 20200 12900 5 10 1 1 0 6 1
value=ADT8-1T
}
C 19700 16100 1 90 0 EMBEDDEDresistor-1.sym
[
L 19500 16700 19700 16600 3 0 0 0 -1 -1
L 19700 16600 19500 16500 3 0 0 0 -1 -1
L 19500 16500 19700 16400 3 0 0 0 -1 -1
L 19700 16400 19500 16300 3 0 0 0 -1 -1
L 19500 16700 19700 16800 3 0 0 0 -1 -1
L 19700 16800 19600 16850 3 0 0 0 -1 -1
P 19600 17000 19600 16850 1 0 0
{
T 19550 16900 5 8 0 1 90 0 1
pinnumber=2
T 19550 16900 5 8 0 0 90 0 1
pinseq=2
T 19550 16900 5 8 0 1 90 0 1
pinlabel=2
T 19550 16900 5 8 0 1 90 0 1
pintype=pas
}
P 19600 16100 19600 16252 1 0 0
{
T 19550 16200 5 8 0 1 90 0 1
pinnumber=1
T 19550 16200 5 8 0 0 90 0 1
pinseq=1
T 19550 16200 5 8 0 1 90 0 1
pinlabel=1
T 19550 16200 5 8 0 1 90 0 1
pintype=pas
}
L 19500 16301 19600 16250 3 0 0 0 -1 -1
T 19300 16400 5 10 0 0 90 0 1
device=RESISTOR
T 19400 16300 8 10 0 1 90 0 1
refdes=R?
T 19700 16100 8 10 0 1 90 0 1
pins=2
T 19700 16100 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 19300 16400 5 10 0 0 90 0 1
device=RESISTOR
T 19800 16400 5 10 1 1 0 0 1
value=0
T 19700 16100 5 10 0 1 0 0 1
footprint=my_0603_sm
T 19800 16600 5 10 1 1 0 0 1
refdes=R105
}
C 19400 17200 1 0 0 EMBEDDEDgeneric-power.sym
[
P 19600 17200 19600 17400 1 0 0
{
T 19650 17250 5 6 0 1 0 0 1
pintype=pwr
T 19650 17250 5 6 0 1 0 0 1
pinlabel=1
T 19650 17250 5 6 0 0 0 0 1
pinseq=1
T 19650 17250 5 6 0 1 0 0 1
pinnumber=1
}
L 19450 17400 19750 17400 3 0 0 0 -1 -1
T 19600 17450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 19600 17450 5 10 0 1 0 3 1
net=AVDD:1
T 19400 17500 5 10 1 1 0 0 1
value=AVDD
}
C 21400 16000 1 0 0 EMBEDDEDgnd-1.sym
[
P 21500 16100 21500 16300 1 0 1
{
T 21558 16161 5 4 0 1 0 0 1
pintype=pwr
T 21558 16161 5 4 0 1 0 0 1
pinlabel=1
T 21558 16161 5 4 0 0 0 0 1
pinseq=1
T 21558 16161 5 4 0 1 0 0 1
pinnumber=1
}
L 21400 16100 21600 16100 3 0 0 0 -1 -1
L 21455 16050 21545 16050 3 0 0 0 -1 -1
L 21480 16010 21520 16010 3 0 0 0 -1 -1
T 21700 16050 8 10 0 0 0 0 1
net=GND:1
]
N 18800 16100 18800 14700 4
C 21700 16300 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 21500 16300 21500 16500 1 0 0
{
T 21450 16450 5 8 0 1 90 6 1
pinnumber=1
T 21550 16450 5 8 0 1 90 8 1
pinseq=1
T 21500 16500 9 8 0 1 90 0 1
pinlabel=1
T 21500 16500 5 8 0 1 90 2 1
pintype=pas
}
P 21500 17200 21500 17000 1 0 0
{
T 21450 17050 5 8 0 1 90 0 1
pinnumber=2
T 21550 17050 5 8 0 1 90 2 1
pinseq=2
T 21500 17000 9 8 0 1 90 6 1
pinlabel=2
T 21500 17000 5 8 0 1 90 8 1
pintype=pas
}
L 21300 16700 21700 16700 3 0 0 0 -1 -1
L 21300 16800 21700 16800 3 0 0 0 -1 -1
L 21500 17000 21500 16800 3 0 0 0 -1 -1
L 21500 16700 21500 16500 3 0 0 0 -1 -1
T 21000 16500 5 10 0 0 90 0 1
device=CAPACITOR
T 21200 16500 8 10 0 1 90 0 1
refdes=C?
T 20400 16500 5 10 0 0 90 0 1
description=capacitor
T 20600 16500 5 10 0 0 90 0 1
numslots=0
T 20800 16500 5 10 0 0 90 0 1
symversion=0.1
]
{
T 21000 16500 5 10 0 0 90 0 1
device=CAPACITOR
T 20800 16500 5 10 0 0 90 0 1
symversion=0.1
T 21700 16300 5 10 0 0 0 0 1
footprint=my_0603_sm
T 21200 17000 5 10 1 1 180 0 1
refdes=C112
T 20800 16600 5 10 1 1 0 0 1
value=0.1uf
}
N 21500 17200 19600 17200 4
C 13500 14200 1 0 0 EMBEDDEDgeneric-power.sym
[
P 13700 14200 13700 14400 1 0 0
{
T 13750 14250 5 6 0 1 0 0 1
pintype=pwr
T 13750 14250 5 6 0 1 0 0 1
pinlabel=1
T 13750 14250 5 6 0 0 0 0 1
pinseq=1
T 13750 14250 5 6 0 1 0 0 1
pinnumber=1
}
L 13550 14400 13850 14400 3 0 0 0 -1 -1
T 13700 14450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 13700 14450 5 10 0 1 0 3 1
net=AVDD:1
T 13500 14400 5 10 1 1 0 0 1
value=AVDD
}
C 1600 7700 1 0 0 EMBEDDEDgeneric-power.sym
[
P 1800 7700 1800 7900 1 0 0
{
T 1850 7750 5 6 0 1 0 0 1
pintype=pwr
T 1850 7750 5 6 0 1 0 0 1
pinlabel=1
T 1850 7750 5 6 0 0 0 0 1
pinseq=1
T 1850 7750 5 6 0 1 0 0 1
pinnumber=1
}
L 1650 7900 1950 7900 3 0 0 0 -1 -1
T 1800 7950 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 1800 7950 5 10 0 1 0 3 1
net=DVDD:1
T 1600 7900 5 10 1 1 0 0 1
value=DVDD
}
C 3400 11200 1 0 0 EMBEDDEDgeneric-power.sym
[
P 3600 11200 3600 11400 1 0 0
{
T 3650 11250 5 6 0 1 0 0 1
pintype=pwr
T 3650 11250 5 6 0 1 0 0 1
pinlabel=1
T 3650 11250 5 6 0 0 0 0 1
pinseq=1
T 3650 11250 5 6 0 1 0 0 1
pinnumber=1
}
L 3450 11400 3750 11400 3 0 0 0 -1 -1
T 3600 11450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 3600 11450 5 10 0 1 0 3 1
net=AVDD:1
T 3400 11400 5 10 1 1 0 0 1
value=AVDD
}
C 5200 3300 1 0 1 EMBEDDEDconnector4-1.sym
[
P 3800 3800 3500 3800 1 0 1
{
T 4950 3750 5 8 1 1 0 6 1
pinnumber=3
T 4950 3750 5 8 0 0 0 6 1
pinseq=3
T 4950 3750 5 8 0 1 0 6 1
pinlabel=3
T 4950 3750 5 8 0 1 0 6 1
pintype=pas
}
P 3800 4100 3500 4100 1 0 1
{
T 4950 4050 5 8 1 1 0 6 1
pinnumber=2
T 4950 4050 5 8 0 0 0 6 1
pinseq=2
T 4950 4050 5 8 0 1 0 6 1
pinlabel=2
T 4950 4050 5 8 0 1 0 6 1
pintype=pas
}
P 3800 3500 3500 3500 1 0 1
{
T 4950 3450 5 8 1 1 0 6 1
pinnumber=4
T 4950 3450 5 8 0 0 0 6 1
pinseq=4
T 4950 3450 5 8 0 1 0 6 1
pinlabel=4
T 4950 3450 5 8 0 1 0 6 1
pintype=pas
}
L 3800 4100 4700 4100 3 0 0 0 -1 -1
L 3800 3800 4700 3800 3 0 0 0 -1 -1
L 3800 3500 4700 3500 3 0 0 0 -1 -1
T 3400 4200 5 10 0 0 0 6 1
device=CONNECTOR_4
P 3800 4400 3500 4400 1 0 1
{
T 4950 4350 5 8 1 1 0 6 1
pinnumber=1
T 4950 4350 5 8 0 0 0 6 1
pinseq=1
T 4950 4350 5 8 0 1 0 6 1
pinlabel=1
T 4950 4350 5 8 0 1 0 6 1
pintype=pas
}
L 3800 4400 4700 4400 3 0 0 0 -1 -1
B 4700 3300 500 1300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5200 4700 8 10 0 1 0 6 1
refdes=CONN?
T 3400 4400 5 10 0 0 0 6 1
class=IO
T 3400 4600 5 10 0 0 0 6 1
pins=4
]
{
T 3400 4200 5 10 0 0 0 6 1
device=CONNECTOR_4
T 5200 3300 5 10 0 0 0 0 1
footprint=JUMPER4
}
C 8900 -1700 1 0 0 EMBEDDED5V-plus-1.sym
[
L 8950 -1500 9250 -1500 3 0 0 0 -1 -1
P 9100 -1700 9100 -1500 1 0 0
{
T 9150 -1650 5 6 0 1 0 0 1
pinnumber=1
T 9150 -1650 5 6 0 0 0 0 1
pinseq=1
T 9150 -1650 5 6 0 1 0 0 1
pinlabel=1
T 9150 -1650 5 6 0 1 0 0 1
pintype=pwr
}
T 9200 -1700 8 8 0 0 0 0 1
net=+5V:1
T 8975 -1450 9 8 1 0 0 0 1
+5V
]
C 3300 4600 1 0 0 EMBEDDED5V-plus-1.sym
[
L 3350 4800 3650 4800 3 0 0 0 -1 -1
P 3500 4600 3500 4800 1 0 0
{
T 3550 4650 5 6 0 1 0 0 1
pinnumber=1
T 3550 4650 5 6 0 0 0 0 1
pinseq=1
T 3550 4650 5 6 0 1 0 0 1
pinlabel=1
T 3550 4650 5 6 0 1 0 0 1
pintype=pwr
}
T 3600 4600 8 8 0 0 0 0 1
net=+5V:1
T 3375 4850 9 8 1 0 0 0 1
+5V
]
C 2900 4100 1 0 0 EMBEDDEDgeneric-power.sym
[
P 3100 4100 3100 4300 1 0 0
{
T 3150 4150 5 6 0 1 0 0 1
pinnumber=1
T 3150 4150 5 6 0 0 0 0 1
pinseq=1
T 3150 4150 5 6 0 1 0 0 1
pinlabel=1
T 3150 4150 5 6 0 1 0 0 1
pintype=pwr
}
L 2950 4300 3250 4300 3 0 0 0 -1 -1
T 3100 4350 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 3100 4350 5 10 0 1 0 3 1
net=AVDD:1
T 2900 4300 5 10 1 1 0 0 1
value=AVDD
}
C 2400 3800 1 0 0 EMBEDDEDgeneric-power.sym
[
P 2600 3800 2600 4000 1 0 0
{
T 2650 3850 5 6 0 1 0 0 1
pintype=pwr
T 2650 3850 5 6 0 1 0 0 1
pinlabel=1
T 2650 3850 5 6 0 0 0 0 1
pinseq=1
T 2650 3850 5 6 0 1 0 0 1
pinnumber=1
}
L 2450 4000 2750 4000 3 0 0 0 -1 -1
T 2600 4050 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 2600 4050 5 10 0 1 0 3 1
net=DVDD:1
T 2400 4000 5 10 1 1 0 0 1
value=DVDD
}
C 3400 3000 1 0 0 EMBEDDEDgnd-1.sym
[
P 3500 3100 3500 3300 1 0 1
{
T 3558 3161 5 4 0 1 0 0 1
pinnumber=1
T 3558 3161 5 4 0 0 0 0 1
pinseq=1
T 3558 3161 5 4 0 1 0 0 1
pinlabel=1
T 3558 3161 5 4 0 1 0 0 1
pintype=pwr
}
L 3400 3100 3600 3100 3 0 0 0 -1 -1
L 3455 3050 3545 3050 3 0 0 0 -1 -1
L 3480 3010 3520 3010 3 0 0 0 -1 -1
T 3700 3050 8 10 0 0 0 0 1
net=GND:1
]
N 3100 4100 3500 4100 4
N 3500 4400 3500 4600 4
N 2600 3800 3500 3800 4
T 5300 4300 9 10 1 0 0 0 1
TP102
T 5300 4000 9 10 1 0 0 0 1
TP103
T 5300 3700 9 10 1 0 0 0 1
TP104
N 18800 16100 19600 16100 4
C 20400 11100 1 0 0 EMBEDDEDgnd-1.sym
[
T 20700 11150 8 10 0 0 0 0 1
net=GND:1
P 20500 11200 20500 11400 1 0 1
{
T 20558 11261 5 4 0 1 0 0 1
pinnumber=1
T 20558 11261 5 4 0 0 0 0 1
pinseq=1
T 20558 11261 5 4 0 1 0 0 1
pinlabel=1
T 20558 11261 5 4 0 1 0 0 1
pintype=pwr
}
L 20400 11200 20600 11200 3 0 0 0 -1 -1
L 20455 11150 20545 11150 3 0 0 0 -1 -1
L 20480 11110 20520 11110 3 0 0 0 -1 -1
]
C 20400 13800 1 0 0 EMBEDDEDgnd-1.sym
[
T 20700 13850 8 10 0 0 0 0 1
net=GND:1
P 20500 13900 20500 14100 1 0 1
{
T 20558 13961 5 4 0 1 0 0 1
pinnumber=1
T 20558 13961 5 4 0 0 0 0 1
pinseq=1
T 20558 13961 5 4 0 1 0 0 1
pinlabel=1
T 20558 13961 5 4 0 1 0 0 1
pintype=pwr
}
L 20400 13900 20600 13900 3 0 0 0 -1 -1
L 20455 13850 20545 13850 3 0 0 0 -1 -1
L 20480 13810 20520 13810 3 0 0 0 -1 -1
]
C 3100 6800 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 2400 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 2600 7000 8 10 0 1 90 0 1
refdes=C?
T 1800 7000 5 10 0 0 90 0 1
description=capacitor
T 2000 7000 5 10 0 0 90 0 1
numslots=0
T 2200 7000 5 10 0 0 90 0 1
symversion=0.1
P 2900 6800 2900 7000 1 0 0
{
T 2900 7000 5 8 0 1 90 2 1
pintype=pas
T 2900 7000 9 8 0 1 90 0 1
pinlabel=1
T 2950 6950 5 8 0 1 90 8 1
pinseq=1
T 2850 6950 5 8 0 1 90 6 1
pinnumber=1
}
P 2900 7700 2900 7500 1 0 0
{
T 2900 7500 5 8 0 1 90 8 1
pintype=pas
T 2900 7500 9 8 0 1 90 6 1
pinlabel=2
T 2950 7550 5 8 0 1 90 2 1
pinseq=2
T 2850 7550 5 8 0 1 90 0 1
pinnumber=2
}
L 2700 7200 3100 7200 3 0 0 0 -1 -1
L 2700 7300 3100 7300 3 0 0 0 -1 -1
L 2900 7500 2900 7300 3 0 0 0 -1 -1
L 2900 7200 2900 7000 3 0 0 0 -1 -1
]
{
T 2400 7000 5 10 0 0 90 0 1
device=CAPACITOR
T 3100 6800 5 10 0 0 0 0 1
footprint=my_0603_sm
T 2600 7300 5 10 1 1 180 0 1
value=0.1uf
T 2600 7500 5 10 1 1 180 0 1
refdes=C124
}
C 2800 6500 1 0 0 EMBEDDEDgnd-1.sym
[
T 3100 6550 8 10 0 0 0 0 1
net=GND:1
P 2900 6600 2900 6800 1 0 1
{
T 2958 6661 5 4 0 1 0 0 1
pintype=pwr
T 2958 6661 5 4 0 1 0 0 1
pinlabel=1
T 2958 6661 5 4 0 0 0 0 1
pinseq=1
T 2958 6661 5 4 0 1 0 0 1
pinnumber=1
}
L 2800 6600 3000 6600 3 0 0 0 -1 -1
L 2855 6550 2945 6550 3 0 0 0 -1 -1
L 2880 6510 2920 6510 3 0 0 0 -1 -1
]
C 7900 9300 1 0 0 EMBEDDEDad9865.sym
[
P 12700 9300 12700 9900 1 0 0
{
T 12700 9300 5 10 0 0 0 0 1
pintype=unknown
T 12700 9955 5 10 1 1 90 0 1
pinlabel=PAD
T 12650 9805 5 10 1 1 90 6 1
pinnumber=65
T 12700 9300 5 10 0 0 0 0 1
pinseq=0
}
P 11400 14900 11400 14300 1 0 0
{
T 11400 14900 5 10 0 0 270 0 1
pintype=pas
T 11400 14245 5 10 1 1 90 6 1
pinlabel=MODE
T 11350 14395 5 10 1 1 90 0 1
pinnumber=53
T 11400 14900 5 10 0 0 270 0 1
pinseq=53
}
P 11600 14900 11600 14300 1 0 0
{
T 11600 14900 5 10 0 0 270 0 1
pintype=pas
T 11600 14245 5 10 1 1 90 6 1
pinlabel=IOUT_P+
T 11550 14395 5 10 1 1 90 0 1
pinnumber=52
T 11600 14900 5 10 0 0 270 0 1
pinseq=52
}
P 11800 14900 11800 14300 1 0 0
{
T 11800 14900 5 10 0 0 270 0 1
pintype=pas
T 11800 14245 5 10 1 1 90 6 1
pinlabel=IOUT_P-
T 11750 14395 5 10 1 1 90 0 1
pinnumber=51
T 11800 14900 5 10 0 0 270 0 1
pinseq=51
}
P 12000 14900 12000 14300 1 0 0
{
T 12000 14900 5 10 0 0 270 0 1
pintype=pas
T 12000 14245 5 10 1 1 90 6 1
pinlabel=IOUT_N+
T 11950 14395 5 10 1 1 90 0 1
pinnumber=50
T 12000 14900 5 10 0 0 270 0 1
pinseq=50
}
P 13500 13200 12900 13200 1 0 0
{
T 13500 13200 5 10 0 0 180 0 1
pintype=pas
T 12845 13195 5 10 1 1 0 6 1
pinlabel=IOUT_N-
T 12995 13245 5 10 1 1 0 0 1
pinnumber=46
T 13500 13200 5 10 0 0 180 0 1
pinseq=46
}
P 13500 12800 12900 12800 1 0 0
{
T 13500 12800 5 10 0 0 180 0 1
pintype=pas
T 12845 12795 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 12845 5 10 1 1 0 0 1
pinnumber=44
T 13500 12800 5 10 0 0 180 0 1
pinseq=44
}
P 13500 13000 12900 13000 1 0 0
{
T 13500 13000 5 10 0 0 180 0 1
pintype=pas
T 12845 12995 5 10 1 1 0 6 1
pinlabel=IOUT_G-
T 12995 13045 5 10 1 1 0 0 1
pinnumber=45
T 13500 13000 5 10 0 0 180 0 1
pinseq=45
}
P 13500 12600 12900 12600 1 0 0
{
T 13500 12600 5 10 0 0 180 0 1
pintype=pas
T 12845 12595 5 10 1 1 0 6 1
pinlabel=AVDD
T 12995 12645 5 10 1 1 0 0 1
pinnumber=43
T 13500 12600 5 10 0 0 180 0 1
pinseq=43
}
P 12200 9300 12200 9900 1 0 0
{
T 12200 9300 5 10 0 0 90 0 1
pintype=pas
T 12200 9955 5 10 1 1 90 0 1
pinlabel=REFB
T 12150 9805 5 10 1 1 90 6 1
pinnumber=32
T 12200 9300 5 10 0 0 90 0 1
pinseq=32
}
P 12000 9300 12000 9900 1 0 0
{
T 12000 9300 5 10 0 0 90 0 1
pintype=pas
T 12000 9955 5 10 1 1 90 0 1
pinlabel=AVSS
T 11950 9805 5 10 1 1 90 6 1
pinnumber=31
T 12000 9300 5 10 0 0 90 0 1
pinseq=31
}
P 11800 9300 11800 9900 1 0 0
{
T 11800 9300 5 10 0 0 90 0 1
pintype=pas
T 11800 9955 5 10 1 1 90 0 1
pinlabel=/RESET
T 11750 9805 5 10 1 1 90 6 1
pinnumber=30
T 11800 9300 5 10 0 0 90 0 1
pinseq=30
}
P 11600 9300 11600 9900 1 0 0
{
T 11600 9300 5 10 0 0 90 0 1
pintype=pas
T 11600 9955 5 10 1 1 90 0 1
pinlabel=PGA0
T 11550 9805 5 10 1 1 90 6 1
pinnumber=29
T 11600 9300 5 10 0 0 90 0 1
pinseq=29
}
P 7900 10600 8500 10600 1 0 0
{
T 7900 10600 5 10 0 0 0 0 1
pintype=pas
T 8555 10595 5 10 1 1 0 0 1
pinlabel=RXCLK
T 8405 10645 5 10 1 1 0 6 1
pinnumber=16
T 7900 10600 5 10 0 0 0 0 1
pinseq=16
}
P 7900 10800 8500 10800 1 0 0
{
T 7900 10800 5 10 0 0 0 0 1
pintype=pas
T 8555 10795 5 10 1 1 0 0 1
pinlabel=TXCLK
T 8405 10845 5 10 1 1 0 6 1
pinnumber=15
T 7900 10800 5 10 0 0 0 0 1
pinseq=15
}
P 7900 11000 8500 11000 1 0 0
{
T 7900 11000 5 10 0 0 0 0 1
pintype=pas
T 8555 10995 5 10 1 1 0 0 1
pinlabel=TXEN
T 8405 11045 5 10 1 1 0 6 1
pinnumber=14
T 7900 11000 5 10 0 0 0 0 1
pinseq=14
}
P 7900 11200 8500 11200 1 0 0
{
T 7900 11200 5 10 0 0 0 0 1
pintype=pas
T 8555 11195 5 10 1 1 0 0 1
pinlabel=RXEN
T 8405 11245 5 10 1 1 0 6 1
pinnumber=13
T 7900 11200 5 10 0 0 0 0 1
pinseq=13
}
L 12900 9900 8500 9900 3 0 0 0 -1 -1
L 12900 14300 8900 14300 3 0 0 0 -1 -1
L 12900 14300 12900 9900 3 0 0 0 -1 -1
L 8500 9900 8500 13900 3 0 0 0 -1 -1
T 10595 12195 8 10 0 1 0 0 1
refdes=U?
T 7595 10695 8 10 0 1 0 0 1
footprint=LQFP48_12
T 10295 11895 8 10 0 1 0 0 1
device=AD9865
L 8500 13900 8900 14300 3 0 0 0 -1 -1
P 9200 14900 9200 14300 1 0 0
{
T 9200 14900 5 10 0 0 270 0 1
pintype=pas
T 9200 14245 5 10 1 1 90 6 1
pinlabel=DRVDD
T 9150 14395 5 10 1 1 90 0 1
pinnumber=64
T 9200 14900 5 10 0 0 270 0 1
pinseq=64
}
P 9400 14900 9400 14300 1 0 0
{
T 9400 14900 5 10 0 0 270 0 1
pintype=pas
T 9400 14245 5 10 1 1 90 6 1
pinlabel=DRVSS
T 9350 14395 5 10 1 1 90 0 1
pinnumber=63
T 9400 14900 5 10 0 0 270 0 1
pinseq=63
}
P 9600 14900 9600 14300 1 0 0
{
T 9600 14900 5 10 0 0 270 0 1
pintype=pas
T 9600 14245 5 10 1 1 90 6 1
pinlabel=PWR_DWN
T 9550 14395 5 10 1 1 90 0 1
pinnumber=62
T 9600 14900 5 10 0 0 270 0 1
pinseq=62
}
P 9800 14900 9800 14300 1 0 0
{
T 9800 14900 5 10 0 0 270 0 1
pintype=pas
T 9800 14245 5 10 1 1 90 6 1
pinlabel=CLKOUT2
T 9750 14395 5 10 1 1 90 0 1
pinnumber=61
T 9800 14900 5 10 0 0 270 0 1
pinseq=61
}
P 10000 14900 10000 14300 1 0 0
{
T 10000 14900 5 10 0 0 270 0 1
pintype=pas
T 10000 14245 5 10 1 1 90 6 1
pinlabel=DVDD
T 9950 14395 5 10 1 1 90 0 1
pinnumber=60
T 10000 14900 5 10 0 0 270 0 1
pinseq=60
}
P 10200 14900 10200 14300 1 0 0
{
T 10200 14900 5 10 0 0 270 0 1
pintype=pas
T 10200 14245 5 10 1 1 90 6 1
pinlabel=DVSS
T 10150 14395 5 10 1 1 90 0 1
pinnumber=59
T 10200 14900 5 10 0 0 270 0 1
pinseq=59
}
P 10400 14900 10400 14300 1 0 0
{
T 10400 14900 5 10 0 0 270 0 1
pintype=pas
T 10400 14245 5 10 1 1 90 6 1
pinlabel=CLKVDD
T 10350 14395 5 10 1 1 90 0 1
pinnumber=58
T 10400 14900 5 10 0 0 270 0 1
pinseq=58
}
P 10600 14900 10600 14300 1 0 0
{
T 10600 14900 5 10 0 0 270 0 1
pintype=pas
T 10600 14245 5 10 1 1 90 6 1
pinlabel=OSCIN
T 10550 14395 5 10 1 1 90 0 1
pinnumber=57
T 10600 14900 5 10 0 0 270 0 1
pinseq=57
}
P 13500 11600 12900 11600 1 0 0
{
T 13500 11600 5 10 0 0 180 0 1
pintype=pas
T 12845 11595 5 10 1 1 0 6 1
pinlabel=RX+
T 12995 11645 5 10 1 1 0 0 1
pinnumber=38
T 13500 11600 5 10 0 0 180 0 1
pinseq=38
}
P 13500 11400 12900 11400 1 0 0
{
T 13500 11400 5 10 0 0 180 0 1
pintype=pas
T 12845 11395 5 10 1 1 0 6 1
pinlabel=RX-
T 12995 11445 5 10 1 1 0 0 1
pinnumber=37
T 13500 11400 5 10 0 0 180 0 1
pinseq=37
}
P 13500 11200 12900 11200 1 0 0
{
T 13500 11200 5 10 0 0 180 0 1
pintype=pas
T 12845 11195 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 11245 5 10 1 1 0 0 1
pinnumber=36
T 13500 11200 5 10 0 0 180 0 1
pinseq=36
}
P 13500 11000 12900 11000 1 0 0
{
T 13500 11000 5 10 0 0 180 0 1
pintype=pas
T 12845 10995 5 10 1 1 0 6 1
pinlabel=AVDD
T 12995 11045 5 10 1 1 0 0 1
pinnumber=35
T 13500 11000 5 10 0 0 180 0 1
pinseq=35
}
P 13500 10800 12900 10800 1 0 0
{
T 13500 10800 5 10 0 0 180 0 1
pintype=pas
T 12845 10795 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 10845 5 10 1 1 0 0 1
pinnumber=34
T 13500 10800 5 10 0 0 180 0 1
pinseq=34
}
P 13500 10600 12900 10600 1 0 0
{
T 13500 10600 5 10 0 0 180 0 1
pintype=pas
T 12845 10595 5 10 1 1 0 6 1
pinlabel=REFT
T 12995 10645 5 10 1 1 0 0 1
pinnumber=33
T 13500 10600 5 10 0 0 180 0 1
pinseq=33
}
P 11400 9300 11400 9900 1 0 0
{
T 11400 9300 5 10 0 0 90 0 1
pintype=pas
T 11400 9955 5 10 1 1 90 0 1
pinlabel=PGA1
T 11350 9805 5 10 1 1 90 6 1
pinnumber=28
T 11400 9300 5 10 0 0 90 0 1
pinseq=28
}
P 11200 9300 11200 9900 1 0 0
{
T 11200 9300 5 10 0 0 90 0 1
pintype=pas
T 11200 9955 5 10 1 1 90 0 1
pinlabel=PGA2
T 11150 9805 5 10 1 1 90 6 1
pinnumber=27
T 11200 9300 5 10 0 0 90 0 1
pinseq=27
}
P 11000 9300 11000 9900 1 0 0
{
T 11000 9300 5 10 0 0 90 0 1
pintype=pas
T 11000 9955 5 10 1 1 90 0 1
pinlabel=PGA3
T 10950 9805 5 10 1 1 90 6 1
pinnumber=26
T 11000 9300 5 10 0 0 90 0 1
pinseq=26
}
P 10800 9300 10800 9900 1 0 0
{
T 10800 9300 5 10 0 0 90 0 1
pintype=pas
T 10800 9955 5 10 1 1 90 0 1
pinlabel=PGA4
T 10750 9805 5 10 1 1 90 6 1
pinnumber=25
T 10800 9300 5 10 0 0 90 0 1
pinseq=25
}
P 10800 14900 10800 14300 1 0 0
{
T 10800 14900 5 10 0 0 270 0 1
pintype=pas
T 10800 14245 5 10 1 1 90 6 1
pinlabel=XTAL
T 10750 14395 5 10 1 1 90 0 1
pinnumber=56
T 10800 14900 5 10 0 0 270 0 1
pinseq=56
}
P 11000 14900 11000 14300 1 0 0
{
T 11000 14900 5 10 0 0 270 0 1
pintype=pas
T 11000 14245 5 10 1 1 90 6 1
pinlabel=CLKVSS
T 10950 14395 5 10 1 1 90 0 1
pinnumber=55
T 11000 14900 5 10 0 0 270 0 1
pinseq=55
}
P 11200 14900 11200 14300 1 0 0
{
T 11200 14900 5 10 0 0 270 0 1
pintype=pas
T 11200 14245 5 10 1 1 90 6 1
pinlabel=CONFIG
T 11150 14395 5 10 1 1 90 0 1
pinnumber=54
T 11200 14900 5 10 0 0 270 0 1
pinseq=54
}
P 12200 14900 12200 14300 1 0 0
{
T 12200 14900 5 10 0 0 270 0 1
pintype=pas
T 12200 14245 5 10 1 1 90 6 1
pinlabel=IOUT_G+
T 12150 14395 5 10 1 1 90 0 1
pinnumber=49
T 12200 14900 5 10 0 0 270 0 1
pinseq=49
}
P 13500 13600 12900 13600 1 0 0
{
T 13500 13600 5 10 0 0 180 0 1
pintype=pas
T 12845 13595 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 13645 5 10 1 1 0 0 1
pinnumber=48
T 13500 13600 5 10 0 0 180 0 1
pinseq=48
}
P 13500 13400 12900 13400 1 0 0
{
T 13500 13400 5 10 0 0 180 0 1
pintype=pas
T 12845 13395 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 13445 5 10 1 1 0 0 1
pinnumber=47
T 13500 13400 5 10 0 0 180 0 1
pinseq=47
}
P 13500 12400 12900 12400 1 0 0
{
T 13500 12400 5 10 0 0 180 0 1
pintype=pas
T 12845 12395 5 10 1 1 0 6 1
pinlabel=REFIO
T 12995 12445 5 10 1 1 0 0 1
pinnumber=42
T 13500 12400 5 10 0 0 180 0 1
pinseq=42
}
P 13500 12200 12900 12200 1 0 0
{
T 13500 12200 5 10 0 0 180 0 1
pintype=pas
T 12845 12195 5 10 1 1 0 6 1
pinlabel=REFADJ
T 12995 12245 5 10 1 1 0 0 1
pinnumber=41
T 13500 12200 5 10 0 0 180 0 1
pinseq=41
}
P 13500 12000 12900 12000 1 0 0
{
T 13500 12000 5 10 0 0 180 0 1
pintype=pas
T 12845 11995 5 10 1 1 0 6 1
pinlabel=AVDD
T 12995 12045 5 10 1 1 0 0 1
pinnumber=40
T 13500 12000 5 10 0 0 180 0 1
pinseq=40
}
P 13500 11800 12900 11800 1 0 0
{
T 13500 11800 5 10 0 0 180 0 1
pintype=pas
T 12845 11795 5 10 1 1 0 6 1
pinlabel=AVSS
T 12995 11845 5 10 1 1 0 0 1
pinnumber=39
T 13500 11800 5 10 0 0 180 0 1
pinseq=39
}
P 7900 11800 8500 11800 1 0 0
{
T 7900 11800 5 10 0 0 0 0 1
pintype=pas
T 8555 11795 5 10 1 1 0 0 1
pinlabel=RX2
T 8405 11845 5 10 1 1 0 6 1
pinnumber=10
T 7900 11800 5 10 0 0 0 0 1
pinseq=10
}
P 7900 12000 8500 12000 1 0 0
{
T 7900 12000 5 10 0 0 0 0 1
pintype=pas
T 8555 11995 5 10 1 1 0 0 1
pinlabel=RX3
T 8405 12045 5 10 1 1 0 6 1
pinnumber=9
T 7900 12000 5 10 0 0 0 0 1
pinseq=9
}
P 7900 12200 8500 12200 1 0 0
{
T 7900 12200 5 10 0 0 0 0 1
pintype=pas
T 8555 12195 5 10 1 1 0 0 1
pinlabel=RX4
T 8405 12245 5 10 1 1 0 6 1
pinnumber=8
T 7900 12200 5 10 0 0 0 0 1
pinseq=8
}
P 7900 12400 8500 12400 1 0 0
{
T 7900 12400 5 10 0 0 0 0 1
pintype=pas
T 8555 12395 5 10 1 1 0 0 1
pinlabel=RX5
T 8405 12445 5 10 1 1 0 6 1
pinnumber=7
T 7900 12400 5 10 0 0 0 0 1
pinseq=7
}
P 7900 12600 8500 12600 1 0 0
{
T 7900 12600 5 10 0 0 0 0 1
pintype=pas
T 8555 12595 5 10 1 1 0 0 1
pinlabel=TX0
T 8405 12645 5 10 1 1 0 6 1
pinnumber=6
T 7900 12600 5 10 0 0 0 0 1
pinseq=6
}
P 7900 12800 8500 12800 1 0 0
{
T 7900 12800 5 10 0 0 0 0 1
pintype=pas
T 8555 12795 5 10 1 1 0 0 1
pinlabel=TX1
T 8405 12845 5 10 1 1 0 6 1
pinnumber=5
T 7900 12800 5 10 0 0 0 0 1
pinseq=5
}
P 7900 13000 8500 13000 1 0 0
{
T 7900 13000 5 10 0 0 0 0 1
pintype=pas
T 8555 12995 5 10 1 1 0 0 1
pinlabel=TX2
T 8405 13045 5 10 1 1 0 6 1
pinnumber=4
T 7900 13000 5 10 0 0 0 0 1
pinseq=4
}
P 7900 13200 8500 13200 1 0 0
{
T 7900 13200 5 10 0 0 0 0 1
pintype=pas
T 8555 13195 5 10 1 1 0 0 1
pinlabel=TX3
T 8405 13245 5 10 1 1 0 6 1
pinnumber=3
T 7900 13200 5 10 0 0 0 0 1
pinseq=3
}
P 7900 13400 8500 13400 1 0 0
{
T 7900 13400 5 10 0 0 0 0 1
pintype=pas
T 8555 13395 5 10 1 1 0 0 1
pinlabel=TX4
T 8405 13445 5 10 1 1 0 6 1
pinnumber=2
T 7900 13400 5 10 0 0 0 0 1
pinseq=2
}
P 7900 13600 8500 13600 1 0 0
{
T 7900 13600 5 10 0 0 0 0 1
pintype=pas
T 8555 13595 5 10 1 1 0 0 1
pinlabel=TX5
T 8405 13645 5 10 1 1 0 6 1
pinnumber=1
T 7900 13600 5 10 0 0 0 0 1
pinseq=1
}
P 10600 9300 10600 9900 1 0 0
{
T 10600 9300 5 10 0 0 90 0 1
pintype=pas
T 10600 9955 5 10 1 1 90 0 1
pinlabel=PGA5
T 10550 9805 5 10 1 1 90 6 1
pinnumber=24
T 10600 9300 5 10 0 0 90 0 1
pinseq=24
}
P 10400 9300 10400 9900 1 0 0
{
T 10400 9300 5 10 0 0 90 0 1
pintype=pas
T 10400 9955 5 10 1 1 90 0 1
pinlabel=/SEN
T 10350 9805 5 10 1 1 90 6 1
pinnumber=23
T 10400 9300 5 10 0 0 90 0 1
pinseq=23
}
P 10200 9300 10200 9900 1 0 0
{
T 10200 9300 5 10 0 0 90 0 1
pintype=pas
T 10200 9955 5 10 1 1 90 0 1
pinlabel=SCLK
T 10150 9805 5 10 1 1 90 6 1
pinnumber=22
T 10200 9300 5 10 0 0 90 0 1
pinseq=22
}
P 10000 9300 10000 9900 1 0 0
{
T 10000 9300 5 10 0 0 90 0 1
pintype=pas
T 10000 9955 5 10 1 1 90 0 1
pinlabel=SDO
T 9950 9805 5 10 1 1 90 6 1
pinnumber=21
T 10000 9300 5 10 0 0 90 0 1
pinseq=21
}
P 9800 9300 9800 9900 1 0 0
{
T 9800 9300 5 10 0 0 90 0 1
pintype=pas
T 9800 9955 5 10 1 1 90 0 1
pinlabel=SDIO
T 9750 9805 5 10 1 1 90 6 1
pinnumber=20
T 9800 9300 5 10 0 0 90 0 1
pinseq=20
}
P 9600 9300 9600 9900 1 0 0
{
T 9600 9300 5 10 0 0 90 0 1
pintype=pas
T 9600 9955 5 10 1 1 90 0 1
pinlabel=CLKOUT1
T 9550 9805 5 10 1 1 90 6 1
pinnumber=19
T 9600 9300 5 10 0 0 90 0 1
pinseq=19
}
P 9400 9300 9400 9900 1 0 0
{
T 9400 9300 5 10 0 0 90 0 1
pintype=pas
T 9400 9955 5 10 1 1 90 0 1
pinlabel=DRVSS
T 9350 9805 5 10 1 1 90 6 1
pinnumber=18
T 9400 9300 5 10 0 0 90 0 1
pinseq=18
}
P 9200 9300 9200 9900 1 0 0
{
T 9200 9300 5 10 0 0 90 0 1
pintype=pas
T 9200 9955 5 10 1 1 90 0 1
pinlabel=DRVDD
T 9150 9805 5 10 1 1 90 6 1
pinnumber=17
T 9200 9300 5 10 0 0 90 0 1
pinseq=17
}
P 7900 11400 8500 11400 1 0 0
{
T 7900 11400 5 10 0 0 0 0 1
pintype=pas
T 8555 11395 5 10 1 1 0 0 1
pinlabel=RX0
T 8405 11445 5 10 1 1 0 6 1
pinnumber=12
T 7900 11400 5 10 0 0 0 0 1
pinseq=12
}
P 7900 11600 8500 11600 1 0 0
{
T 7900 11600 5 10 0 0 0 0 1
pintype=pas
T 8555 11595 5 10 1 1 0 0 1
pinlabel=RX1
T 8405 11645 5 10 1 1 0 6 1
pinnumber=11
T 7900 11600 5 10 0 0 0 0 1
pinseq=11
}
]
{
T 10295 11895 5 10 1 1 0 0 1
device=AD9865
T 7595 10695 5 10 0 1 0 0 1
footprint=CP-64-3
T 10595 12195 5 10 1 1 0 0 1
refdes=U101
}
C 12600 8100 1 0 0 EMBEDDEDgnd-1.sym
[
T 12900 8150 8 10 0 0 0 0 1
net=GND:1
P 12700 8200 12700 8400 1 0 1
{
T 12758 8261 5 4 0 1 0 0 1
pintype=pwr
T 12758 8261 5 4 0 1 0 0 1
pinlabel=1
T 12758 8261 5 4 0 0 0 0 1
pinseq=1
T 12758 8261 5 4 0 1 0 0 1
pinnumber=1
}
L 12600 8200 12800 8200 3 0 0 0 -1 -1
L 12655 8150 12745 8150 3 0 0 0 -1 -1
L 12680 8110 12720 8110 3 0 0 0 -1 -1
]
N 12700 8400 12700 9300 4
N 3500 3300 3500 3500 4
N 19100 6300 20800 6300 4
{
T 19100 6300 5 10 1 1 0 0 1
netname=JA4
}
C 20800 6200 1 0 0 EMBEDDEDio-1.sym
[
P 20800 6300 21000 6300 1 0 0
{
T 20950 6350 5 10 0 1 0 6 1
pinnumber=1
T 21050 6450 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 6650 5 10 0 0 0 0 1
pinseq=1
T 21050 6550 5 10 0 0 0 0 1
pintype=io
}
L 21500 6400 21600 6300 3 0 0 0 -1 -1
L 21600 6300 21500 6200 3 0 0 0 -1 -1
L 21000 6300 21100 6200 3 0 0 0 -1 -1
L 21100 6400 21000 6300 3 0 0 0 -1 -1
L 21100 6400 21500 6400 3 0 0 0 -1 -1
L 21100 6200 21500 6200 3 0 0 0 -1 -1
T 21700 6400 5 10 0 0 0 0 1
net=IO:1
T 21000 6800 5 10 0 0 0 0 1
device=none
T 21000 6900 5 10 0 0 0 0 1
description=I/O module port
T 21700 6300 5 10 0 1 0 1 1
value=IO
]
{
T 21700 6400 5 10 0 0 0 0 1
net=TX:1
T 21700 6300 5 10 1 1 0 1 1
value=TX
}
T 15400 9400 9 10 1 0 0 0 1
Tant.
N 21300 15300 20500 15300 4
C 21800 14800 1 0 1 EMBEDDEDBNC-1.sym
[
L 21700 15100 21696 15107 3 0 0 0 -1 -1
P 21600 15300 21300 15300 1 0 1
{
T 21450 15350 5 8 0 1 0 6 1
pintype=pas
T 21450 15350 5 8 0 1 0 6 1
pinlabel=1
T 21450 15350 5 8 0 0 0 6 1
pinseq=1
T 21450 15350 5 8 1 1 0 6 1
pinnumber=1
}
L 21600 15300 21615 15285 3 0 0 0 -1 -1
P 21700 15100 21700 14800 1 0 1
{
T 21650 14900 5 8 0 1 0 6 1
pintype=pas
T 21650 14900 5 8 0 1 0 6 1
pinlabel=2
T 21650 14900 5 8 0 0 0 6 1
pinseq=2
T 21650 14900 5 8 1 1 0 6 1
pinnumber=2
}
V 21650 15250 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 21650 15250 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 21800 14800 8 10 0 1 0 6 1
pins=2
T 21800 14800 8 10 0 1 0 6 1
class=IO
T 21800 15600 8 10 0 1 0 6 1
refdes=CONN?
T 21450 15450 5 10 0 0 0 6 1
device=BNC
]
{
T 21450 15450 5 10 0 0 0 6 1
device=BNC
T 21800 14800 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH_dual
T 21800 15600 5 10 1 1 0 6 1
refdes=J102
}
C 21600 14400 1 0 0 EMBEDDEDgnd-1.sym
[
L 21680 14410 21720 14410 3 0 0 0 -1 -1
L 21655 14450 21745 14450 3 0 0 0 -1 -1
L 21600 14500 21800 14500 3 0 0 0 -1 -1
P 21700 14500 21700 14700 1 0 1
{
T 21758 14561 5 4 0 1 0 0 1
pinnumber=1
T 21758 14561 5 4 0 0 0 0 1
pinseq=1
T 21758 14561 5 4 0 1 0 0 1
pinlabel=1
T 21758 14561 5 4 0 1 0 0 1
pintype=pwr
}
T 21900 14450 8 10 0 0 0 0 1
net=GND:1
]
N 21700 14700 21700 14800 4
T 21900 15200 9 10 1 0 0 0 1
TX
C 21800 12100 1 0 1 EMBEDDEDBNC-1.sym
[
L 21700 12400 21696 12407 3 0 0 0 -1 -1
P 21600 12600 21300 12600 1 0 1
{
T 21450 12650 5 8 0 1 0 6 1
pintype=pas
T 21450 12650 5 8 0 1 0 6 1
pinlabel=1
T 21450 12650 5 8 0 0 0 6 1
pinseq=1
T 21450 12650 5 8 1 1 0 6 1
pinnumber=1
}
L 21600 12600 21615 12585 3 0 0 0 -1 -1
P 21700 12400 21700 12100 1 0 1
{
T 21650 12200 5 8 0 1 0 6 1
pintype=pas
T 21650 12200 5 8 0 1 0 6 1
pinlabel=2
T 21650 12200 5 8 0 0 0 6 1
pinseq=2
T 21650 12200 5 8 1 1 0 6 1
pinnumber=2
}
V 21650 12550 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 21650 12550 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 21800 12100 8 10 0 1 0 6 1
pins=2
T 21800 12100 8 10 0 1 0 6 1
class=IO
T 21800 12900 8 10 0 1 0 6 1
refdes=CONN?
T 21450 12750 5 10 0 0 0 6 1
device=BNC
]
{
T 21450 12750 5 10 0 0 0 6 1
device=BNC
T 21800 12900 5 10 1 1 0 6 1
refdes=J103
T 21800 12100 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH_dual
}
N 20500 12600 21300 12600 4
C 21600 14400 1 0 0 EMBEDDEDgnd-1.sym
[
L 21680 14410 21720 14410 3 0 0 0 -1 -1
L 21655 14450 21745 14450 3 0 0 0 -1 -1
L 21600 14500 21800 14500 3 0 0 0 -1 -1
P 21700 14500 21700 14700 1 0 1
{
T 21758 14561 5 4 0 1 0 0 1
pinnumber=1
T 21758 14561 5 4 0 0 0 0 1
pinseq=1
T 21758 14561 5 4 0 1 0 0 1
pinlabel=1
T 21758 14561 5 4 0 1 0 0 1
pintype=pwr
}
T 21900 14450 8 10 0 0 0 0 1
net=GND:1
]
C 21600 11500 1 0 0 EMBEDDEDgnd-1.sym
[
L 21680 11510 21720 11510 3 0 0 0 -1 -1
L 21655 11550 21745 11550 3 0 0 0 -1 -1
L 21600 11600 21800 11600 3 0 0 0 -1 -1
P 21700 11600 21700 11800 1 0 1
{
T 21758 11661 5 4 0 1 0 0 1
pinnumber=1
T 21758 11661 5 4 0 0 0 0 1
pinseq=1
T 21758 11661 5 4 0 1 0 0 1
pinlabel=1
T 21758 11661 5 4 0 1 0 0 1
pintype=pwr
}
T 21900 11550 8 10 0 0 0 0 1
net=GND:1
]
N 21700 11800 21700 12100 4
C 21600 11500 1 0 0 EMBEDDEDgnd-1.sym
[
L 21680 11510 21720 11510 3 0 0 0 -1 -1
L 21655 11550 21745 11550 3 0 0 0 -1 -1
L 21600 11600 21800 11600 3 0 0 0 -1 -1
P 21700 11600 21700 11800 1 0 1
{
T 21758 11661 5 4 0 1 0 0 1
pinnumber=1
T 21758 11661 5 4 0 0 0 0 1
pinseq=1
T 21758 11661 5 4 0 1 0 0 1
pinlabel=1
T 21758 11661 5 4 0 1 0 0 1
pintype=pwr
}
T 21900 11550 8 10 0 0 0 0 1
net=GND:1
]
T 22000 12500 9 10 1 0 0 0 1
RX
N 19600 17200 19600 17000 4
N 10600 4200 10600 9300 4
N 10800 7300 10800 9300 4
N 11000 9300 11000 7400 4
N 11000 7400 12400 7400 4
N 11200 9300 11200 7500 4
N 11200 7500 13300 7500 4
N 11400 9300 11400 7600 4
N 11400 7600 14200 7600 4
N 14200 7600 14200 6600 4
N 11600 9300 11600 7700 4
N 11600 7700 15100 7700 4
N 15100 7700 15100 7200 4
C 11400 4200 1 180 0 EMBEDDEDsolder_jumper_3.sym
[
A 10900 3700 200 270 180 3 0 0 0 -1 -1
A 10300 3700 200 90 180 3 0 0 0 -1 -1
L 10300 3500 10300 3900 3 0 0 0 -1 -1
L 10900 3500 10900 3900 3 0 0 0 -1 -1
B 10400 3500 400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 10100 3700 9800 3700 1 0 1
{
T 10005 3655 5 8 1 1 180 0 1
pinnumber=3
T 9950 3650 5 8 0 0 180 0 1
pinseq=3
T 10155 3705 5 8 0 1 180 6 1
pinlabel=3
T 9950 3650 5 8 0 1 180 0 1
pintype=pas
}
P 10600 4200 10600 3900 1 0 0
{
T 10705 3950 5 8 1 1 0 6 1
pinnumber=2
T 10550 4000 5 8 0 0 90 0 1
pinseq=2
T 10600 3845 5 8 0 1 270 0 1
pinlabel=2
T 10550 4000 5 8 0 1 90 0 1
pintype=pas
}
P 11100 3700 11400 3700 1 0 1
{
T 11195 3655 5 8 1 1 180 6 1
pinnumber=1
T 11250 3750 5 8 0 0 0 0 1
pinseq=1
T 11045 3705 5 8 0 1 180 0 1
pinlabel=1
T 11250 3750 5 8 0 1 0 0 1
pintype=pas
}
T 10700 3400 8 10 0 1 180 0 1
refdes=JP?
T 13800 1100 8 10 0 0 180 0 1
pins=34
T 13800 1300 8 10 0 0 180 0 1
class=IO
T 13800 1500 8 10 0 0 180 0 1
device=HEADER46
]
{
T 13800 1500 5 10 0 0 180 0 1
device=HEADER46
T 10300 3300 5 10 1 1 0 0 1
refdes=JP106
T 11400 4200 5 10 0 0 90 0 1
footprint=SOLDER_JUMPER_50OHM_3
}
C 12300 4800 1 180 0 EMBEDDEDsolder_jumper_3.sym
[
A 11800 4300 200 270 180 3 0 0 0 -1 -1
A 11200 4300 200 90 180 3 0 0 0 -1 -1
L 11200 4100 11200 4500 3 0 0 0 -1 -1
L 11800 4100 11800 4500 3 0 0 0 -1 -1
B 11300 4100 400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 11000 4300 10700 4300 1 0 1
{
T 10905 4255 5 8 1 1 180 0 1
pinnumber=3
T 10850 4250 5 8 0 0 180 0 1
pinseq=3
T 11055 4305 5 8 0 1 180 6 1
pinlabel=3
T 10850 4250 5 8 0 1 180 0 1
pintype=pas
}
P 11500 4800 11500 4500 1 0 0
{
T 11605 4550 5 8 1 1 0 6 1
pinnumber=2
T 11450 4600 5 8 0 0 90 0 1
pinseq=2
T 11500 4445 5 8 0 1 270 0 1
pinlabel=2
T 11450 4600 5 8 0 1 90 0 1
pintype=pas
}
P 12000 4300 12300 4300 1 0 1
{
T 12095 4255 5 8 1 1 180 6 1
pinnumber=1
T 12150 4350 5 8 0 0 0 0 1
pinseq=1
T 11945 4305 5 8 0 1 180 0 1
pinlabel=1
T 12150 4350 5 8 0 1 0 0 1
pintype=pas
}
T 11600 4000 8 10 0 1 180 0 1
refdes=JP?
T 14700 1700 8 10 0 0 180 0 1
pins=34
T 14700 1900 8 10 0 0 180 0 1
class=IO
T 14700 2100 8 10 0 0 180 0 1
device=HEADER46
]
{
T 14700 2100 5 10 0 0 180 0 1
device=HEADER46
T 11200 3900 5 10 1 1 0 0 1
refdes=JP105
T 12300 4800 5 10 0 0 90 0 1
footprint=SOLDER_JUMPER_50OHM_3
}
N 11500 7300 10800 7300 4
C 13200 5400 1 180 0 EMBEDDEDsolder_jumper_3.sym
[
A 12700 4900 200 270 180 3 0 0 0 -1 -1
A 12100 4900 200 90 180 3 0 0 0 -1 -1
L 12100 4700 12100 5100 3 0 0 0 -1 -1
L 12700 4700 12700 5100 3 0 0 0 -1 -1
B 12200 4700 400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 11900 4900 11600 4900 1 0 1
{
T 11805 4855 5 8 1 1 180 0 1
pinnumber=3
T 11750 4850 5 8 0 0 180 0 1
pinseq=3
T 11955 4905 5 8 0 1 180 6 1
pinlabel=3
T 11750 4850 5 8 0 1 180 0 1
pintype=pas
}
P 12400 5400 12400 5100 1 0 0
{
T 12505 5150 5 8 1 1 0 6 1
pinnumber=2
T 12350 5200 5 8 0 0 90 0 1
pinseq=2
T 12400 5045 5 8 0 1 270 0 1
pinlabel=2
T 12350 5200 5 8 0 1 90 0 1
pintype=pas
}
P 12900 4900 13200 4900 1 0 1
{
T 12995 4855 5 8 1 1 180 6 1
pinnumber=1
T 13050 4950 5 8 0 0 0 0 1
pinseq=1
T 12845 4905 5 8 0 1 180 0 1
pinlabel=1
T 13050 4950 5 8 0 1 0 0 1
pintype=pas
}
T 12500 4600 8 10 0 1 180 0 1
refdes=JP?
T 15600 2300 8 10 0 0 180 0 1
pins=34
T 15600 2500 8 10 0 0 180 0 1
class=IO
T 15600 2700 8 10 0 0 180 0 1
device=HEADER46
]
{
T 15600 2700 5 10 0 0 180 0 1
device=HEADER46
T 12100 4500 5 10 1 1 0 0 1
refdes=JP104
T 13200 5400 5 10 0 0 90 0 1
footprint=SOLDER_JUMPER_50OHM_3
}
C 14100 6000 1 180 0 EMBEDDEDsolder_jumper_3.sym
[
A 13600 5500 200 270 180 3 0 0 0 -1 -1
A 13000 5500 200 90 180 3 0 0 0 -1 -1
L 13000 5300 13000 5700 3 0 0 0 -1 -1
L 13600 5300 13600 5700 3 0 0 0 -1 -1
B 13100 5300 400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 12800 5500 12500 5500 1 0 1
{
T 12705 5455 5 8 1 1 180 0 1
pinnumber=3
T 12650 5450 5 8 0 0 180 0 1
pinseq=3
T 12855 5505 5 8 0 1 180 6 1
pinlabel=3
T 12650 5450 5 8 0 1 180 0 1
pintype=pas
}
P 13300 6000 13300 5700 1 0 0
{
T 13405 5750 5 8 1 1 0 6 1
pinnumber=2
T 13250 5800 5 8 0 0 90 0 1
pinseq=2
T 13300 5645 5 8 0 1 270 0 1
pinlabel=2
T 13250 5800 5 8 0 1 90 0 1
pintype=pas
}
P 13800 5500 14100 5500 1 0 1
{
T 13895 5455 5 8 1 1 180 6 1
pinnumber=1
T 13950 5550 5 8 0 0 0 0 1
pinseq=1
T 13745 5505 5 8 0 1 180 0 1
pinlabel=1
T 13950 5550 5 8 0 1 0 0 1
pintype=pas
}
T 13400 5200 8 10 0 1 180 0 1
refdes=JP?
T 16500 2900 8 10 0 0 180 0 1
pins=34
T 16500 3100 8 10 0 0 180 0 1
class=IO
T 16500 3300 8 10 0 0 180 0 1
device=HEADER46
]
{
T 16500 3300 5 10 0 0 180 0 1
device=HEADER46
T 13000 5100 5 10 1 1 0 0 1
refdes=JP103
T 14100 6000 5 10 0 0 90 0 1
footprint=SOLDER_JUMPER_50OHM_3
}
C 15000 6600 1 180 0 EMBEDDEDsolder_jumper_3.sym
[
A 14500 6100 200 270 180 3 0 0 0 -1 -1
A 13900 6100 200 90 180 3 0 0 0 -1 -1
L 13900 5900 13900 6300 3 0 0 0 -1 -1
L 14500 5900 14500 6300 3 0 0 0 -1 -1
B 14000 5900 400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 13700 6100 13400 6100 1 0 1
{
T 13605 6055 5 8 1 1 180 0 1
pinnumber=3
T 13550 6050 5 8 0 0 180 0 1
pinseq=3
T 13755 6105 5 8 0 1 180 6 1
pinlabel=3
T 13550 6050 5 8 0 1 180 0 1
pintype=pas
}
P 14200 6600 14200 6300 1 0 0
{
T 14305 6350 5 8 1 1 0 6 1
pinnumber=2
T 14150 6400 5 8 0 0 90 0 1
pinseq=2
T 14200 6245 5 8 0 1 270 0 1
pinlabel=2
T 14150 6400 5 8 0 1 90 0 1
pintype=pas
}
P 14700 6100 15000 6100 1 0 1
{
T 14795 6055 5 8 1 1 180 6 1
pinnumber=1
T 14850 6150 5 8 0 0 0 0 1
pinseq=1
T 14645 6105 5 8 0 1 180 0 1
pinlabel=1
T 14850 6150 5 8 0 1 0 0 1
pintype=pas
}
T 14300 5800 8 10 0 1 180 0 1
refdes=JP?
T 17400 3500 8 10 0 0 180 0 1
pins=34
T 17400 3700 8 10 0 0 180 0 1
class=IO
T 17400 3900 8 10 0 0 180 0 1
device=HEADER46
]
{
T 17400 3900 5 10 0 0 180 0 1
device=HEADER46
T 13900 5700 5 10 1 1 0 0 1
refdes=JP102
T 15000 6600 5 10 0 0 90 0 1
footprint=SOLDER_JUMPER_50OHM_3
}
C 15900 7200 1 180 0 EMBEDDEDsolder_jumper_3.sym
[
A 15400 6700 200 270 180 3 0 0 0 -1 -1
A 14800 6700 200 90 180 3 0 0 0 -1 -1
L 14800 6500 14800 6900 3 0 0 0 -1 -1
L 15400 6500 15400 6900 3 0 0 0 -1 -1
B 14900 6500 400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 14600 6700 14300 6700 1 0 1
{
T 14505 6655 5 8 1 1 180 0 1
pinnumber=3
T 14450 6650 5 8 0 0 180 0 1
pinseq=3
T 14655 6705 5 8 0 1 180 6 1
pinlabel=3
T 14450 6650 5 8 0 1 180 0 1
pintype=pas
}
P 15100 7200 15100 6900 1 0 0
{
T 15205 6950 5 8 1 1 0 6 1
pinnumber=2
T 15050 7000 5 8 0 0 90 0 1
pinseq=2
T 15100 6845 5 8 0 1 270 0 1
pinlabel=2
T 15050 7000 5 8 0 1 90 0 1
pintype=pas
}
P 15600 6700 15900 6700 1 0 1
{
T 15695 6655 5 8 1 1 180 6 1
pinnumber=1
T 15750 6750 5 8 0 0 0 0 1
pinseq=1
T 15545 6705 5 8 0 1 180 0 1
pinlabel=1
T 15750 6750 5 8 0 1 0 0 1
pintype=pas
}
T 15200 6400 8 10 0 1 180 0 1
refdes=JP?
T 18300 4100 8 10 0 0 180 0 1
pins=34
T 18300 4300 8 10 0 0 180 0 1
class=IO
T 18300 4500 8 10 0 0 180 0 1
device=HEADER46
]
{
T 18300 4500 5 10 0 0 180 0 1
device=HEADER46
T 14800 6300 5 10 1 1 0 0 1
refdes=JP101
T 15900 7200 5 10 0 0 90 0 1
footprint=SOLDER_JUMPER_50OHM_3
}
N 12400 5400 12400 7400 4
N 13300 6000 13300 7500 4
N 11400 3700 15900 3700 4
N 15900 3500 15900 6700 4
N 15000 6100 15900 6100 4
N 14100 5500 15900 5500 4
N 13200 4900 15900 4900 4
N 12300 4300 15900 4300 4
C 15800 3200 1 0 0 EMBEDDEDgnd-1.sym
[
P 15900 3300 15900 3500 1 0 1
{
T 15958 3361 5 4 0 1 0 0 1
pinnumber=1
T 15958 3361 5 4 0 0 0 0 1
pinseq=1
T 15958 3361 5 4 0 1 0 0 1
pinlabel=1
T 15958 3361 5 4 0 1 0 0 1
pintype=pwr
}
L 15800 3300 16000 3300 3 0 0 0 -1 -1
L 15855 3250 15945 3250 3 0 0 0 -1 -1
L 15880 3210 15920 3210 3 0 0 0 -1 -1
T 16100 3250 8 10 0 0 0 0 1
net=GND:1
]
N 11500 4800 11500 7300 4
C 20800 5800 1 0 0 EMBEDDEDio-1.sym
[
P 20800 5900 21000 5900 1 0 0
{
T 20950 5950 5 10 0 1 0 6 1
pinnumber=1
T 21050 6050 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 6250 5 10 0 0 0 0 1
pinseq=1
T 21050 6150 5 10 0 0 0 0 1
pintype=io
}
L 21500 6000 21600 5900 3 0 0 0 -1 -1
L 21600 5900 21500 5800 3 0 0 0 -1 -1
L 21000 5900 21100 5800 3 0 0 0 -1 -1
L 21100 6000 21000 5900 3 0 0 0 -1 -1
L 21100 6000 21500 6000 3 0 0 0 -1 -1
L 21100 5800 21500 5800 3 0 0 0 -1 -1
T 21700 6000 5 10 0 0 0 0 1
net=IO:1
T 21000 6400 5 10 0 0 0 0 1
device=none
T 21000 6500 5 10 0 0 0 0 1
description=I/O module port
T 21700 5900 5 10 0 1 0 1 1
value=IO
]
{
T 21700 6000 5 10 0 0 0 0 1
net=SPI_SCLK:1
T 21700 5900 5 10 1 1 0 1 1
value=SPI_SCLK
}
C 20800 5400 1 0 0 EMBEDDEDio-1.sym
[
P 20800 5500 21000 5500 1 0 0
{
T 20950 5550 5 10 0 1 0 6 1
pinnumber=1
T 21050 5650 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 5850 5 10 0 0 0 0 1
pinseq=1
T 21050 5750 5 10 0 0 0 0 1
pintype=io
}
L 21500 5600 21600 5500 3 0 0 0 -1 -1
L 21600 5500 21500 5400 3 0 0 0 -1 -1
L 21000 5500 21100 5400 3 0 0 0 -1 -1
L 21100 5600 21000 5500 3 0 0 0 -1 -1
L 21100 5600 21500 5600 3 0 0 0 -1 -1
L 21100 5400 21500 5400 3 0 0 0 -1 -1
T 21700 5600 5 10 0 0 0 0 1
net=IO:1
T 21000 6000 5 10 0 0 0 0 1
device=none
T 21000 6100 5 10 0 0 0 0 1
description=I/O module port
T 21700 5500 5 10 0 1 0 1 1
value=IO
]
{
T 21700 5600 5 10 0 0 0 0 1
net=SPI_MOSI:1
T 21700 5500 5 10 1 1 0 1 1
value=SPI_MOSI
}
C 20800 5000 1 0 0 EMBEDDEDio-1.sym
[
P 20800 5100 21000 5100 1 0 0
{
T 20950 5150 5 10 0 1 0 6 1
pinnumber=1
T 21050 5250 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 5450 5 10 0 0 0 0 1
pinseq=1
T 21050 5350 5 10 0 0 0 0 1
pintype=io
}
L 21500 5200 21600 5100 3 0 0 0 -1 -1
L 21600 5100 21500 5000 3 0 0 0 -1 -1
L 21000 5100 21100 5000 3 0 0 0 -1 -1
L 21100 5200 21000 5100 3 0 0 0 -1 -1
L 21100 5200 21500 5200 3 0 0 0 -1 -1
L 21100 5000 21500 5000 3 0 0 0 -1 -1
T 21700 5200 5 10 0 0 0 0 1
net=IO:1
T 21000 5600 5 10 0 0 0 0 1
device=none
T 21000 5700 5 10 0 0 0 0 1
description=I/O module port
T 21700 5100 5 10 0 1 0 1 1
value=IO
]
{
T 21700 5200 5 10 0 0 0 0 1
net=CODEC_CS:1
T 21700 5100 5 10 1 1 0 1 1
value=CODEC_CS
}
C 20800 4600 1 0 0 EMBEDDEDio-1.sym
[
P 20800 4700 21000 4700 1 0 0
{
T 20950 4750 5 10 0 1 0 6 1
pinnumber=1
T 21050 4850 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 5050 5 10 0 0 0 0 1
pinseq=1
T 21050 4950 5 10 0 0 0 0 1
pintype=io
}
L 21500 4800 21600 4700 3 0 0 0 -1 -1
L 21600 4700 21500 4600 3 0 0 0 -1 -1
L 21000 4700 21100 4600 3 0 0 0 -1 -1
L 21100 4800 21000 4700 3 0 0 0 -1 -1
L 21100 4800 21500 4800 3 0 0 0 -1 -1
L 21100 4600 21500 4600 3 0 0 0 -1 -1
T 21700 4800 5 10 0 0 0 0 1
net=IO:1
T 21000 5200 5 10 0 0 0 0 1
device=none
T 21000 5300 5 10 0 0 0 0 1
description=I/O module port
T 21700 4700 5 10 0 1 0 1 1
value=IO
]
{
T 21700 4800 5 10 0 0 0 0 1
net=MCLK:1
T 21700 4700 5 10 1 1 0 1 1
value=MCLK
}
C 20800 4200 1 0 0 EMBEDDEDio-1.sym
[
P 20800 4300 21000 4300 1 0 0
{
T 20950 4350 5 10 0 1 0 6 1
pinnumber=1
T 21050 4450 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 4650 5 10 0 0 0 0 1
pinseq=1
T 21050 4550 5 10 0 0 0 0 1
pintype=io
}
L 21500 4400 21600 4300 3 0 0 0 -1 -1
L 21600 4300 21500 4200 3 0 0 0 -1 -1
L 21000 4300 21100 4200 3 0 0 0 -1 -1
L 21100 4400 21000 4300 3 0 0 0 -1 -1
L 21100 4400 21500 4400 3 0 0 0 -1 -1
L 21100 4200 21500 4200 3 0 0 0 -1 -1
T 21700 4400 5 10 0 0 0 0 1
net=IO:1
T 21000 4800 5 10 0 0 0 0 1
device=none
T 21000 4900 5 10 0 0 0 0 1
description=I/O module port
T 21700 4300 5 10 0 1 0 1 1
value=IO
]
{
T 21700 4400 5 10 0 0 0 0 1
net=I2S_LRCK:1
T 21700 4300 5 10 1 1 0 1 1
value=I2S_LRCK
}
C 20800 3800 1 0 0 EMBEDDEDio-1.sym
[
P 20800 3900 21000 3900 1 0 0
{
T 20950 3950 5 10 0 1 0 6 1
pinnumber=1
T 21050 4050 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 4250 5 10 0 0 0 0 1
pinseq=1
T 21050 4150 5 10 0 0 0 0 1
pintype=io
}
L 21500 4000 21600 3900 3 0 0 0 -1 -1
L 21600 3900 21500 3800 3 0 0 0 -1 -1
L 21000 3900 21100 3800 3 0 0 0 -1 -1
L 21100 4000 21000 3900 3 0 0 0 -1 -1
L 21100 4000 21500 4000 3 0 0 0 -1 -1
L 21100 3800 21500 3800 3 0 0 0 -1 -1
T 21700 4000 5 10 0 0 0 0 1
net=IO:1
T 21000 4400 5 10 0 0 0 0 1
device=none
T 21000 4500 5 10 0 0 0 0 1
description=I/O module port
T 21700 3900 5 10 0 1 0 1 1
value=IO
]
{
T 21700 4000 5 10 0 0 0 0 1
net=I2S_SCLK:1
T 21700 3900 5 10 1 1 0 1 1
value=I2S_SCLK
}
C 20800 3400 1 0 0 EMBEDDEDio-1.sym
[
P 20800 3500 21000 3500 1 0 0
{
T 20950 3550 5 10 0 1 0 6 1
pinnumber=1
T 21050 3650 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 3850 5 10 0 0 0 0 1
pinseq=1
T 21050 3750 5 10 0 0 0 0 1
pintype=io
}
L 21500 3600 21600 3500 3 0 0 0 -1 -1
L 21600 3500 21500 3400 3 0 0 0 -1 -1
L 21000 3500 21100 3400 3 0 0 0 -1 -1
L 21100 3600 21000 3500 3 0 0 0 -1 -1
L 21100 3600 21500 3600 3 0 0 0 -1 -1
L 21100 3400 21500 3400 3 0 0 0 -1 -1
T 21700 3600 5 10 0 0 0 0 1
net=IO:1
T 21000 4000 5 10 0 0 0 0 1
device=none
T 21000 4100 5 10 0 0 0 0 1
description=I/O module port
T 21700 3500 5 10 0 1 0 1 1
value=IO
]
{
T 21700 3600 5 10 0 0 0 0 1
net=I2S_SDO:1
T 21700 3500 5 10 1 1 0 1 1
value=I2S_SDO
}
C 20800 3000 1 0 0 EMBEDDEDio-1.sym
[
P 20800 3100 21000 3100 1 0 0
{
T 20950 3150 5 10 0 1 0 6 1
pinnumber=1
T 21050 3250 9 10 0 0 0 0 1
pinlabel=I/O
T 21050 3450 5 10 0 0 0 0 1
pinseq=1
T 21050 3350 5 10 0 0 0 0 1
pintype=io
}
L 21500 3200 21600 3100 3 0 0 0 -1 -1
L 21600 3100 21500 3000 3 0 0 0 -1 -1
L 21000 3100 21100 3000 3 0 0 0 -1 -1
L 21100 3200 21000 3100 3 0 0 0 -1 -1
L 21100 3200 21500 3200 3 0 0 0 -1 -1
L 21100 3000 21500 3000 3 0 0 0 -1 -1
T 21700 3200 5 10 0 0 0 0 1
net=IO:1
T 21000 3600 5 10 0 0 0 0 1
device=none
T 21000 3700 5 10 0 0 0 0 1
description=I/O module port
T 21700 3100 5 10 0 1 0 1 1
value=IO
]
{
T 21700 3200 5 10 0 0 0 0 1
net=I2S_SDI:1
T 21700 3100 5 10 1 1 0 1 1
value=I2S_SDI
}
N 19100 5900 20800 5900 4
{
T 19100 5900 5 10 1 1 0 0 1
netname=SPI_SCLK
}
N 19100 5500 20800 5500 4
{
T 19100 5500 5 10 1 1 0 0 1
netname=SPI_MOSI
}
N 19100 5100 20800 5100 4
{
T 19100 5100 5 10 1 1 0 0 1
netname=CODEC_CS
}
N 20800 3100 19100 3100 4
{
T 19400 3300 5 10 1 1 180 0 1
netname=JB1
}
N 20800 3500 19100 3500 4
{
T 19400 3700 5 10 1 1 180 0 1
netname=JB4
}
N 20800 3900 19100 3900 4
{
T 19400 4100 5 10 1 1 180 0 1
netname=JB0
}
N 20800 4300 19100 4300 4
{
T 19400 4500 5 10 1 1 180 0 1
netname=JA7
}
N 20800 4700 19100 4700 4
{
T 19400 4900 5 10 1 1 180 0 1
netname=JA3
}
C 20800 7400 1 0 0 EMBEDDEDoutput-1.sym
[
P 20800 7500 21000 7500 1 0 0
{
T 21050 7450 5 6 0 1 0 0 1
pinnumber=1
T 21050 7450 5 6 0 0 0 0 1
pinseq=1
}
L 21000 7600 21000 7400 3 0 0 0 -1 -1
L 21000 7600 21500 7600 3 0 0 0 -1 -1
L 21500 7600 21600 7500 3 0 0 0 -1 -1
L 21600 7500 21500 7400 3 0 0 0 -1 -1
L 21500 7400 21000 7400 3 0 0 0 -1 -1
T 20900 7700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20900 7700 5 10 0 0 0 0 1
device=OUTPUT
T 20800 7400 5 10 0 1 180 0 1
net=PDN:1
T 21700 7400 5 10 1 1 0 0 1
value=PDN
}
C 20800 7000 1 0 0 EMBEDDEDoutput-1.sym
[
P 20800 7100 21000 7100 1 0 0
{
T 21050 7050 5 6 0 1 0 0 1
pinnumber=1
T 21050 7050 5 6 0 0 0 0 1
pinseq=1
}
L 21000 7200 21000 7000 3 0 0 0 -1 -1
L 21000 7200 21500 7200 3 0 0 0 -1 -1
L 21500 7200 21600 7100 3 0 0 0 -1 -1
L 21600 7100 21500 7000 3 0 0 0 -1 -1
L 21500 7000 21000 7000 3 0 0 0 -1 -1
T 20900 7300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20900 7300 5 10 0 0 0 0 1
device=OUTPUT
T 20800 7000 5 10 0 1 180 0 1
net=CONFIG:1
T 21700 7000 5 10 1 1 0 0 1
value=CONFIG
}
C 20800 6600 1 0 0 EMBEDDEDoutput-1.sym
[
P 20800 6700 21000 6700 1 0 0
{
T 21050 6650 5 6 0 1 0 0 1
pinnumber=1
T 21050 6650 5 6 0 0 0 0 1
pinseq=1
}
L 21000 6800 21000 6600 3 0 0 0 -1 -1
L 21000 6800 21500 6800 3 0 0 0 -1 -1
L 21500 6800 21600 6700 3 0 0 0 -1 -1
L 21600 6700 21500 6600 3 0 0 0 -1 -1
L 21500 6600 21000 6600 3 0 0 0 -1 -1
T 20900 6900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20900 6900 5 10 0 0 0 0 1
device=OUTPUT
T 20800 6600 5 10 0 1 180 0 1
net=MODE:1
T 21700 6600 5 10 1 1 0 0 1
value=MODE
}
N 20800 7500 16200 7500 4
{
T 19700 7700 5 10 1 1 180 0 1
netname=PDN
}
N 20800 6700 17800 6700 4
{
T 19800 6900 5 10 1 1 180 0 1
netname=MODE
}
N 20800 7100 17000 7100 4
{
T 20000 7300 5 10 1 1 180 0 1
netname=CONFIG
}
C 16400 5200 1 0 0 EMBEDDEDgnd-1.sym
[
P 16500 5300 16500 5500 1 0 1
{
T 16558 5361 5 4 0 1 0 0 1
pintype=pwr
T 16558 5361 5 4 0 1 0 0 1
pinlabel=1
T 16558 5361 5 4 0 0 0 0 1
pinseq=1
T 16558 5361 5 4 0 1 0 0 1
pinnumber=1
}
L 16400 5300 16600 5300 3 0 0 0 -1 -1
L 16455 5250 16545 5250 3 0 0 0 -1 -1
L 16480 5210 16520 5210 3 0 0 0 -1 -1
T 16700 5250 8 10 0 0 0 0 1
net=GND:1
]
C 16600 5500 1 90 0 EMBEDDEDresistor-1.sym
[
L 16400 6100 16600 6000 3 0 0 0 -1 -1
L 16600 6000 16400 5900 3 0 0 0 -1 -1
L 16400 5900 16600 5800 3 0 0 0 -1 -1
L 16600 5800 16400 5700 3 0 0 0 -1 -1
L 16400 6100 16600 6200 3 0 0 0 -1 -1
L 16600 6200 16500 6250 3 0 0 0 -1 -1
P 16500 6400 16500 6250 1 0 0
{
T 16450 6300 5 8 0 1 90 0 1
pinnumber=2
T 16450 6300 5 8 0 0 90 0 1
pinseq=2
T 16450 6300 5 8 0 1 90 0 1
pinlabel=2
T 16450 6300 5 8 0 1 90 0 1
pintype=pas
}
P 16500 5500 16500 5652 1 0 0
{
T 16450 5600 5 8 0 1 90 0 1
pinnumber=1
T 16450 5600 5 8 0 0 90 0 1
pinseq=1
T 16450 5600 5 8 0 1 90 0 1
pinlabel=1
T 16450 5600 5 8 0 1 90 0 1
pintype=pas
}
L 16400 5701 16500 5650 3 0 0 0 -1 -1
T 16200 5800 5 10 0 0 90 0 1
device=RESISTOR
T 16300 5700 8 10 0 1 90 0 1
refdes=R?
T 16600 5500 8 10 0 1 90 0 1
pins=2
T 16600 5500 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 16200 5800 5 10 0 0 90 0 1
device=RESISTOR
T 16600 5500 5 10 0 1 0 0 1
footprint=my_0603_sm
T 16700 5800 5 10 1 1 0 0 1
value=10k
T 16700 6000 5 10 1 1 0 0 1
refdes=R101
}
C 17200 5200 1 0 0 EMBEDDEDgnd-1.sym
[
P 17300 5300 17300 5500 1 0 1
{
T 17358 5361 5 4 0 1 0 0 1
pintype=pwr
T 17358 5361 5 4 0 1 0 0 1
pinlabel=1
T 17358 5361 5 4 0 0 0 0 1
pinseq=1
T 17358 5361 5 4 0 1 0 0 1
pinnumber=1
}
L 17200 5300 17400 5300 3 0 0 0 -1 -1
L 17255 5250 17345 5250 3 0 0 0 -1 -1
L 17280 5210 17320 5210 3 0 0 0 -1 -1
T 17500 5250 8 10 0 0 0 0 1
net=GND:1
]
C 17400 5500 1 90 0 EMBEDDEDresistor-1.sym
[
L 17200 6100 17400 6000 3 0 0 0 -1 -1
L 17400 6000 17200 5900 3 0 0 0 -1 -1
L 17200 5900 17400 5800 3 0 0 0 -1 -1
L 17400 5800 17200 5700 3 0 0 0 -1 -1
L 17200 6100 17400 6200 3 0 0 0 -1 -1
L 17400 6200 17300 6250 3 0 0 0 -1 -1
P 17300 6400 17300 6250 1 0 0
{
T 17250 6300 5 8 0 1 90 0 1
pinnumber=2
T 17250 6300 5 8 0 0 90 0 1
pinseq=2
T 17250 6300 5 8 0 1 90 0 1
pinlabel=2
T 17250 6300 5 8 0 1 90 0 1
pintype=pas
}
P 17300 5500 17300 5652 1 0 0
{
T 17250 5600 5 8 0 1 90 0 1
pinnumber=1
T 17250 5600 5 8 0 0 90 0 1
pinseq=1
T 17250 5600 5 8 0 1 90 0 1
pinlabel=1
T 17250 5600 5 8 0 1 90 0 1
pintype=pas
}
L 17200 5701 17300 5650 3 0 0 0 -1 -1
T 17000 5800 5 10 0 0 90 0 1
device=RESISTOR
T 17100 5700 8 10 0 1 90 0 1
refdes=R?
T 17400 5500 8 10 0 1 90 0 1
pins=2
T 17400 5500 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 17000 5800 5 10 0 0 90 0 1
device=RESISTOR
T 17400 5500 5 10 0 1 0 0 1
footprint=my_0603_sm
T 17500 5800 5 10 1 1 0 0 1
value=10k
T 17500 6000 5 10 1 1 0 0 1
refdes=R102
}
C 18000 5200 1 0 0 EMBEDDEDgnd-1.sym
[
P 18100 5300 18100 5500 1 0 1
{
T 18158 5361 5 4 0 1 0 0 1
pintype=pwr
T 18158 5361 5 4 0 1 0 0 1
pinlabel=1
T 18158 5361 5 4 0 0 0 0 1
pinseq=1
T 18158 5361 5 4 0 1 0 0 1
pinnumber=1
}
L 18000 5300 18200 5300 3 0 0 0 -1 -1
L 18055 5250 18145 5250 3 0 0 0 -1 -1
L 18080 5210 18120 5210 3 0 0 0 -1 -1
T 18300 5250 8 10 0 0 0 0 1
net=GND:1
]
C 18200 5500 1 90 0 EMBEDDEDresistor-1.sym
[
L 18000 6100 18200 6000 3 0 0 0 -1 -1
L 18200 6000 18000 5900 3 0 0 0 -1 -1
L 18000 5900 18200 5800 3 0 0 0 -1 -1
L 18200 5800 18000 5700 3 0 0 0 -1 -1
L 18000 6100 18200 6200 3 0 0 0 -1 -1
L 18200 6200 18100 6250 3 0 0 0 -1 -1
P 18100 6400 18100 6250 1 0 0
{
T 18050 6300 5 8 0 1 90 0 1
pinnumber=2
T 18050 6300 5 8 0 0 90 0 1
pinseq=2
T 18050 6300 5 8 0 1 90 0 1
pinlabel=2
T 18050 6300 5 8 0 1 90 0 1
pintype=pas
}
P 18100 5500 18100 5652 1 0 0
{
T 18050 5600 5 8 0 1 90 0 1
pinnumber=1
T 18050 5600 5 8 0 0 90 0 1
pinseq=1
T 18050 5600 5 8 0 1 90 0 1
pinlabel=1
T 18050 5600 5 8 0 1 90 0 1
pintype=pas
}
L 18000 5701 18100 5650 3 0 0 0 -1 -1
T 17800 5800 5 10 0 0 90 0 1
device=RESISTOR
T 17900 5700 8 10 0 1 90 0 1
refdes=R?
T 18200 5500 8 10 0 1 90 0 1
pins=2
T 18200 5500 8 10 0 1 90 0 1
class=DISCRETE
]
{
T 17800 5800 5 10 0 0 90 0 1
device=RESISTOR
T 18200 5500 5 10 0 1 0 0 1
footprint=my_0603_sm
T 18300 5800 5 10 1 1 0 0 1
value=10k
T 18300 6000 5 10 1 1 0 0 1
refdes=R103
}
N 18100 6700 18100 6400 4
N 17300 6400 17300 7100 4
N 16500 6400 16500 7500 4
