# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Among_Us.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl" --include "../../../../Among_Us.gen/sources_1/bd/mb_usb/ipshared/7698" --include "../../../../Among_Us.gen/sources_1/ip/clk_wiz_0" \
"../../../../Among_Us.gen/sources_1/ip/start_screen_rom/sim/start_screen_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/task_vials_sprite_rom/sim/task_vials_sprite_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/vials_rom/sim/vials_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/coffee_overflow_rom/sim/coffee_overflow_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/coffee_fail_rom/sim/coffee_fail_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/coffee_successful_rom/sim/coffee_successful_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/coffee_rom/sim/coffee_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/task_num_win_rom_1/sim/task_num_win_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/task_num_fail_rom_1/sim/task_num_fail_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/task_num_rom/sim/task_num_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/left_character2_rom/sim/left_character2_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/left_character1_rom/sim/left_character1_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/left_character0_rom/sim/left_character0_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/sprite_2_rom/sim/sprite_2_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/sprite_1_rom/sim/sprite_1_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/sprite_0_rom/sim/sprite_0_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/eceb_map_rom/sim/eceb_map_rom.v" \
"../../../../Among_Us.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../Among_Us.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../Among_Us.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../Among_Us.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../Among_Us.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../../Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_lmb_bram_1/sim/mb_usb_lmb_bram_1.v" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_xbar_1/sim/mb_usb_xbar_1.v" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_microblaze_0_xlconcat_1/sim/mb_usb_microblaze_0_xlconcat_1.v" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1_clk_wiz.v" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1.v" \
"../../../../Among_Us.ip_user_files/bd/mb_usb/sim/mb_usb.v" \

sv xil_defaultlib  --include "../../../../Among_Us.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl" --include "../../../../Among_Us.gen/sources_1/bd/mb_usb/ipshared/7698" --include "../../../../Among_Us.gen/sources_1/ip/clk_wiz_0" \
"../../../../Among_Us.srcs/sources_1/new/Animate.sv" \
"../../../../Among_Us.srcs/sources_1/imports/design_source/Color_Mapper.sv" \
"../../../../Among_Us.srcs/sources_1/imports/design_source/VGA_controller.sv" \
"../../../../Among_Us.srcs/sources_1/imports/design_source/ball.sv" \
"../../../../Among_Us.srcs/sources_1/new/big_fsm.sv" \
"../../../../Among_Us.srcs/sources_1/new/coffee_color_mapper.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_fail/coffee_fail_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_overflow/coffee_overflow_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/coffee/coffee_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_successful/coffee_successful_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_example.sv" \
"../../../../Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_palette.sv" \
"../../../../Among_Us.srcs/sources_1/new/eceb_walls.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/fail/fail_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/left_character0/left_character0_example.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/left_character0/left_character0_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/left_character1/left_character1_example.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/left_character1/left_character1_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/left_character2/left_character2_example.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/left_character2/left_character2_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv" \
"../../../../Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv" \
"../../../../Among_Us.srcs/sources_1/imports/printer/printer_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/sprite_0/sprite_0_example.sv" \
"../../../../Among_Us.srcs/sources_1/imports/sprite_0/sprite_0_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/sprite_1/sprite_1_example.sv" \
"../../../../Among_Us.srcs/sources_1/imports/sprite_1/sprite_1_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/sprite_2/sprite_2_example.sv" \
"../../../../Among_Us.srcs/sources_1/imports/sprite_2/sprite_2_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/start_screen/start_screen_example.sv" \
"../../../../Among_Us.srcs/sources_1/imports/start_screen/start_screen_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/ECE 385/task_coffee.sv" \
"../../../../Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Downloads/task_vials.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/vials/vials_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/Image_to_COE/vials_sprite/vials_sprite_palette.sv" \
"../../../../Among_Us.srcs/sources_1/imports/win/win_palette.sv" \
"../../../../Among_Us.srcs/sim_1/new/collision_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
