<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4760" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4760{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4760{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4760{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4760{left:189px;bottom:998px;letter-spacing:-0.17px;}
#t5_4760{left:538px;bottom:998px;letter-spacing:-0.12px;}
#t6_4760{left:538px;bottom:976px;letter-spacing:-0.11px;}
#t7_4760{left:538px;bottom:959px;letter-spacing:-0.11px;}
#t8_4760{left:538px;bottom:943px;letter-spacing:-0.11px;}
#t9_4760{left:538px;bottom:921px;letter-spacing:-0.11px;}
#ta_4760{left:538px;bottom:904px;letter-spacing:-0.1px;}
#tb_4760{left:189px;bottom:880px;letter-spacing:-0.14px;}
#tc_4760{left:538px;bottom:880px;letter-spacing:-0.14px;}
#td_4760{left:81px;bottom:855px;letter-spacing:-0.16px;}
#te_4760{left:138px;bottom:855px;letter-spacing:-0.16px;}
#tf_4760{left:189px;bottom:855px;letter-spacing:-0.14px;}
#tg_4760{left:445px;bottom:855px;letter-spacing:-0.13px;}
#th_4760{left:538px;bottom:855px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ti_4760{left:538px;bottom:839px;letter-spacing:-0.12px;}
#tj_4760{left:538px;bottom:817px;letter-spacing:-0.12px;}
#tk_4760{left:189px;bottom:793px;}
#tl_4760{left:538px;bottom:793px;letter-spacing:-0.13px;}
#tm_4760{left:538px;bottom:771px;letter-spacing:-0.12px;}
#tn_4760{left:538px;bottom:755px;letter-spacing:-0.12px;}
#to_4760{left:538px;bottom:738px;letter-spacing:-0.15px;}
#tp_4760{left:189px;bottom:713px;}
#tq_4760{left:538px;bottom:713px;letter-spacing:-0.12px;}
#tr_4760{left:538px;bottom:692px;letter-spacing:-0.11px;}
#ts_4760{left:538px;bottom:675px;letter-spacing:-0.12px;}
#tt_4760{left:189px;bottom:651px;letter-spacing:-0.12px;}
#tu_4760{left:538px;bottom:651px;letter-spacing:-0.14px;}
#tv_4760{left:189px;bottom:626px;}
#tw_4760{left:538px;bottom:626px;letter-spacing:-0.11px;}
#tx_4760{left:538px;bottom:605px;letter-spacing:-0.12px;}
#ty_4760{left:538px;bottom:588px;letter-spacing:-0.11px;}
#tz_4760{left:538px;bottom:571px;letter-spacing:-0.11px;}
#t10_4760{left:189px;bottom:547px;}
#t11_4760{left:538px;bottom:547px;letter-spacing:-0.12px;}
#t12_4760{left:538px;bottom:530px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_4760{left:538px;bottom:509px;letter-spacing:-0.12px;}
#t14_4760{left:538px;bottom:492px;letter-spacing:-0.12px;}
#t15_4760{left:538px;bottom:475px;letter-spacing:-0.1px;}
#t16_4760{left:189px;bottom:451px;}
#t17_4760{left:538px;bottom:451px;letter-spacing:-0.12px;}
#t18_4760{left:538px;bottom:429px;letter-spacing:-0.12px;}
#t19_4760{left:538px;bottom:412px;letter-spacing:-0.11px;}
#t1a_4760{left:538px;bottom:396px;letter-spacing:-0.11px;}
#t1b_4760{left:189px;bottom:371px;}
#t1c_4760{left:538px;bottom:371px;letter-spacing:-0.14px;}
#t1d_4760{left:189px;bottom:347px;}
#t1e_4760{left:538px;bottom:347px;letter-spacing:-0.11px;}
#t1f_4760{left:538px;bottom:325px;letter-spacing:-0.12px;}
#t1g_4760{left:538px;bottom:309px;letter-spacing:-0.11px;}
#t1h_4760{left:538px;bottom:292px;letter-spacing:-0.11px;}
#t1i_4760{left:538px;bottom:275px;letter-spacing:-0.12px;}
#t1j_4760{left:189px;bottom:250px;}
#t1k_4760{left:538px;bottom:250px;letter-spacing:-0.12px;}
#t1l_4760{left:538px;bottom:229px;letter-spacing:-0.12px;}
#t1m_4760{left:538px;bottom:212px;letter-spacing:-0.12px;}
#t1n_4760{left:189px;bottom:188px;letter-spacing:-0.17px;}
#t1o_4760{left:538px;bottom:188px;letter-spacing:-0.12px;}
#t1p_4760{left:538px;bottom:166px;letter-spacing:-0.12px;}
#t1q_4760{left:538px;bottom:150px;letter-spacing:-0.12px;}
#t1r_4760{left:538px;bottom:133px;letter-spacing:-0.13px;}
#t1s_4760{left:90px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1t_4760{left:176px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1u_4760{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1v_4760{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t1w_4760{left:230px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1x_4760{left:467px;bottom:1046px;letter-spacing:-0.14px;}
#t1y_4760{left:647px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1z_4760{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t20_4760{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4760{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4760{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4760{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4760{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4760{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4760" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4760Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4760" style="-webkit-user-select: none;"><object width="935" height="1210" data="4760/4760.svg" type="image/svg+xml" id="pdf4760" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4760" class="t s1_4760">2-238 </span><span id="t2_4760" class="t s1_4760">Vol. 4 </span>
<span id="t3_4760" class="t s2_4760">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4760" class="t s3_4760">29 </span><span id="t5_4760" class="t s3_4760">Turbo Transition Attenuation Log </span>
<span id="t6_4760" class="t s3_4760">When set, indicates that the Turbo Transition </span>
<span id="t7_4760" class="t s3_4760">Attenuation Status bit has asserted since the log bit </span>
<span id="t8_4760" class="t s3_4760">was last cleared. </span>
<span id="t9_4760" class="t s3_4760">This log bit will remain set until cleared by software </span>
<span id="ta_4760" class="t s3_4760">writing 0. </span>
<span id="tb_4760" class="t s3_4760">63:30 </span><span id="tc_4760" class="t s3_4760">Reserved </span>
<span id="td_4760" class="t s3_4760">6B0H </span><span id="te_4760" class="t s3_4760">1712 </span><span id="tf_4760" class="t s3_4760">MSR_GRAPHICS_PERF_LIMIT_REASONS </span><span id="tg_4760" class="t s3_4760">Package </span><span id="th_4760" class="t s3_4760">Indicator of Frequency Clipping in the Processor </span>
<span id="ti_4760" class="t s3_4760">Graphics (R/W) </span>
<span id="tj_4760" class="t s3_4760">(Frequency refers to processor graphics frequency.) </span>
<span id="tk_4760" class="t s3_4760">0 </span><span id="tl_4760" class="t s3_4760">PROCHOT Status (R0) </span>
<span id="tm_4760" class="t s3_4760">When set, frequency is reduced below the operating </span>
<span id="tn_4760" class="t s3_4760">system request due to assertion of external </span>
<span id="to_4760" class="t s3_4760">PROCHOT. </span>
<span id="tp_4760" class="t s3_4760">1 </span><span id="tq_4760" class="t s3_4760">Thermal Status (R0) </span>
<span id="tr_4760" class="t s3_4760">When set, frequency is reduced below the operating </span>
<span id="ts_4760" class="t s3_4760">system request due to a thermal event. </span>
<span id="tt_4760" class="t s3_4760">3:2 </span><span id="tu_4760" class="t s3_4760">Reserved </span>
<span id="tv_4760" class="t s3_4760">4 </span><span id="tw_4760" class="t s3_4760">Graphics Driver Status (R0) </span>
<span id="tx_4760" class="t s3_4760">When set, frequency is reduced below the operating </span>
<span id="ty_4760" class="t s3_4760">system request due to Processor Graphics driver </span>
<span id="tz_4760" class="t s3_4760">override. </span>
<span id="t10_4760" class="t s3_4760">5 </span><span id="t11_4760" class="t s3_4760">Autonomous Utilization-Based Frequency Control </span>
<span id="t12_4760" class="t s3_4760">Status (R0) </span>
<span id="t13_4760" class="t s3_4760">When set, frequency is reduced below the operating </span>
<span id="t14_4760" class="t s3_4760">system request because the processor has detected </span>
<span id="t15_4760" class="t s3_4760">that utilization is low. </span>
<span id="t16_4760" class="t s3_4760">6 </span><span id="t17_4760" class="t s3_4760">VR Therm Alert Status (R0) </span>
<span id="t18_4760" class="t s3_4760">When set, frequency is reduced below the operating </span>
<span id="t19_4760" class="t s3_4760">system request due to a thermal alert from the </span>
<span id="t1a_4760" class="t s3_4760">Voltage Regulator. </span>
<span id="t1b_4760" class="t s3_4760">7 </span><span id="t1c_4760" class="t s3_4760">Reserved </span>
<span id="t1d_4760" class="t s3_4760">8 </span><span id="t1e_4760" class="t s3_4760">Electrical Design Point Status (R0) </span>
<span id="t1f_4760" class="t s3_4760">When set, frequency is reduced below the operating </span>
<span id="t1g_4760" class="t s3_4760">system request due to electrical design point </span>
<span id="t1h_4760" class="t s3_4760">constraints (e.g., maximum electrical current </span>
<span id="t1i_4760" class="t s3_4760">consumption). </span>
<span id="t1j_4760" class="t s3_4760">9 </span><span id="t1k_4760" class="t s3_4760">Graphics Power Limiting Status (R0) </span>
<span id="t1l_4760" class="t s3_4760">When set, frequency is reduced below the operating </span>
<span id="t1m_4760" class="t s3_4760">system request due to domain-level power limiting. </span>
<span id="t1n_4760" class="t s3_4760">10 </span><span id="t1o_4760" class="t s3_4760">Package-Level Power Limiting PL1 Status (R0) </span>
<span id="t1p_4760" class="t s3_4760">When set, frequency is reduced below the operating </span>
<span id="t1q_4760" class="t s3_4760">system request due to package-level power limiting </span>
<span id="t1r_4760" class="t s3_4760">PL1. </span>
<span id="t1s_4760" class="t s4_4760">Table 2-30. </span><span id="t1t_4760" class="t s4_4760">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t1u_4760" class="t s5_4760">Register </span>
<span id="t1v_4760" class="t s5_4760">Address </span><span id="t1w_4760" class="t s5_4760">Register Name / Bit Fields </span><span id="t1x_4760" class="t s5_4760">Scope </span><span id="t1y_4760" class="t s5_4760">Bit Description </span>
<span id="t1z_4760" class="t s5_4760">Hex </span><span id="t20_4760" class="t s5_4760">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
