
CubeMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a694  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000684  0800a828  0800a828  0001a828  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aeac  0800aeac  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800aeac  0800aeac  0001aeac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aeb4  0800aeb4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aeb4  0800aeb4  0001aeb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aeb8  0800aeb8  0001aeb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800aebc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  200001dc  0800b098  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  0800b098  00020458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014c2a  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000318c  00000000  00000000  00034e36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  00037fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f68  00000000  00000000  00039088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000297a6  00000000  00000000  00039ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015a6e  00000000  00000000  00063796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f5db0  00000000  00000000  00079204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016efb4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005518  00000000  00000000  0016f004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a80c 	.word	0x0800a80c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800a80c 	.word	0x0800a80c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <DEV_Delay_ms>:

/**
 * delay x ms
**/
void DEV_Delay_ms(UDOUBLE xms)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	HAL_Delay(xms);
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f002 ff11 	bl	8003cdc <HAL_Delay>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <GPIO_Config>:


void GPIO_Config(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0
    //DEV_GPIO_Mode(INT_PIN, 0);
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <DEV_I2C_Init>:
function:	I2C Function initialization and transfer
parameter:
Info:
******************************************************************************/
void DEV_I2C_Init(uint8_t Add)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C
	DEV_I2C_Device = 1;
 8000eda:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <DEV_I2C_Init+0x24>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
	I2C_ADDR =  Add;
 8000ee0:	4a05      	ldr	r2, [pc, #20]	; (8000ef8 <DEV_I2C_Init+0x28>)
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	7013      	strb	r3, [r2, #0]
#endif
}
 8000ee6:	bf00      	nop
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	200001f8 	.word	0x200001f8
 8000ef8:	200001f9 	.word	0x200001f9

08000efc <I2C_Write_Byte>:

void I2C_Write_Byte(uint8_t Cmd, uint8_t value)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b088      	sub	sp, #32
 8000f00:	af04      	add	r7, sp, #16
 8000f02:	4603      	mov	r3, r0
 8000f04:	460a      	mov	r2, r1
 8000f06:	71fb      	strb	r3, [r7, #7]
 8000f08:	4613      	mov	r3, r2
 8000f0a:	71bb      	strb	r3, [r7, #6]
#if DEV_I2C
	UBYTE Buf[1] = {0};
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	733b      	strb	r3, [r7, #12]
	Buf[0] = value;
 8000f10:	79bb      	ldrb	r3, [r7, #6]
 8000f12:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Write(&hi2c1, I2C_ADDR, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x20);
 8000f14:	4b09      	ldr	r3, [pc, #36]	; (8000f3c <I2C_Write_Byte+0x40>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	b299      	uxth	r1, r3
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	2320      	movs	r3, #32
 8000f20:	9302      	str	r3, [sp, #8]
 8000f22:	2301      	movs	r3, #1
 8000f24:	9301      	str	r3, [sp, #4]
 8000f26:	f107 030c 	add.w	r3, r7, #12
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	4804      	ldr	r0, [pc, #16]	; (8000f40 <I2C_Write_Byte+0x44>)
 8000f30:	f003 fada 	bl	80044e8 <HAL_I2C_Mem_Write>
#endif
}
 8000f34:	bf00      	nop
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	200001f9 	.word	0x200001f9
 8000f40:	200001fc 	.word	0x200001fc

08000f44 <I2C_Read_Byte>:

int I2C_Read_Byte(uint8_t Cmd)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af04      	add	r7, sp, #16
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C
	UBYTE Buf[1]={0};
 8000f4e:	2300      	movs	r3, #0
 8000f50:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Read(&hi2c1, I2C_ADDR+1, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x20);
 8000f52:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <I2C_Read_Byte+0x3c>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	3301      	adds	r3, #1
 8000f5a:	b299      	uxth	r1, r3
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	2320      	movs	r3, #32
 8000f62:	9302      	str	r3, [sp, #8]
 8000f64:	2301      	movs	r3, #1
 8000f66:	9301      	str	r3, [sp, #4]
 8000f68:	f107 030c 	add.w	r3, r7, #12
 8000f6c:	9300      	str	r3, [sp, #0]
 8000f6e:	2301      	movs	r3, #1
 8000f70:	4804      	ldr	r0, [pc, #16]	; (8000f84 <I2C_Read_Byte+0x40>)
 8000f72:	f003 fbcd 	bl	8004710 <HAL_I2C_Mem_Read>
	return Buf[0];
 8000f76:	7b3b      	ldrb	r3, [r7, #12]
#endif
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	200001f9 	.word	0x200001f9
 8000f84:	200001fc 	.word	0x200001fc

08000f88 <I2C_Read_Word>:

int I2C_Read_Word(uint8_t Cmd)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af04      	add	r7, sp, #16
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C
	UBYTE Buf[2]={0, 0};
 8000f92:	2300      	movs	r3, #0
 8000f94:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Mem_Read(&hi2c1, I2C_ADDR+1, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 2, 0x20);
 8000f96:	4b0d      	ldr	r3, [pc, #52]	; (8000fcc <I2C_Read_Word+0x44>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	b299      	uxth	r1, r3
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	b29a      	uxth	r2, r3
 8000fa4:	2320      	movs	r3, #32
 8000fa6:	9302      	str	r3, [sp, #8]
 8000fa8:	2302      	movs	r3, #2
 8000faa:	9301      	str	r3, [sp, #4]
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	4806      	ldr	r0, [pc, #24]	; (8000fd0 <I2C_Read_Word+0x48>)
 8000fb6:	f003 fbab 	bl	8004710 <HAL_I2C_Mem_Read>
	return ((Buf[1] << 8) | (Buf[0] & 0xff));
 8000fba:	7b7b      	ldrb	r3, [r7, #13]
 8000fbc:	021b      	lsls	r3, r3, #8
 8000fbe:	7b3a      	ldrb	r2, [r7, #12]
 8000fc0:	4313      	orrs	r3, r2
#endif
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	200001f9 	.word	0x200001f9
 8000fd0:	200001fc 	.word	0x200001fc

08000fd4 <DEV_ModuleInit>:
function:	Module Initialize, the library and initialize the pins, SPI protocol
parameter:
Info:
******************************************************************************/
UBYTE DEV_ModuleInit(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
		GPIO_Config();
 8000fd8:	f7ff ff73 	bl	8000ec2 <GPIO_Config>
    DEV_I2C_Init(0x29<<1);
 8000fdc:	2052      	movs	r0, #82	; 0x52
 8000fde:	f7ff ff77 	bl	8000ed0 <DEV_I2C_Init>
    return 0;
 8000fe2:	2300      	movs	r3, #0
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <TSL2591_Read_Byte>:
parameter:
            Addr: Register address
Info:
******************************************************************************/
static UBYTE TSL2591_Read_Byte(UBYTE Addr)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
    Addr = Addr | COMMAND_BIT;
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8000ff8:	71fb      	strb	r3, [r7, #7]
    return I2C_Read_Byte(Addr);
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ffa1 	bl	8000f44 <I2C_Read_Byte>
 8001002:	4603      	mov	r3, r0
 8001004:	b2db      	uxtb	r3, r3
}
 8001006:	4618      	mov	r0, r3
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <TSL2591_Read_Word>:
parameter:
            Addr: Register address
Info:
******************************************************************************/
static UWORD TSL2591_Read_Word(UBYTE Addr)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	4603      	mov	r3, r0
 8001016:	71fb      	strb	r3, [r7, #7]
    Addr = Addr | COMMAND_BIT;
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	f063 035f 	orn	r3, r3, #95	; 0x5f
 800101e:	71fb      	strb	r3, [r7, #7]
    return I2C_Read_Word(Addr);
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff ffb0 	bl	8000f88 <I2C_Read_Word>
 8001028:	4603      	mov	r3, r0
 800102a:	b29b      	uxth	r3, r3
}
 800102c:	4618      	mov	r0, r3
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <TSL2591_Write_Byte>:
            Addr: Register address
           Value: Write to the value of the register
Info:
******************************************************************************/
static void TSL2591_Write_Byte(UBYTE Addr, UBYTE Value)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	460a      	mov	r2, r1
 800103e:	71fb      	strb	r3, [r7, #7]
 8001040:	4613      	mov	r3, r2
 8001042:	71bb      	strb	r3, [r7, #6]
    Addr = Addr | COMMAND_BIT;
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	f063 035f 	orn	r3, r3, #95	; 0x5f
 800104a:	71fb      	strb	r3, [r7, #7]
    I2C_Write_Byte(Addr, Value);
 800104c:	79ba      	ldrb	r2, [r7, #6]
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	4611      	mov	r1, r2
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ff52 	bl	8000efc <I2C_Write_Byte>
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <TSL2591_Enable>:
function:	Enable TSL2591
parameter:
Info:
******************************************************************************/
void TSL2591_Enable(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
    TSL2591_Write_Byte(ENABLE_REGISTER, \
 8001064:	2193      	movs	r1, #147	; 0x93
 8001066:	2000      	movs	r0, #0
 8001068:	f7ff ffe4 	bl	8001034 <TSL2591_Write_Byte>
    ENABLE_AIEN | ENABLE_POWERON | ENABLE_AEN | ENABLE_NPIEN);
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <TSL2591_Disable>:
function:	Disable TSL2591
parameter:
Info:
******************************************************************************/
void TSL2591_Disable(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
    TSL2591_Write_Byte(ENABLE_REGISTER, \
 8001074:	2100      	movs	r1, #0
 8001076:	2000      	movs	r0, #0
 8001078:	f7ff ffdc 	bl	8001034 <TSL2591_Write_Byte>
    ENABLE_POWEROFF);
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}

08001080 <TSL2591_Get_Gain>:
function:	Read TSL2591 gain
parameter:
Info:
******************************************************************************/
UBYTE TSL2591_Get_Gain(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
        MEDIUM_AGAIN        = (0X10)        (25x)
        HIGH_AGAIN          = (0X20)        (428x)
        MAX_AGAIN           = (0x30)        (9876x)
    *************************************************/
    UBYTE data;
    data = TSL2591_Read_Byte(CONTROL_REGISTER);
 8001086:	2001      	movs	r0, #1
 8001088:	f7ff ffae 	bl	8000fe8 <TSL2591_Read_Byte>
 800108c:	4603      	mov	r3, r0
 800108e:	71fb      	strb	r3, [r7, #7]
    TSL2591_Gain = data & 0x30;
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001096:	b2da      	uxtb	r2, r3
 8001098:	4b04      	ldr	r3, [pc, #16]	; (80010ac <TSL2591_Get_Gain+0x2c>)
 800109a:	701a      	strb	r2, [r3, #0]
    return data & 0x30;
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80010a2:	b2db      	uxtb	r3, r3
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	200001fa 	.word	0x200001fa

080010b0 <TSL2591_Set_Gain>:
function:	Set the TSL2591 gain
parameter:
Info:
******************************************************************************/
void TSL2591_Set_Gain(UBYTE Gain)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
    UBYTE control=0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	73fb      	strb	r3, [r7, #15]
    if(Gain == LOW_AGAIN || Gain == MEDIUM_AGAIN \
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d008      	beq.n	80010d6 <TSL2591_Set_Gain+0x26>
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	2b10      	cmp	r3, #16
 80010c8:	d005      	beq.n	80010d6 <TSL2591_Set_Gain+0x26>
        || Gain == HIGH_AGAIN || Gain == MAX_AGAIN){
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	2b20      	cmp	r3, #32
 80010ce:	d002      	beq.n	80010d6 <TSL2591_Set_Gain+0x26>
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	2b30      	cmp	r3, #48	; 0x30
 80010d4:	d115      	bne.n	8001102 <TSL2591_Set_Gain+0x52>
            control =  TSL2591_Read_Byte(CONTROL_REGISTER);
 80010d6:	2001      	movs	r0, #1
 80010d8:	f7ff ff86 	bl	8000fe8 <TSL2591_Read_Byte>
 80010dc:	4603      	mov	r3, r0
 80010de:	73fb      	strb	r3, [r7, #15]
            control &= 0xCf; //0b11001111
 80010e0:	7bfb      	ldrb	r3, [r7, #15]
 80010e2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80010e6:	73fb      	strb	r3, [r7, #15]
            control |= Gain;
 80010e8:	7bfa      	ldrb	r2, [r7, #15]
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	73fb      	strb	r3, [r7, #15]
            TSL2591_Write_Byte(CONTROL_REGISTER, control);
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
 80010f2:	4619      	mov	r1, r3
 80010f4:	2001      	movs	r0, #1
 80010f6:	f7ff ff9d 	bl	8001034 <TSL2591_Write_Byte>
            TSL2591_Gain = Gain;
 80010fa:	4a06      	ldr	r2, [pc, #24]	; (8001114 <TSL2591_Set_Gain+0x64>)
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	7013      	strb	r3, [r2, #0]
 8001100:	e003      	b.n	800110a <TSL2591_Set_Gain+0x5a>
    }else{
        printf("Gain Parameter Error\r\n");
 8001102:	4805      	ldr	r0, [pc, #20]	; (8001118 <TSL2591_Set_Gain+0x68>)
 8001104:	f007 fa7c 	bl	8008600 <puts>
    }
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	200001fa 	.word	0x200001fa
 8001118:	0800a828 	.word	0x0800a828

0800111c <TSL2591_Set_IntegralTime>:
function:	Set the TSL2591 Integral Time
parameter:
Info:
******************************************************************************/
void TSL2591_Set_IntegralTime(UBYTE Time)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
    UBYTE control=0;
 8001126:	2300      	movs	r3, #0
 8001128:	73fb      	strb	r3, [r7, #15]
    if(Time < 0x06){
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	2b05      	cmp	r3, #5
 800112e:	d815      	bhi.n	800115c <TSL2591_Set_IntegralTime+0x40>
        control =  TSL2591_Read_Byte(CONTROL_REGISTER);
 8001130:	2001      	movs	r0, #1
 8001132:	f7ff ff59 	bl	8000fe8 <TSL2591_Read_Byte>
 8001136:	4603      	mov	r3, r0
 8001138:	73fb      	strb	r3, [r7, #15]
        control &= 0xf8; //0b11111000
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	f023 0307 	bic.w	r3, r3, #7
 8001140:	73fb      	strb	r3, [r7, #15]
        control |= Time;
 8001142:	7bfa      	ldrb	r2, [r7, #15]
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	4313      	orrs	r3, r2
 8001148:	73fb      	strb	r3, [r7, #15]
        TSL2591_Write_Byte(CONTROL_REGISTER, control);
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	4619      	mov	r1, r3
 800114e:	2001      	movs	r0, #1
 8001150:	f7ff ff70 	bl	8001034 <TSL2591_Write_Byte>
        TSL2591_Time = Time;
 8001154:	4a05      	ldr	r2, [pc, #20]	; (800116c <TSL2591_Set_IntegralTime+0x50>)
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	7013      	strb	r3, [r2, #0]
    }else{
        printf("Integral Time Parameter Error\r\n");
    }
}
 800115a:	e002      	b.n	8001162 <TSL2591_Set_IntegralTime+0x46>
        printf("Integral Time Parameter Error\r\n");
 800115c:	4804      	ldr	r0, [pc, #16]	; (8001170 <TSL2591_Set_IntegralTime+0x54>)
 800115e:	f007 fa4f 	bl	8008600 <puts>
}
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	200001fb 	.word	0x200001fb
 8001170:	0800a840 	.word	0x0800a840

08001174 <TSL2591_Read_Channel0>:
function:	Read channel data
parameter:
Info:
******************************************************************************/
UWORD TSL2591_Read_Channel0(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
    return TSL2591_Read_Word(CHAN0_LOW);
 8001178:	2014      	movs	r0, #20
 800117a:	f7ff ff48 	bl	800100e <TSL2591_Read_Word>
 800117e:	4603      	mov	r3, r0
}
 8001180:	4618      	mov	r0, r3
 8001182:	bd80      	pop	{r7, pc}

08001184 <TSL2591_Read_Channel1>:

UWORD TSL2591_Read_Channel1(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
    return TSL2591_Read_Word(CHAN1_LOW);
 8001188:	2016      	movs	r0, #22
 800118a:	f7ff ff40 	bl	800100e <TSL2591_Read_Word>
 800118e:	4603      	mov	r3, r0
}
 8001190:	4618      	mov	r0, r3
 8001192:	bd80      	pop	{r7, pc}

08001194 <TSL2591_Init>:
function:	TSL2591 Initialization
parameter:
Info:
******************************************************************************/
UBYTE TSL2591_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
		DEV_I2C_Init(TSL2591_ADDRESS<<1);//8-bit address
 8001198:	2052      	movs	r0, #82	; 0x52
 800119a:	f7ff fe99 	bl	8000ed0 <DEV_I2C_Init>
    //printf("ID = 0x%X \r\n",TSL2591_Read_Byte(ID_REGISTER));
    TSL2591_Enable();
 800119e:	f7ff ff5f 	bl	8001060 <TSL2591_Enable>
    TSL2591_Set_Gain(MEDIUM_AGAIN);//25X GAIN
 80011a2:	2010      	movs	r0, #16
 80011a4:	f7ff ff84 	bl	80010b0 <TSL2591_Set_Gain>
    TSL2591_Set_IntegralTime(ATIME_200MS);//200ms Integration time
 80011a8:	2001      	movs	r0, #1
 80011aa:	f7ff ffb7 	bl	800111c <TSL2591_Set_IntegralTime>
    TSL2591_Write_Byte(PERSIST_REGISTER, 0x01);//filter
 80011ae:	2101      	movs	r1, #1
 80011b0:	200c      	movs	r0, #12
 80011b2:	f7ff ff3f 	bl	8001034 <TSL2591_Write_Byte>
    TSL2591_Disable();
 80011b6:	f7ff ff5b 	bl	8001070 <TSL2591_Disable>
    return 0;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	bd80      	pop	{r7, pc}

080011c0 <TSL2591_Read_Lux>:
function:	Read TSL2591 data to convert to Lux value
parameter:
Info:
******************************************************************************/
UWORD TSL2591_Read_Lux(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08a      	sub	sp, #40	; 0x28
 80011c4:	af00      	add	r7, sp, #0
    UWORD atime, max_counts,channel_0,channel_1;
    TSL2591_Enable();
 80011c6:	f7ff ff4b 	bl	8001060 <TSL2591_Enable>
    for(UBYTE i=0; i<TSL2591_Time+2; i++){
 80011ca:	2300      	movs	r3, #0
 80011cc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80011d0:	e007      	b.n	80011e2 <TSL2591_Read_Lux+0x22>
        DEV_Delay_ms(100);
 80011d2:	2064      	movs	r0, #100	; 0x64
 80011d4:	f7ff fe6a 	bl	8000eac <DEV_Delay_ms>
    for(UBYTE i=0; i<TSL2591_Time+2; i++){
 80011d8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80011dc:	3301      	adds	r3, #1
 80011de:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80011e2:	4b63      	ldr	r3, [pc, #396]	; (8001370 <TSL2591_Read_Lux+0x1b0>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	1c5a      	adds	r2, r3, #1
 80011e8:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80011ec:	429a      	cmp	r2, r3
 80011ee:	daf0      	bge.n	80011d2 <TSL2591_Read_Lux+0x12>
    }


    channel_0 = TSL2591_Read_Channel0();
 80011f0:	f7ff ffc0 	bl	8001174 <TSL2591_Read_Channel0>
 80011f4:	4603      	mov	r3, r0
 80011f6:	84bb      	strh	r3, [r7, #36]	; 0x24
    channel_1 = TSL2591_Read_Channel1();
 80011f8:	f7ff ffc4 	bl	8001184 <TSL2591_Read_Channel1>
 80011fc:	4603      	mov	r3, r0
 80011fe:	847b      	strh	r3, [r7, #34]	; 0x22
    TSL2591_Disable();
 8001200:	f7ff ff36 	bl	8001070 <TSL2591_Disable>
    TSL2591_Enable();
 8001204:	f7ff ff2c 	bl	8001060 <TSL2591_Enable>
    TSL2591_Write_Byte(0xE7, 0x13);
 8001208:	2113      	movs	r1, #19
 800120a:	20e7      	movs	r0, #231	; 0xe7
 800120c:	f7ff ff12 	bl	8001034 <TSL2591_Write_Byte>
    TSL2591_Disable();
 8001210:	f7ff ff2e 	bl	8001070 <TSL2591_Disable>

    atime = 100 * TSL2591_Time + 100;
 8001214:	4b56      	ldr	r3, [pc, #344]	; (8001370 <TSL2591_Read_Lux+0x1b0>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	3301      	adds	r3, #1
 800121a:	b29b      	uxth	r3, r3
 800121c:	461a      	mov	r2, r3
 800121e:	0092      	lsls	r2, r2, #2
 8001220:	4413      	add	r3, r2
 8001222:	461a      	mov	r2, r3
 8001224:	0091      	lsls	r1, r2, #2
 8001226:	461a      	mov	r2, r3
 8001228:	460b      	mov	r3, r1
 800122a:	4413      	add	r3, r2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	82fb      	strh	r3, [r7, #22]
    if(TSL2591_Time == ATIME_100MS){
 8001230:	4b4f      	ldr	r3, [pc, #316]	; (8001370 <TSL2591_Read_Lux+0x1b0>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d103      	bne.n	8001240 <TSL2591_Read_Lux+0x80>
        max_counts = MAX_COUNT_100MS;
 8001238:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800123c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800123e:	e002      	b.n	8001246 <TSL2591_Read_Lux+0x86>
    }else{
        max_counts = MAX_COUNT;
 8001240:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001244:	84fb      	strh	r3, [r7, #38]	; 0x26
    }
    UBYTE gain_t;
    if (channel_0 >= max_counts || channel_1 >= max_counts){
 8001246:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001248:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800124a:	429a      	cmp	r2, r3
 800124c:	d203      	bcs.n	8001256 <TSL2591_Read_Lux+0x96>
 800124e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001250:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001252:	429a      	cmp	r2, r3
 8001254:	d32d      	bcc.n	80012b2 <TSL2591_Read_Lux+0xf2>
            gain_t = TSL2591_Get_Gain();
 8001256:	f7ff ff13 	bl	8001080 <TSL2591_Get_Gain>
 800125a:	4603      	mov	r3, r0
 800125c:	757b      	strb	r3, [r7, #21]
            if(gain_t != LOW_AGAIN){
 800125e:	7d7b      	ldrb	r3, [r7, #21]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d021      	beq.n	80012a8 <TSL2591_Read_Lux+0xe8>
                gain_t = ((gain_t>>4)-1)<<4;
 8001264:	7d7b      	ldrb	r3, [r7, #21]
 8001266:	091b      	lsrs	r3, r3, #4
 8001268:	b2db      	uxtb	r3, r3
 800126a:	3b01      	subs	r3, #1
 800126c:	b2db      	uxtb	r3, r3
 800126e:	011b      	lsls	r3, r3, #4
 8001270:	757b      	strb	r3, [r7, #21]
                TSL2591_Set_Gain(gain_t);
 8001272:	7d7b      	ldrb	r3, [r7, #21]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff ff1b 	bl	80010b0 <TSL2591_Set_Gain>
                channel_0 = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	84bb      	strh	r3, [r7, #36]	; 0x24
                channel_1 = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	847b      	strh	r3, [r7, #34]	; 0x22
                while(channel_0 <= 0 || channel_1 <=0){
 8001282:	e007      	b.n	8001294 <TSL2591_Read_Lux+0xd4>
                    channel_0 = TSL2591_Read_Channel0();
 8001284:	f7ff ff76 	bl	8001174 <TSL2591_Read_Channel0>
 8001288:	4603      	mov	r3, r0
 800128a:	84bb      	strh	r3, [r7, #36]	; 0x24
                    channel_1 = TSL2591_Read_Channel1();
 800128c:	f7ff ff7a 	bl	8001184 <TSL2591_Read_Channel1>
 8001290:	4603      	mov	r3, r0
 8001292:	847b      	strh	r3, [r7, #34]	; 0x22
                while(channel_0 <= 0 || channel_1 <=0){
 8001294:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001296:	2b00      	cmp	r3, #0
 8001298:	d0f4      	beq.n	8001284 <TSL2591_Read_Lux+0xc4>
 800129a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800129c:	2b00      	cmp	r3, #0
 800129e:	d0f1      	beq.n	8001284 <TSL2591_Read_Lux+0xc4>
                }
                    DEV_Delay_ms(100);
 80012a0:	2064      	movs	r0, #100	; 0x64
 80012a2:	f7ff fe03 	bl	8000eac <DEV_Delay_ms>
 80012a6:	e004      	b.n	80012b2 <TSL2591_Read_Lux+0xf2>
            }else{
                printf("Numerical overflow!/r/n");
 80012a8:	4832      	ldr	r0, [pc, #200]	; (8001374 <TSL2591_Read_Lux+0x1b4>)
 80012aa:	f007 f923 	bl	80084f4 <iprintf>
                return 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e052      	b.n	8001358 <TSL2591_Read_Lux+0x198>
            }
    }
    double again;
    again = 1.0;
 80012b2:	f04f 0200 	mov.w	r2, #0
 80012b6:	4b30      	ldr	r3, [pc, #192]	; (8001378 <TSL2591_Read_Lux+0x1b8>)
 80012b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if(TSL2591_Gain == MEDIUM_AGAIN){
 80012bc:	4b2f      	ldr	r3, [pc, #188]	; (800137c <TSL2591_Read_Lux+0x1bc>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b10      	cmp	r3, #16
 80012c2:	d105      	bne.n	80012d0 <TSL2591_Read_Lux+0x110>
        again = 25.0;
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	4b2d      	ldr	r3, [pc, #180]	; (8001380 <TSL2591_Read_Lux+0x1c0>)
 80012ca:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80012ce:	e012      	b.n	80012f6 <TSL2591_Read_Lux+0x136>
    }else if(TSL2591_Gain == HIGH_AGAIN){
 80012d0:	4b2a      	ldr	r3, [pc, #168]	; (800137c <TSL2591_Read_Lux+0x1bc>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	2b20      	cmp	r3, #32
 80012d6:	d105      	bne.n	80012e4 <TSL2591_Read_Lux+0x124>
        again = 428.0;
 80012d8:	a321      	add	r3, pc, #132	; (adr r3, 8001360 <TSL2591_Read_Lux+0x1a0>)
 80012da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012de:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80012e2:	e008      	b.n	80012f6 <TSL2591_Read_Lux+0x136>
    }else if(TSL2591_Gain == MAX_AGAIN){
 80012e4:	4b25      	ldr	r3, [pc, #148]	; (800137c <TSL2591_Read_Lux+0x1bc>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b30      	cmp	r3, #48	; 0x30
 80012ea:	d104      	bne.n	80012f6 <TSL2591_Read_Lux+0x136>
        again = 9876.0;
 80012ec:	a31e      	add	r3, pc, #120	; (adr r3, 8001368 <TSL2591_Read_Lux+0x1a8>)
 80012ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    }
    double Cpl;
    UWORD lux1,lux2=0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	827b      	strh	r3, [r7, #18]

    Cpl = (atime * again) / LUX_DF;
 80012fa:	8afb      	ldrh	r3, [r7, #22]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f911 	bl	8000524 <__aeabi_i2d>
 8001302:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001306:	f7ff f977 	bl	80005f8 <__aeabi_dmul>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	4610      	mov	r0, r2
 8001310:	4619      	mov	r1, r3
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <TSL2591_Read_Lux+0x1c4>)
 8001318:	f7ff fa98 	bl	800084c <__aeabi_ddiv>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	e9c7 2302 	strd	r2, r3, [r7, #8]
    lux1 = (int)((channel_0 - (2 * channel_1)) / Cpl);
 8001324:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001326:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff f8f9 	bl	8000524 <__aeabi_i2d>
 8001332:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001336:	f7ff fa89 	bl	800084c <__aeabi_ddiv>
 800133a:	4602      	mov	r2, r0
 800133c:	460b      	mov	r3, r1
 800133e:	4610      	mov	r0, r2
 8001340:	4619      	mov	r1, r3
 8001342:	f7ff fc09 	bl	8000b58 <__aeabi_d2iz>
 8001346:	4603      	mov	r3, r0
 8001348:	80fb      	strh	r3, [r7, #6]
    // lux2 = ((0.6 * channel_0) - (channel_1)) / Cpl;
    // This is a two segment lux equation where the first
    // segment (Lux1) covers fluorescent and incandescent light
    // and the second segment (Lux2) covers dimmed incandescent light

    if(lux1>lux2){
 800134a:	88fa      	ldrh	r2, [r7, #6]
 800134c:	8a7b      	ldrh	r3, [r7, #18]
 800134e:	429a      	cmp	r2, r3
 8001350:	d901      	bls.n	8001356 <TSL2591_Read_Lux+0x196>
        return lux1;
 8001352:	88fb      	ldrh	r3, [r7, #6]
 8001354:	e000      	b.n	8001358 <TSL2591_Read_Lux+0x198>
    }else{
        return lux2;
 8001356:	8a7b      	ldrh	r3, [r7, #18]
    }
}
 8001358:	4618      	mov	r0, r3
 800135a:	3728      	adds	r7, #40	; 0x28
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	00000000 	.word	0x00000000
 8001364:	407ac000 	.word	0x407ac000
 8001368:	00000000 	.word	0x00000000
 800136c:	40c34a00 	.word	0x40c34a00
 8001370:	200001fb 	.word	0x200001fb
 8001374:	0800a860 	.word	0x0800a860
 8001378:	3ff00000 	.word	0x3ff00000
 800137c:	200001fa 	.word	0x200001fa
 8001380:	40390000 	.word	0x40390000
 8001384:	4087d000 	.word	0x4087d000

08001388 <bmp280_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint8_t len, const struct bmp280_dev *dev)
{
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b087      	sub	sp, #28
 800138c:	af00      	add	r7, sp, #0
 800138e:	60b9      	str	r1, [r7, #8]
 8001390:	607b      	str	r3, [r7, #4]
 8001392:	4603      	mov	r3, r0
 8001394:	73fb      	strb	r3, [r7, #15]
 8001396:	4613      	mov	r3, r2
 8001398:	73bb      	strb	r3, [r7, #14]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 fc90 	bl	8001cc0 <null_ptr_check>
 80013a0:	4603      	mov	r3, r0
 80013a2:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMP280_OK) && (reg_data != NULL))
 80013a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d11c      	bne.n	80013e6 <bmp280_get_regs+0x5e>
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d019      	beq.n	80013e6 <bmp280_get_regs+0x5e>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP280_SPI_INTF)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	789b      	ldrb	r3, [r3, #2]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d103      	bne.n	80013c2 <bmp280_get_regs+0x3a>
        {
            reg_addr = reg_addr | 0x80;
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80013c0:	73fb      	strb	r3, [r7, #15]
        }
        rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685c      	ldr	r4, [r3, #4]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	7858      	ldrb	r0, [r3, #1]
 80013ca:	7bbb      	ldrb	r3, [r7, #14]
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	7bf9      	ldrb	r1, [r7, #15]
 80013d0:	68ba      	ldr	r2, [r7, #8]
 80013d2:	47a0      	blx	r4
 80013d4:	4603      	mov	r3, r0
 80013d6:	75fb      	strb	r3, [r7, #23]

        /* Check for communication error and mask with an internal error code */
        if (rslt != BMP280_OK)
 80013d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d004      	beq.n	80013ea <bmp280_get_regs+0x62>
        {
            rslt = BMP280_E_COMM_FAIL;
 80013e0:	23fc      	movs	r3, #252	; 0xfc
 80013e2:	75fb      	strb	r3, [r7, #23]
        if (rslt != BMP280_OK)
 80013e4:	e001      	b.n	80013ea <bmp280_get_regs+0x62>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 80013e6:	23ff      	movs	r3, #255	; 0xff
 80013e8:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80013ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	371c      	adds	r7, #28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd90      	pop	{r4, r7, pc}

080013f6 <bmp280_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bmp280_dev *dev)
{
 80013f6:	b590      	push	{r4, r7, lr}
 80013f8:	b089      	sub	sp, #36	; 0x24
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	60f8      	str	r0, [r7, #12]
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	603b      	str	r3, [r7, #0]
 8001402:	4613      	mov	r3, r2
 8001404:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint16_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > 4)
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	2b04      	cmp	r3, #4
 800140a:	d901      	bls.n	8001410 <bmp280_set_regs+0x1a>
    {
        len = 4;
 800140c:	2304      	movs	r3, #4
 800140e:	71fb      	strb	r3, [r7, #7]
    }
    rslt = null_ptr_check(dev);
 8001410:	6838      	ldr	r0, [r7, #0]
 8001412:	f000 fc55 	bl	8001cc0 <null_ptr_check>
 8001416:	4603      	mov	r3, r0
 8001418:	77fb      	strb	r3, [r7, #31]
    if ((rslt == BMP280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 800141a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d14d      	bne.n	80014be <bmp280_set_regs+0xc8>
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d04a      	beq.n	80014be <bmp280_set_regs+0xc8>
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d047      	beq.n	80014be <bmp280_set_regs+0xc8>
    {
        if (len != 0)
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d041      	beq.n	80014b8 <bmp280_set_regs+0xc2>
        {
            temp_buff[0] = reg_data[0];
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	743b      	strb	r3, [r7, #16]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP280_SPI_INTF)
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	789b      	ldrb	r3, [r3, #2]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d114      	bne.n	800146c <bmp280_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001442:	2300      	movs	r3, #0
 8001444:	76fb      	strb	r3, [r7, #27]
 8001446:	e00d      	b.n	8001464 <bmp280_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8001448:	7efb      	ldrb	r3, [r7, #27]
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	4413      	add	r3, r2
 800144e:	781a      	ldrb	r2, [r3, #0]
 8001450:	7efb      	ldrb	r3, [r7, #27]
 8001452:	68f9      	ldr	r1, [r7, #12]
 8001454:	440b      	add	r3, r1
 8001456:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800145e:	7efb      	ldrb	r3, [r7, #27]
 8001460:	3301      	adds	r3, #1
 8001462:	76fb      	strb	r3, [r7, #27]
 8001464:	7efa      	ldrb	r2, [r7, #27]
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	429a      	cmp	r2, r3
 800146a:	d3ed      	bcc.n	8001448 <bmp280_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 800146c:	79fb      	ldrb	r3, [r7, #7]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d90d      	bls.n	800148e <bmp280_set_regs+0x98>
            {
                /* Interleave register address w.r.t data for burst write*/
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	f107 0110 	add.w	r1, r7, #16
 8001478:	68ba      	ldr	r2, [r7, #8]
 800147a:	68f8      	ldr	r0, [r7, #12]
 800147c:	f000 fc40 	bl	8001d00 <interleave_data>
                temp_len = ((len * 2) - 1);
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	b29b      	uxth	r3, r3
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	b29b      	uxth	r3, r3
 8001488:	3b01      	subs	r3, #1
 800148a:	83bb      	strh	r3, [r7, #28]
 800148c:	e001      	b.n	8001492 <bmp280_set_regs+0x9c>
            }
            else
            {
                temp_len = len;
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	83bb      	strh	r3, [r7, #28]
            }
            rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	689c      	ldr	r4, [r3, #8]
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	7858      	ldrb	r0, [r3, #1]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	7819      	ldrb	r1, [r3, #0]
 800149e:	8bbb      	ldrh	r3, [r7, #28]
 80014a0:	f107 0210 	add.w	r2, r7, #16
 80014a4:	47a0      	blx	r4
 80014a6:	4603      	mov	r3, r0
 80014a8:	77fb      	strb	r3, [r7, #31]

            /* Check for communication error and mask with an internal error code */
            if (rslt != BMP280_OK)
 80014aa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d008      	beq.n	80014c4 <bmp280_set_regs+0xce>
            {
                rslt = BMP280_E_COMM_FAIL;
 80014b2:	23fc      	movs	r3, #252	; 0xfc
 80014b4:	77fb      	strb	r3, [r7, #31]
        if (len != 0)
 80014b6:	e005      	b.n	80014c4 <bmp280_set_regs+0xce>
            }
        }
        else
        {
            rslt = BMP280_E_INVALID_LEN;
 80014b8:	23fd      	movs	r3, #253	; 0xfd
 80014ba:	77fb      	strb	r3, [r7, #31]
        if (len != 0)
 80014bc:	e002      	b.n	80014c4 <bmp280_set_regs+0xce>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 80014be:	23ff      	movs	r3, #255	; 0xff
 80014c0:	77fb      	strb	r3, [r7, #31]
 80014c2:	e000      	b.n	80014c6 <bmp280_set_regs+0xd0>
        if (len != 0)
 80014c4:	bf00      	nop
    }

    return rslt;
 80014c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3724      	adds	r7, #36	; 0x24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd90      	pop	{r4, r7, pc}

080014d2 <bmp280_soft_reset>:

/*!
 * @brief This API triggers the soft reset of the sensor.
 */
int8_t bmp280_soft_reset(const struct bmp280_dev *dev)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b084      	sub	sp, #16
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP280_SOFT_RESET_ADDR;
 80014da:	23e0      	movs	r3, #224	; 0xe0
 80014dc:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP280_SOFT_RESET_CMD;
 80014de:	23b6      	movs	r3, #182	; 0xb6
 80014e0:	737b      	strb	r3, [r7, #13]

    rslt = null_ptr_check(dev);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f000 fbec 	bl	8001cc0 <null_ptr_check>
 80014e8:	4603      	mov	r3, r0
 80014ea:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 80014ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d10d      	bne.n	8001510 <bmp280_soft_reset+0x3e>
    {
        rslt = bmp280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80014f4:	f107 010d 	add.w	r1, r7, #13
 80014f8:	f107 000e 	add.w	r0, r7, #14
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2201      	movs	r2, #1
 8001500:	f7ff ff79 	bl	80013f6 <bmp280_set_regs>
 8001504:	4603      	mov	r3, r0
 8001506:	73fb      	strb	r3, [r7, #15]

        /* As per the datasheet, startup time is 2 ms. */
        dev->delay_ms(2);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	2002      	movs	r0, #2
 800150e:	4798      	blx	r3
    }

    return rslt;
 8001510:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <bmp280_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp280_init(struct bmp280_dev *dev)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* Maximum number of tries before timeout */
    uint8_t try_count = 5;
 8001524:	2305      	movs	r3, #5
 8001526:	73bb      	strb	r3, [r7, #14]

    rslt = null_ptr_check(dev);
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f000 fbc9 	bl	8001cc0 <null_ptr_check>
 800152e:	4603      	mov	r3, r0
 8001530:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 8001532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d150      	bne.n	80015dc <bmp280_init+0xc0>
    {
        while (try_count)
 800153a:	e02d      	b.n	8001598 <bmp280_init+0x7c>
        {
            rslt = bmp280_get_regs(BMP280_CHIP_ID_ADDR, &dev->chip_id, 1, dev);
 800153c:	6879      	ldr	r1, [r7, #4]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2201      	movs	r2, #1
 8001542:	20d0      	movs	r0, #208	; 0xd0
 8001544:	f7ff ff20 	bl	8001388 <bmp280_get_regs>
 8001548:	4603      	mov	r3, r0
 800154a:	73fb      	strb	r3, [r7, #15]

            /* Check for chip id validity */
            if ((rslt == BMP280_OK) &&
 800154c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d11a      	bne.n	800158a <bmp280_init+0x6e>
                (dev->chip_id == BMP280_CHIP_ID1 || dev->chip_id == BMP280_CHIP_ID2 || dev->chip_id == BMP280_CHIP_ID3))
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	781b      	ldrb	r3, [r3, #0]
            if ((rslt == BMP280_OK) &&
 8001558:	2b56      	cmp	r3, #86	; 0x56
 800155a:	d007      	beq.n	800156c <bmp280_init+0x50>
                (dev->chip_id == BMP280_CHIP_ID1 || dev->chip_id == BMP280_CHIP_ID2 || dev->chip_id == BMP280_CHIP_ID3))
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b57      	cmp	r3, #87	; 0x57
 8001562:	d003      	beq.n	800156c <bmp280_init+0x50>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b58      	cmp	r3, #88	; 0x58
 800156a:	d10e      	bne.n	800158a <bmp280_init+0x6e>
            {
                rslt = bmp280_soft_reset(dev);
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f7ff ffb0 	bl	80014d2 <bmp280_soft_reset>
 8001572:	4603      	mov	r3, r0
 8001574:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP280_OK)
 8001576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d110      	bne.n	80015a0 <bmp280_init+0x84>
                {
                    rslt = get_calib_param(dev);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f000 fbea 	bl	8001d58 <get_calib_param>
 8001584:	4603      	mov	r3, r0
 8001586:	73fb      	strb	r3, [r7, #15]
                }
                break;
 8001588:	e00a      	b.n	80015a0 <bmp280_init+0x84>
            }

            /* Wait for 10 ms */
            dev->delay_ms(10);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	200a      	movs	r0, #10
 8001590:	4798      	blx	r3
            --try_count;
 8001592:	7bbb      	ldrb	r3, [r7, #14]
 8001594:	3b01      	subs	r3, #1
 8001596:	73bb      	strb	r3, [r7, #14]
        while (try_count)
 8001598:	7bbb      	ldrb	r3, [r7, #14]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1ce      	bne.n	800153c <bmp280_init+0x20>
 800159e:	e000      	b.n	80015a2 <bmp280_init+0x86>
                break;
 80015a0:	bf00      	nop
        }

        /* Chip id check failed, and timed out */
        if (!try_count)
 80015a2:	7bbb      	ldrb	r3, [r7, #14]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <bmp280_init+0x90>
        {
            rslt = BMP280_E_DEV_NOT_FOUND;
 80015a8:	23fe      	movs	r3, #254	; 0xfe
 80015aa:	73fb      	strb	r3, [r7, #15]
        }
        if (rslt == BMP280_OK)
 80015ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d113      	bne.n	80015dc <bmp280_init+0xc0>
        {
            /* Set values to default */
            dev->conf.filter = BMP280_FILTER_OFF;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
            dev->conf.os_pres = BMP280_OS_NONE;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
            dev->conf.os_temp = BMP280_OS_NONE;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2200      	movs	r2, #0
 80015c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
            dev->conf.odr = BMP280_ODR_0_5_MS;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
            dev->conf.spi3w_en = BMP280_SPI3_WIRE_DISABLE;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        }
    }

    return rslt;
 80015dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <bmp280_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp280_get_config(struct bmp280_config *conf, struct bmp280_dev *dev)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80015f2:	2300      	movs	r3, #0
 80015f4:	81bb      	strh	r3, [r7, #12]

    rslt = null_ptr_check(dev);
 80015f6:	6838      	ldr	r0, [r7, #0]
 80015f8:	f000 fb62 	bl	8001cc0 <null_ptr_check>
 80015fc:	4603      	mov	r3, r0
 80015fe:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMP280_OK) && (conf != NULL))
 8001600:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d137      	bne.n	8001678 <bmp280_get_config+0x90>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d034      	beq.n	8001678 <bmp280_get_config+0x90>
    {
        rslt = bmp280_get_regs(BMP280_CTRL_MEAS_ADDR, temp, 2, dev);
 800160e:	f107 010c 	add.w	r1, r7, #12
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	2202      	movs	r2, #2
 8001616:	20f4      	movs	r0, #244	; 0xf4
 8001618:	f7ff feb6 	bl	8001388 <bmp280_get_regs>
 800161c:	4603      	mov	r3, r0
 800161e:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 8001620:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d129      	bne.n	800167c <bmp280_get_config+0x94>
        {
            conf->os_temp = BMP280_GET_BITS(BMP280_OS_TEMP, temp[0]);
 8001628:	7b3b      	ldrb	r3, [r7, #12]
 800162a:	095b      	lsrs	r3, r3, #5
 800162c:	b2da      	uxtb	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP280_GET_BITS(BMP280_OS_PRES, temp[0]);
 8001632:	7b3b      	ldrb	r3, [r7, #12]
 8001634:	109b      	asrs	r3, r3, #2
 8001636:	b2db      	uxtb	r3, r3
 8001638:	f003 0307 	and.w	r3, r3, #7
 800163c:	b2da      	uxtb	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP280_GET_BITS(BMP280_STANDBY_DURN, temp[1]);
 8001642:	7b7b      	ldrb	r3, [r7, #13]
 8001644:	095b      	lsrs	r3, r3, #5
 8001646:	b2da      	uxtb	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP280_GET_BITS(BMP280_FILTER, temp[1]);
 800164c:	7b7b      	ldrb	r3, [r7, #13]
 800164e:	109b      	asrs	r3, r3, #2
 8001650:	b2db      	uxtb	r3, r3
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	b2da      	uxtb	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	70da      	strb	r2, [r3, #3]
            conf->spi3w_en = BMP280_GET_BITS_POS_0(BMP280_SPI3_ENABLE, temp[1]);
 800165c:	7b7b      	ldrb	r3, [r7, #13]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	b2da      	uxtb	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	711a      	strb	r2, [r3, #4]
            dev->conf = *conf;
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	332c      	adds	r3, #44	; 0x2c
 800166e:	6810      	ldr	r0, [r2, #0]
 8001670:	6018      	str	r0, [r3, #0]
 8001672:	7912      	ldrb	r2, [r2, #4]
 8001674:	711a      	strb	r2, [r3, #4]
        if (rslt == BMP280_OK)
 8001676:	e001      	b.n	800167c <bmp280_get_config+0x94>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8001678:	23ff      	movs	r3, #255	; 0xff
 800167a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800167c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <bmp280_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the temperature and pressure over-sampling configuration,
 * power mode configuration, sleep duration and IIR filter coefficient.
 */
int8_t bmp280_set_config(const struct bmp280_config *conf, struct bmp280_dev *dev)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP280_SLEEP_MODE, conf, dev);
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	6879      	ldr	r1, [r7, #4]
 8001696:	2000      	movs	r0, #0
 8001698:	f000 fbfc 	bl	8001e94 <conf_sensor>
 800169c:	4603      	mov	r3, r0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <bmp280_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp280_set_power_mode(uint8_t mode, struct bmp280_dev *dev)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b084      	sub	sp, #16
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	4603      	mov	r3, r0
 80016ae:	6039      	str	r1, [r7, #0]
 80016b0:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80016b2:	6838      	ldr	r0, [r7, #0]
 80016b4:	f000 fb04 	bl	8001cc0 <null_ptr_check>
 80016b8:	4603      	mov	r3, r0
 80016ba:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 80016bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d109      	bne.n	80016d8 <bmp280_set_power_mode+0x32>
    {
        rslt = conf_sensor(mode, &dev->conf, dev);
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 fbe0 	bl	8001e94 <conf_sensor>
 80016d4:	4603      	mov	r3, r0
 80016d6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80016d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <bmp280_get_uncomp_data>:
/*!
 * @brief This API reads the temperature and pressure data registers.
 * It gives the raw temperature and pressure data .
 */
int8_t bmp280_get_uncomp_data(struct bmp280_uncomp_data *uncomp_data, const struct bmp280_dev *dev)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[6] = { 0 };
 80016ee:	2300      	movs	r3, #0
 80016f0:	60bb      	str	r3, [r7, #8]
 80016f2:	2300      	movs	r3, #0
 80016f4:	81bb      	strh	r3, [r7, #12]

    rslt = null_ptr_check(dev);
 80016f6:	6838      	ldr	r0, [r7, #0]
 80016f8:	f000 fae2 	bl	8001cc0 <null_ptr_check>
 80016fc:	4603      	mov	r3, r0
 80016fe:	73fb      	strb	r3, [r7, #15]
    if ((rslt == BMP280_OK) && (uncomp_data != NULL))
 8001700:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d133      	bne.n	8001770 <bmp280_get_uncomp_data+0x8c>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d030      	beq.n	8001770 <bmp280_get_uncomp_data+0x8c>
    {
        rslt = bmp280_get_regs(BMP280_PRES_MSB_ADDR, temp, 6, dev);
 800170e:	f107 0108 	add.w	r1, r7, #8
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	2206      	movs	r2, #6
 8001716:	20f7      	movs	r0, #247	; 0xf7
 8001718:	f7ff fe36 	bl	8001388 <bmp280_get_regs>
 800171c:	4603      	mov	r3, r0
 800171e:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 8001720:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d120      	bne.n	800176a <bmp280_get_uncomp_data+0x86>
        {
            uncomp_data->uncomp_press =
                (int32_t) ((((uint32_t) (temp[0])) << 12) | (((uint32_t) (temp[1])) << 4) | ((uint32_t) temp[2] >> 4));
 8001728:	7a3b      	ldrb	r3, [r7, #8]
 800172a:	031a      	lsls	r2, r3, #12
 800172c:	7a7b      	ldrb	r3, [r7, #9]
 800172e:	011b      	lsls	r3, r3, #4
 8001730:	4313      	orrs	r3, r2
 8001732:	7aba      	ldrb	r2, [r7, #10]
 8001734:	0912      	lsrs	r2, r2, #4
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	431a      	orrs	r2, r3
            uncomp_data->uncomp_press =
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	605a      	str	r2, [r3, #4]
            uncomp_data->uncomp_temp =
                (int32_t) ((((int32_t) (temp[3])) << 12) | (((int32_t) (temp[4])) << 4) | (((int32_t) (temp[5])) >> 4));
 800173e:	7afb      	ldrb	r3, [r7, #11]
 8001740:	031a      	lsls	r2, r3, #12
 8001742:	7b3b      	ldrb	r3, [r7, #12]
 8001744:	011b      	lsls	r3, r3, #4
 8001746:	4313      	orrs	r3, r2
 8001748:	7b7a      	ldrb	r2, [r7, #13]
 800174a:	0912      	lsrs	r2, r2, #4
 800174c:	b2d2      	uxtb	r2, r2
 800174e:	431a      	orrs	r2, r3
            uncomp_data->uncomp_temp =
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	601a      	str	r2, [r3, #0]
            rslt = st_check_boundaries((int32_t)uncomp_data->uncomp_temp, (int32_t)uncomp_data->uncomp_press);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	4619      	mov	r1, r3
 800175e:	4610      	mov	r0, r2
 8001760:	f000 fc4e 	bl	8002000 <st_check_boundaries>
 8001764:	4603      	mov	r3, r0
 8001766:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 8001768:	e004      	b.n	8001774 <bmp280_get_uncomp_data+0x90>
        }
        else
        {
            rslt = BMP280_E_UNCOMP_DATA_CALC;
 800176a:	23f3      	movs	r3, #243	; 0xf3
 800176c:	73fb      	strb	r3, [r7, #15]
        if (rslt == BMP280_OK)
 800176e:	e001      	b.n	8001774 <bmp280_get_uncomp_data+0x90>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8001770:	23ff      	movs	r3, #255	; 0xff
 8001772:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001774:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <bmp280_get_comp_temp_double>:
/*!
 * @brief This API is used to get the compensated temperature from
 * uncompensated temperature. This API uses double floating precision.
 */
int8_t bmp280_get_comp_temp_double(double *temperature, int32_t uncomp_temp, struct bmp280_dev *dev)
{
 8001780:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001784:	b08a      	sub	sp, #40	; 0x28
 8001786:	af00      	add	r7, sp, #0
 8001788:	60f8      	str	r0, [r7, #12]
 800178a:	60b9      	str	r1, [r7, #8]
 800178c:	607a      	str	r2, [r7, #4]
    double var1, var2;
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 fa96 	bl	8001cc0 <null_ptr_check>
 8001794:	4603      	mov	r3, r0
 8001796:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 800179a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f040 80ac 	bne.w	80018fc <bmp280_get_comp_temp_double+0x17c>
    {
        var1 = (((double) uncomp_temp) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80017a4:	68b8      	ldr	r0, [r7, #8]
 80017a6:	f7fe febd 	bl	8000524 <__aeabi_i2d>
 80017aa:	f04f 0200 	mov.w	r2, #0
 80017ae:	4b5c      	ldr	r3, [pc, #368]	; (8001920 <bmp280_get_comp_temp_double+0x1a0>)
 80017b0:	f7ff f84c 	bl	800084c <__aeabi_ddiv>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4614      	mov	r4, r2
 80017ba:	461d      	mov	r5, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	8a1b      	ldrh	r3, [r3, #16]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fe9f 	bl	8000504 <__aeabi_ui2d>
 80017c6:	f04f 0200 	mov.w	r2, #0
 80017ca:	4b56      	ldr	r3, [pc, #344]	; (8001924 <bmp280_get_comp_temp_double+0x1a4>)
 80017cc:	f7ff f83e 	bl	800084c <__aeabi_ddiv>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4620      	mov	r0, r4
 80017d6:	4629      	mov	r1, r5
 80017d8:	f7fe fd56 	bl	8000288 <__aeabi_dsub>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	4614      	mov	r4, r2
 80017e2:	461d      	mov	r5, r3
               ((double) dev->calib_param.dig_t2);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7fe fe9a 	bl	8000524 <__aeabi_i2d>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
        var1 = (((double) uncomp_temp) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80017f4:	4620      	mov	r0, r4
 80017f6:	4629      	mov	r1, r5
 80017f8:	f7fe fefe 	bl	80005f8 <__aeabi_dmul>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 =
            ((((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001804:	68b8      	ldr	r0, [r7, #8]
 8001806:	f7fe fe8d 	bl	8000524 <__aeabi_i2d>
 800180a:	f04f 0200 	mov.w	r2, #0
 800180e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001812:	f7ff f81b 	bl	800084c <__aeabi_ddiv>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	4614      	mov	r4, r2
 800181c:	461d      	mov	r5, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	8a1b      	ldrh	r3, [r3, #16]
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fe6e 	bl	8000504 <__aeabi_ui2d>
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	4b3e      	ldr	r3, [pc, #248]	; (8001928 <bmp280_get_comp_temp_double+0x1a8>)
 800182e:	f7ff f80d 	bl	800084c <__aeabi_ddiv>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4620      	mov	r0, r4
 8001838:	4629      	mov	r1, r5
 800183a:	f7fe fd25 	bl	8000288 <__aeabi_dsub>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4614      	mov	r4, r2
 8001844:	461d      	mov	r5, r3
             (((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001846:	68b8      	ldr	r0, [r7, #8]
 8001848:	f7fe fe6c 	bl	8000524 <__aeabi_i2d>
 800184c:	f04f 0200 	mov.w	r2, #0
 8001850:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001854:	f7fe fffa 	bl	800084c <__aeabi_ddiv>
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	4690      	mov	r8, r2
 800185e:	4699      	mov	r9, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	8a1b      	ldrh	r3, [r3, #16]
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fe4d 	bl	8000504 <__aeabi_ui2d>
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	4b2e      	ldr	r3, [pc, #184]	; (8001928 <bmp280_get_comp_temp_double+0x1a8>)
 8001870:	f7fe ffec 	bl	800084c <__aeabi_ddiv>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	4640      	mov	r0, r8
 800187a:	4649      	mov	r1, r9
 800187c:	f7fe fd04 	bl	8000288 <__aeabi_dsub>
 8001880:	4602      	mov	r2, r0
 8001882:	460b      	mov	r3, r1
            ((((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001884:	4620      	mov	r0, r4
 8001886:	4629      	mov	r1, r5
 8001888:	f7fe feb6 	bl	80005f8 <__aeabi_dmul>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4614      	mov	r4, r2
 8001892:	461d      	mov	r5, r3
            ((double) dev->calib_param.dig_t3);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fe42 	bl	8000524 <__aeabi_i2d>
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
        var2 =
 80018a4:	4620      	mov	r0, r4
 80018a6:	4629      	mov	r1, r5
 80018a8:	f7fe fea6 	bl	80005f8 <__aeabi_dmul>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
        dev->calib_param.t_fine = (int32_t) (var1 + var2);
 80018b4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018b8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018bc:	f7fe fce6 	bl	800028c <__adddf3>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4610      	mov	r0, r2
 80018c6:	4619      	mov	r1, r3
 80018c8:	f7ff f946 	bl	8000b58 <__aeabi_d2iz>
 80018cc:	4602      	mov	r2, r0
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	629a      	str	r2, [r3, #40]	; 0x28
        *temperature = ((var1 + var2) / 5120.0);
 80018d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018da:	f7fe fcd7 	bl	800028c <__adddf3>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4610      	mov	r0, r2
 80018e4:	4619      	mov	r1, r3
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	4b10      	ldr	r3, [pc, #64]	; (800192c <bmp280_get_comp_temp_double+0x1ac>)
 80018ec:	f7fe ffae 	bl	800084c <__aeabi_ddiv>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	68f9      	ldr	r1, [r7, #12]
 80018f6:	e9c1 2300 	strd	r2, r3, [r1]
 80018fa:	e009      	b.n	8001910 <bmp280_get_comp_temp_double+0x190>
    }
    else
    {
        *temperature = 0;
 80018fc:	68f9      	ldr	r1, [r7, #12]
 80018fe:	f04f 0200 	mov.w	r2, #0
 8001902:	f04f 0300 	mov.w	r3, #0
 8001906:	e9c1 2300 	strd	r2, r3, [r1]
        rslt = BMP280_E_DOUBLE_COMP_TEMP;
 800190a:	23ef      	movs	r3, #239	; 0xef
 800190c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 8001910:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001914:	4618      	mov	r0, r3
 8001916:	3728      	adds	r7, #40	; 0x28
 8001918:	46bd      	mov	sp, r7
 800191a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800191e:	bf00      	nop
 8001920:	40d00000 	.word	0x40d00000
 8001924:	40900000 	.word	0x40900000
 8001928:	40c00000 	.word	0x40c00000
 800192c:	40b40000 	.word	0x40b40000

08001930 <bmp280_get_comp_pres_double>:
/*!
 * @brief This API is used to get the compensated pressure from
 * uncompensated pressure. This API uses double floating precision.
 */
int8_t bmp280_get_comp_pres_double(double *pressure, uint32_t uncomp_pres, const struct bmp280_dev *dev)
{
 8001930:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001934:	b08a      	sub	sp, #40	; 0x28
 8001936:	af00      	add	r7, sp, #0
 8001938:	60f8      	str	r0, [r7, #12]
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
    double var1, var2;
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f000 f9be 	bl	8001cc0 <null_ptr_check>
 8001944:	4603      	mov	r3, r0
 8001946:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 800194a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800194e:	2b00      	cmp	r3, #0
 8001950:	f040 8197 	bne.w	8001c82 <bmp280_get_comp_pres_double+0x352>
    {
        var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001958:	4618      	mov	r0, r3
 800195a:	f7fe fde3 	bl	8000524 <__aeabi_i2d>
 800195e:	f04f 0200 	mov.w	r2, #0
 8001962:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001966:	f7fe ff71 	bl	800084c <__aeabi_ddiv>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4610      	mov	r0, r2
 8001970:	4619      	mov	r1, r3
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	4bc8      	ldr	r3, [pc, #800]	; (8001c98 <bmp280_get_comp_pres_double+0x368>)
 8001978:	f7fe fc86 	bl	8000288 <__aeabi_dsub>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001984:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001988:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800198c:	f7fe fe34 	bl	80005f8 <__aeabi_dmul>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	4614      	mov	r4, r2
 8001996:	461d      	mov	r5, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe fdc0 	bl	8000524 <__aeabi_i2d>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4620      	mov	r0, r4
 80019aa:	4629      	mov	r1, r5
 80019ac:	f7fe fe24 	bl	80005f8 <__aeabi_dmul>
 80019b0:	4602      	mov	r2, r0
 80019b2:	460b      	mov	r3, r1
 80019b4:	4610      	mov	r0, r2
 80019b6:	4619      	mov	r1, r3
 80019b8:	f04f 0200 	mov.w	r2, #0
 80019bc:	4bb7      	ldr	r3, [pc, #732]	; (8001c9c <bmp280_get_comp_pres_double+0x36c>)
 80019be:	f7fe ff45 	bl	800084c <__aeabi_ddiv>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
        var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7fe fda7 	bl	8000524 <__aeabi_i2d>
 80019d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019da:	f7fe fe0d 	bl	80005f8 <__aeabi_dmul>
 80019de:	4602      	mov	r2, r0
 80019e0:	460b      	mov	r3, r1
 80019e2:	4610      	mov	r0, r2
 80019e4:	4619      	mov	r1, r3
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	f7fe fc4f 	bl	800028c <__adddf3>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019f6:	f7fe fc49 	bl	800028c <__adddf3>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
        var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001a02:	f04f 0200 	mov.w	r2, #0
 8001a06:	4ba6      	ldr	r3, [pc, #664]	; (8001ca0 <bmp280_get_comp_pres_double+0x370>)
 8001a08:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001a0c:	f7fe ff1e 	bl	800084c <__aeabi_ddiv>
 8001a10:	4602      	mov	r2, r0
 8001a12:	460b      	mov	r3, r1
 8001a14:	4614      	mov	r4, r2
 8001a16:	461d      	mov	r5, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe fd80 	bl	8000524 <__aeabi_i2d>
 8001a24:	f04f 0200 	mov.w	r2, #0
 8001a28:	4b9e      	ldr	r3, [pc, #632]	; (8001ca4 <bmp280_get_comp_pres_double+0x374>)
 8001a2a:	f7fe fde5 	bl	80005f8 <__aeabi_dmul>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4620      	mov	r0, r4
 8001a34:	4629      	mov	r1, r5
 8001a36:	f7fe fc29 	bl	800028c <__adddf3>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
        var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7fe fd6b 	bl	8000524 <__aeabi_i2d>
 8001a4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a52:	f7fe fdd1 	bl	80005f8 <__aeabi_dmul>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a62:	f7fe fdc9 	bl	80005f8 <__aeabi_dmul>
 8001a66:	4602      	mov	r2, r0
 8001a68:	460b      	mov	r3, r1
 8001a6a:	4610      	mov	r0, r2
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	f04f 0200 	mov.w	r2, #0
 8001a72:	4b8d      	ldr	r3, [pc, #564]	; (8001ca8 <bmp280_get_comp_pres_double+0x378>)
 8001a74:	f7fe feea 	bl	800084c <__aeabi_ddiv>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4614      	mov	r4, r2
 8001a7e:	461d      	mov	r5, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7fe fd4c 	bl	8000524 <__aeabi_i2d>
 8001a8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a90:	f7fe fdb2 	bl	80005f8 <__aeabi_dmul>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	4620      	mov	r0, r4
 8001a9a:	4629      	mov	r1, r5
 8001a9c:	f7fe fbf6 	bl	800028c <__adddf3>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f04f 0200 	mov.w	r2, #0
 8001aac:	4b7e      	ldr	r3, [pc, #504]	; (8001ca8 <bmp280_get_comp_pres_double+0x378>)
 8001aae:	f7fe fecd 	bl	800084c <__aeabi_ddiv>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	e9c7 2306 	strd	r2, r3, [r7, #24]
               524288.0;
        var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	4b77      	ldr	r3, [pc, #476]	; (8001c9c <bmp280_get_comp_pres_double+0x36c>)
 8001ac0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ac4:	f7fe fec2 	bl	800084c <__aeabi_ddiv>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4610      	mov	r0, r2
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	4b75      	ldr	r3, [pc, #468]	; (8001cac <bmp280_get_comp_pres_double+0x37c>)
 8001ad6:	f7fe fbd9 	bl	800028c <__adddf3>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	4614      	mov	r4, r2
 8001ae0:	461d      	mov	r5, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	8adb      	ldrh	r3, [r3, #22]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7fe fd0c 	bl	8000504 <__aeabi_ui2d>
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	4620      	mov	r0, r4
 8001af2:	4629      	mov	r1, r5
 8001af4:	f7fe fd80 	bl	80005f8 <__aeabi_dmul>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	e9c7 2306 	strd	r2, r3, [r7, #24]

        *pressure = 1048576.0 - (double)uncomp_pres;
 8001b00:	68b8      	ldr	r0, [r7, #8]
 8001b02:	f7fe fcff 	bl	8000504 <__aeabi_ui2d>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	f04f 0000 	mov.w	r0, #0
 8001b0e:	4968      	ldr	r1, [pc, #416]	; (8001cb0 <bmp280_get_comp_pres_double+0x380>)
 8001b10:	f7fe fbba 	bl	8000288 <__aeabi_dsub>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	68f9      	ldr	r1, [r7, #12]
 8001b1a:	e9c1 2300 	strd	r2, r3, [r1]
        if (var1 < 0 || var1 > 0)
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	f04f 0300 	mov.w	r3, #0
 8001b26:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b2a:	f7fe ffd7 	bl	8000adc <__aeabi_dcmplt>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d10b      	bne.n	8001b4c <bmp280_get_comp_pres_double+0x21c>
 8001b34:	f04f 0200 	mov.w	r2, #0
 8001b38:	f04f 0300 	mov.w	r3, #0
 8001b3c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b40:	f7fe ffea 	bl	8000b18 <__aeabi_dcmpgt>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f000 8091 	beq.w	8001c6e <bmp280_get_comp_pres_double+0x33e>
        {
            *pressure = (*pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001b52:	f04f 0200 	mov.w	r2, #0
 8001b56:	4b57      	ldr	r3, [pc, #348]	; (8001cb4 <bmp280_get_comp_pres_double+0x384>)
 8001b58:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b5c:	f7fe fe76 	bl	800084c <__aeabi_ddiv>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4620      	mov	r0, r4
 8001b66:	4629      	mov	r1, r5
 8001b68:	f7fe fb8e 	bl	8000288 <__aeabi_dsub>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	4610      	mov	r0, r2
 8001b72:	4619      	mov	r1, r3
 8001b74:	a346      	add	r3, pc, #280	; (adr r3, 8001c90 <bmp280_get_comp_pres_double+0x360>)
 8001b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7a:	f7fe fd3d 	bl	80005f8 <__aeabi_dmul>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b8a:	f7fe fe5f 	bl	800084c <__aeabi_ddiv>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	68f9      	ldr	r1, [r7, #12]
 8001b94:	e9c1 2300 	strd	r2, r3, [r1]
            var1 = ((double)dev->calib_param.dig_p9) * (*pressure) * (*pressure) / 2147483648.0;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fcc0 	bl	8000524 <__aeabi_i2d>
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001baa:	f7fe fd25 	bl	80005f8 <__aeabi_dmul>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bbc:	f7fe fd1c 	bl	80005f8 <__aeabi_dmul>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4610      	mov	r0, r2
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	4b3a      	ldr	r3, [pc, #232]	; (8001cb8 <bmp280_get_comp_pres_double+0x388>)
 8001bce:	f7fe fe3d 	bl	800084c <__aeabi_ddiv>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	e9c7 2306 	strd	r2, r3, [r7, #24]
            var2 = (*pressure) * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe fc9c 	bl	8000524 <__aeabi_i2d>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4620      	mov	r0, r4
 8001bf2:	4629      	mov	r1, r5
 8001bf4:	f7fe fd00 	bl	80005f8 <__aeabi_dmul>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f04f 0200 	mov.w	r2, #0
 8001c04:	4b25      	ldr	r3, [pc, #148]	; (8001c9c <bmp280_get_comp_pres_double+0x36c>)
 8001c06:	f7fe fe21 	bl	800084c <__aeabi_ddiv>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	e9c7 2304 	strd	r2, r3, [r7, #16]
            *pressure = *pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001c18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c1c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c20:	f7fe fb34 	bl	800028c <__adddf3>
 8001c24:	4602      	mov	r2, r0
 8001c26:	460b      	mov	r3, r1
 8001c28:	4690      	mov	r8, r2
 8001c2a:	4699      	mov	r9, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fc76 	bl	8000524 <__aeabi_i2d>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4640      	mov	r0, r8
 8001c3e:	4649      	mov	r1, r9
 8001c40:	f7fe fb24 	bl	800028c <__adddf3>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	4610      	mov	r0, r2
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <bmp280_get_comp_pres_double+0x38c>)
 8001c52:	f7fe fdfb 	bl	800084c <__aeabi_ddiv>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4620      	mov	r0, r4
 8001c5c:	4629      	mov	r1, r5
 8001c5e:	f7fe fb15 	bl	800028c <__adddf3>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	68f9      	ldr	r1, [r7, #12]
 8001c68:	e9c1 2300 	strd	r2, r3, [r1]
 8001c6c:	e009      	b.n	8001c82 <bmp280_get_comp_pres_double+0x352>
        }
        else
        {
            *pressure = 0;
 8001c6e:	68f9      	ldr	r1, [r7, #12]
 8001c70:	f04f 0200 	mov.w	r2, #0
 8001c74:	f04f 0300 	mov.w	r3, #0
 8001c78:	e9c1 2300 	strd	r2, r3, [r1]
            rslt = BMP280_E_DOUBLE_COMP_PRESS;
 8001c7c:	23ee      	movs	r3, #238	; 0xee
 8001c7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    return rslt;
 8001c82:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3728      	adds	r7, #40	; 0x28
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c90:	00000000 	.word	0x00000000
 8001c94:	40b86a00 	.word	0x40b86a00
 8001c98:	40ef4000 	.word	0x40ef4000
 8001c9c:	40e00000 	.word	0x40e00000
 8001ca0:	40100000 	.word	0x40100000
 8001ca4:	40f00000 	.word	0x40f00000
 8001ca8:	41200000 	.word	0x41200000
 8001cac:	3ff00000 	.word	0x3ff00000
 8001cb0:	41300000 	.word	0x41300000
 8001cb4:	40b00000 	.word	0x40b00000
 8001cb8:	41e00000 	.word	0x41e00000
 8001cbc:	40300000 	.word	0x40300000

08001cc0 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp280_dev *dev)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL))
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d00b      	beq.n	8001ce6 <null_ptr_check+0x26>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d007      	beq.n	8001ce6 <null_ptr_check+0x26>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d003      	beq.n	8001ce6 <null_ptr_check+0x26>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d102      	bne.n	8001cec <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP280_E_NULL_PTR;
 8001ce6:	23ff      	movs	r3, #255	; 0xff
 8001ce8:	73fb      	strb	r3, [r7, #15]
 8001cea:	e001      	b.n	8001cf0 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP280_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001cf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b087      	sub	sp, #28
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
 8001d0c:	70fb      	strb	r3, [r7, #3]
    uint8_t index;

    for (index = 1; index < len; index++)
 8001d0e:	2301      	movs	r3, #1
 8001d10:	75fb      	strb	r3, [r7, #23]
 8001d12:	e016      	b.n	8001d42 <interleave_data+0x42>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001d14:	7dfb      	ldrb	r3, [r7, #23]
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	441a      	add	r2, r3
 8001d1a:	7dfb      	ldrb	r3, [r7, #23]
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	68b9      	ldr	r1, [r7, #8]
 8001d22:	440b      	add	r3, r1
 8001d24:	7812      	ldrb	r2, [r2, #0]
 8001d26:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001d28:	7dfb      	ldrb	r3, [r7, #23]
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	441a      	add	r2, r3
 8001d2e:	7dfb      	ldrb	r3, [r7, #23]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	4619      	mov	r1, r3
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	440b      	add	r3, r1
 8001d38:	7812      	ldrb	r2, [r2, #0]
 8001d3a:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8001d3c:	7dfb      	ldrb	r3, [r7, #23]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	75fb      	strb	r3, [r7, #23]
 8001d42:	7dfa      	ldrb	r2, [r7, #23]
 8001d44:	78fb      	ldrb	r3, [r7, #3]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d3e4      	bcc.n	8001d14 <interleave_data+0x14>
    }
}
 8001d4a:	bf00      	nop
 8001d4c:	bf00      	nop
 8001d4e:	371c      	adds	r7, #28
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp280_dev *dev)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP280_CALIB_DATA_SIZE] = { 0 };
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	f107 0310 	add.w	r3, r7, #16
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]

    rslt = null_ptr_check(dev);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f7ff ffa3 	bl	8001cc0 <null_ptr_check>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 8001d80:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d17f      	bne.n	8001e88 <get_calib_param+0x130>
    {
        rslt = bmp280_get_regs(BMP280_DIG_T1_LSB_ADDR, temp, BMP280_CALIB_DATA_SIZE, dev);
 8001d88:	f107 010c 	add.w	r1, r7, #12
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2218      	movs	r2, #24
 8001d90:	2088      	movs	r0, #136	; 0x88
 8001d92:	f7ff faf9 	bl	8001388 <bmp280_get_regs>
 8001d96:	4603      	mov	r3, r0
 8001d98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (rslt == BMP280_OK)
 8001d9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d171      	bne.n	8001e88 <get_calib_param+0x130>
        {
            dev->calib_param.dig_t1 =
                (uint16_t) (((uint16_t) temp[BMP280_DIG_T1_MSB_POS] << 8) | ((uint16_t) temp[BMP280_DIG_T1_LSB_POS]));
 8001da4:	7b7b      	ldrb	r3, [r7, #13]
 8001da6:	021b      	lsls	r3, r3, #8
 8001da8:	b21a      	sxth	r2, r3
 8001daa:	7b3b      	ldrb	r3, [r7, #12]
 8001dac:	b21b      	sxth	r3, r3
 8001dae:	4313      	orrs	r3, r2
 8001db0:	b21b      	sxth	r3, r3
 8001db2:	b29a      	uxth	r2, r3
            dev->calib_param.dig_t1 =
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	821a      	strh	r2, [r3, #16]
            dev->calib_param.dig_t2 =
                (int16_t) (((int16_t) temp[BMP280_DIG_T2_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_T2_LSB_POS]));
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
 8001dba:	021b      	lsls	r3, r3, #8
 8001dbc:	b21a      	sxth	r2, r3
 8001dbe:	7bbb      	ldrb	r3, [r7, #14]
 8001dc0:	b21b      	sxth	r3, r3
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	b21a      	sxth	r2, r3
            dev->calib_param.dig_t2 =
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	825a      	strh	r2, [r3, #18]
            dev->calib_param.dig_t3 =
                (int16_t) (((int16_t) temp[BMP280_DIG_T3_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_T3_LSB_POS]));
 8001dca:	7c7b      	ldrb	r3, [r7, #17]
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	b21a      	sxth	r2, r3
 8001dd0:	7c3b      	ldrb	r3, [r7, #16]
 8001dd2:	b21b      	sxth	r3, r3
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	b21a      	sxth	r2, r3
            dev->calib_param.dig_t3 =
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	829a      	strh	r2, [r3, #20]
            dev->calib_param.dig_p1 =
                (uint16_t) (((uint16_t) temp[BMP280_DIG_P1_MSB_POS] << 8) | ((uint16_t) temp[BMP280_DIG_P1_LSB_POS]));
 8001ddc:	7cfb      	ldrb	r3, [r7, #19]
 8001dde:	021b      	lsls	r3, r3, #8
 8001de0:	b21a      	sxth	r2, r3
 8001de2:	7cbb      	ldrb	r3, [r7, #18]
 8001de4:	b21b      	sxth	r3, r3
 8001de6:	4313      	orrs	r3, r2
 8001de8:	b21b      	sxth	r3, r3
 8001dea:	b29a      	uxth	r2, r3
            dev->calib_param.dig_p1 =
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	82da      	strh	r2, [r3, #22]
            dev->calib_param.dig_p2 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P2_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P2_LSB_POS]));
 8001df0:	7d7b      	ldrb	r3, [r7, #21]
 8001df2:	021b      	lsls	r3, r3, #8
 8001df4:	b21a      	sxth	r2, r3
 8001df6:	7d3b      	ldrb	r3, [r7, #20]
 8001df8:	b21b      	sxth	r3, r3
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p2 =
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	831a      	strh	r2, [r3, #24]
            dev->calib_param.dig_p3 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P3_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P3_LSB_POS]));
 8001e02:	7dfb      	ldrb	r3, [r7, #23]
 8001e04:	021b      	lsls	r3, r3, #8
 8001e06:	b21a      	sxth	r2, r3
 8001e08:	7dbb      	ldrb	r3, [r7, #22]
 8001e0a:	b21b      	sxth	r3, r3
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p3 =
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	835a      	strh	r2, [r3, #26]
            dev->calib_param.dig_p4 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P4_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P4_LSB_POS]));
 8001e14:	7e7b      	ldrb	r3, [r7, #25]
 8001e16:	021b      	lsls	r3, r3, #8
 8001e18:	b21a      	sxth	r2, r3
 8001e1a:	7e3b      	ldrb	r3, [r7, #24]
 8001e1c:	b21b      	sxth	r3, r3
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p4 =
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	839a      	strh	r2, [r3, #28]
            dev->calib_param.dig_p5 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P5_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P5_LSB_POS]));
 8001e26:	7efb      	ldrb	r3, [r7, #27]
 8001e28:	021b      	lsls	r3, r3, #8
 8001e2a:	b21a      	sxth	r2, r3
 8001e2c:	7ebb      	ldrb	r3, [r7, #26]
 8001e2e:	b21b      	sxth	r3, r3
 8001e30:	4313      	orrs	r3, r2
 8001e32:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p5 =
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	83da      	strh	r2, [r3, #30]
            dev->calib_param.dig_p6 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P6_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P6_LSB_POS]));
 8001e38:	7f7b      	ldrb	r3, [r7, #29]
 8001e3a:	021b      	lsls	r3, r3, #8
 8001e3c:	b21a      	sxth	r2, r3
 8001e3e:	7f3b      	ldrb	r3, [r7, #28]
 8001e40:	b21b      	sxth	r3, r3
 8001e42:	4313      	orrs	r3, r2
 8001e44:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p6 =
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	841a      	strh	r2, [r3, #32]
            dev->calib_param.dig_p7 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P7_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P7_LSB_POS]));
 8001e4a:	7ffb      	ldrb	r3, [r7, #31]
 8001e4c:	021b      	lsls	r3, r3, #8
 8001e4e:	b21a      	sxth	r2, r3
 8001e50:	7fbb      	ldrb	r3, [r7, #30]
 8001e52:	b21b      	sxth	r3, r3
 8001e54:	4313      	orrs	r3, r2
 8001e56:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p7 =
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	845a      	strh	r2, [r3, #34]	; 0x22
            dev->calib_param.dig_p8 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P8_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P8_LSB_POS]));
 8001e5c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001e60:	021b      	lsls	r3, r3, #8
 8001e62:	b21a      	sxth	r2, r3
 8001e64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001e68:	b21b      	sxth	r3, r3
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p8 =
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	849a      	strh	r2, [r3, #36]	; 0x24
            dev->calib_param.dig_p9 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P9_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P9_LSB_POS]));
 8001e72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001e76:	021b      	lsls	r3, r3, #8
 8001e78:	b21a      	sxth	r2, r3
 8001e7a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001e7e:	b21b      	sxth	r3, r3
 8001e80:	4313      	orrs	r3, r2
 8001e82:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p9 =
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	84da      	strh	r2, [r3, #38]	; 0x26
        }
    }

    return rslt;
 8001e88:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3728      	adds	r7, #40	; 0x28
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp280_config *conf, struct bmp280_dev *dev)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
 8001ea0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP280_CTRL_MEAS_ADDR, BMP280_CONFIG_ADDR };
 8001ea6:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 8001eaa:	823b      	strh	r3, [r7, #16]

    rslt = null_ptr_check(dev);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff ff07 	bl	8001cc0 <null_ptr_check>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMP280_OK) && (conf != NULL))
 8001eb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f040 8095 	bne.w	8001fea <conf_sensor+0x156>
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f000 8091 	beq.w	8001fea <conf_sensor+0x156>
    {
        rslt = bmp280_get_regs(BMP280_CTRL_MEAS_ADDR, temp, 2, dev);
 8001ec8:	f107 0114 	add.w	r1, r7, #20
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2202      	movs	r2, #2
 8001ed0:	20f4      	movs	r0, #244	; 0xf4
 8001ed2:	f7ff fa59 	bl	8001388 <bmp280_get_regs>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 8001eda:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f040 8086 	bne.w	8001ff0 <conf_sensor+0x15c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp280_soft_reset(dev);
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f7ff faf4 	bl	80014d2 <bmp280_soft_reset>
 8001eea:	4603      	mov	r3, r0
 8001eec:	75fb      	strb	r3, [r7, #23]
            if (rslt == BMP280_OK)
 8001eee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d17c      	bne.n	8001ff0 <conf_sensor+0x15c>
            {
                temp[0] = BMP280_SET_BITS(temp[0], BMP280_OS_TEMP, conf->os_temp);
 8001ef6:	7d3b      	ldrb	r3, [r7, #20]
 8001ef8:	b25b      	sxtb	r3, r3
 8001efa:	f003 031f 	and.w	r3, r3, #31
 8001efe:	b25a      	sxtb	r2, r3
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	015b      	lsls	r3, r3, #5
 8001f06:	b25b      	sxtb	r3, r3
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	b25b      	sxtb	r3, r3
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	753b      	strb	r3, [r7, #20]
                temp[0] = BMP280_SET_BITS(temp[0], BMP280_OS_PRES, conf->os_pres);
 8001f10:	7d3b      	ldrb	r3, [r7, #20]
 8001f12:	b25b      	sxtb	r3, r3
 8001f14:	f023 031c 	bic.w	r3, r3, #28
 8001f18:	b25a      	sxtb	r2, r3
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	785b      	ldrb	r3, [r3, #1]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	b25b      	sxtb	r3, r3
 8001f22:	f003 031c 	and.w	r3, r3, #28
 8001f26:	b25b      	sxtb	r3, r3
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	b25b      	sxtb	r3, r3
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	753b      	strb	r3, [r7, #20]
                temp[1] = BMP280_SET_BITS(temp[1], BMP280_STANDBY_DURN, conf->odr);
 8001f30:	7d7b      	ldrb	r3, [r7, #21]
 8001f32:	b25b      	sxtb	r3, r3
 8001f34:	f003 031f 	and.w	r3, r3, #31
 8001f38:	b25a      	sxtb	r2, r3
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	789b      	ldrb	r3, [r3, #2]
 8001f3e:	015b      	lsls	r3, r3, #5
 8001f40:	b25b      	sxtb	r3, r3
 8001f42:	4313      	orrs	r3, r2
 8001f44:	b25b      	sxtb	r3, r3
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP280_SET_BITS(temp[1], BMP280_FILTER, conf->filter);
 8001f4a:	7d7b      	ldrb	r3, [r7, #21]
 8001f4c:	b25b      	sxtb	r3, r3
 8001f4e:	f023 031c 	bic.w	r3, r3, #28
 8001f52:	b25a      	sxtb	r2, r3
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	78db      	ldrb	r3, [r3, #3]
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	b25b      	sxtb	r3, r3
 8001f5c:	f003 031c 	and.w	r3, r3, #28
 8001f60:	b25b      	sxtb	r3, r3
 8001f62:	4313      	orrs	r3, r2
 8001f64:	b25b      	sxtb	r3, r3
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP280_SET_BITS_POS_0(temp[1], BMP280_SPI3_ENABLE, conf->spi3w_en);
 8001f6a:	7d7b      	ldrb	r3, [r7, #21]
 8001f6c:	b25b      	sxtb	r3, r3
 8001f6e:	f023 0301 	bic.w	r3, r3, #1
 8001f72:	b25a      	sxtb	r2, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	791b      	ldrb	r3, [r3, #4]
 8001f78:	b25b      	sxtb	r3, r3
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	b25b      	sxtb	r3, r3
 8001f80:	4313      	orrs	r3, r2
 8001f82:	b25b      	sxtb	r3, r3
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	757b      	strb	r3, [r7, #21]
                rslt = bmp280_set_regs(reg_addr, temp, 2, dev);
 8001f88:	f107 0114 	add.w	r1, r7, #20
 8001f8c:	f107 0010 	add.w	r0, r7, #16
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2202      	movs	r2, #2
 8001f94:	f7ff fa2f 	bl	80013f6 <bmp280_set_regs>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	75fb      	strb	r3, [r7, #23]
                if (rslt == BMP280_OK)
 8001f9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d125      	bne.n	8001ff0 <conf_sensor+0x15c>
                {
                    dev->conf = *conf;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	332c      	adds	r3, #44	; 0x2c
 8001faa:	6810      	ldr	r0, [r2, #0]
 8001fac:	6018      	str	r0, [r3, #0]
 8001fae:	7912      	ldrb	r2, [r2, #4]
 8001fb0:	711a      	strb	r2, [r3, #4]
                    if (mode != BMP280_SLEEP_MODE)
 8001fb2:	7bfb      	ldrb	r3, [r7, #15]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d01b      	beq.n	8001ff0 <conf_sensor+0x15c>
                    {
                        /* Write only the power mode register in a separate write */
                        temp[0] = BMP280_SET_BITS_POS_0(temp[0], BMP280_POWER_MODE, mode);
 8001fb8:	7d3b      	ldrb	r3, [r7, #20]
 8001fba:	b25b      	sxtb	r3, r3
 8001fbc:	f023 0303 	bic.w	r3, r3, #3
 8001fc0:	b25a      	sxtb	r2, r3
 8001fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fc6:	f003 0303 	and.w	r3, r3, #3
 8001fca:	b25b      	sxtb	r3, r3
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	b25b      	sxtb	r3, r3
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	753b      	strb	r3, [r7, #20]
                        rslt = bmp280_set_regs(reg_addr, temp, 1, dev);
 8001fd4:	f107 0114 	add.w	r1, r7, #20
 8001fd8:	f107 0010 	add.w	r0, r7, #16
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f7ff fa09 	bl	80013f6 <bmp280_set_regs>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 8001fe8:	e002      	b.n	8001ff0 <conf_sensor+0x15c>
            }
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8001fea:	23ff      	movs	r3, #255	; 0xff
 8001fec:	75fb      	strb	r3, [r7, #23]
 8001fee:	e000      	b.n	8001ff2 <conf_sensor+0x15e>
        if (rslt == BMP280_OK)
 8001ff0:	bf00      	nop
    }

    return rslt;
 8001ff2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3718      	adds	r7, #24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <st_check_boundaries>:

/*!
 * @This internal API checks whether the uncompensated temperature and pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 800200a:	2300      	movs	r3, #0
 800200c:	73fb      	strb	r3, [r7, #15]

    /* check UT and UP for valid range */
    if ((utemperature <= BMP280_ST_ADC_T_MIN || utemperature >= BMP280_ST_ADC_T_MAX) &&
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	dd03      	ble.n	800201c <st_check_boundaries+0x1c>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a15      	ldr	r2, [pc, #84]	; (800206c <st_check_boundaries+0x6c>)
 8002018:	4293      	cmp	r3, r2
 800201a:	dd09      	ble.n	8002030 <st_check_boundaries+0x30>
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	dd03      	ble.n	800202a <st_check_boundaries+0x2a>
        (upressure <= BMP280_ST_ADC_P_MIN || upressure >= BMP280_ST_ADC_P_MAX))
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	4a11      	ldr	r2, [pc, #68]	; (800206c <st_check_boundaries+0x6c>)
 8002026:	4293      	cmp	r3, r2
 8002028:	dd02      	ble.n	8002030 <st_check_boundaries+0x30>
    {
        rslt = BMP280_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 800202a:	23f4      	movs	r3, #244	; 0xf4
 800202c:	73fb      	strb	r3, [r7, #15]
 800202e:	e015      	b.n	800205c <st_check_boundaries+0x5c>
    }
    else if (utemperature <= BMP280_ST_ADC_T_MIN || utemperature >= BMP280_ST_ADC_T_MAX)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	dd03      	ble.n	800203e <st_check_boundaries+0x3e>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a0c      	ldr	r2, [pc, #48]	; (800206c <st_check_boundaries+0x6c>)
 800203a:	4293      	cmp	r3, r2
 800203c:	dd02      	ble.n	8002044 <st_check_boundaries+0x44>
    {
        rslt = BMP280_E_UNCOMP_TEMP_RANGE;
 800203e:	23f6      	movs	r3, #246	; 0xf6
 8002040:	73fb      	strb	r3, [r7, #15]
 8002042:	e00b      	b.n	800205c <st_check_boundaries+0x5c>
    }
    else if (upressure <= BMP280_ST_ADC_P_MIN || upressure >= BMP280_ST_ADC_P_MAX)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	2b00      	cmp	r3, #0
 8002048:	dd03      	ble.n	8002052 <st_check_boundaries+0x52>
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	4a07      	ldr	r2, [pc, #28]	; (800206c <st_check_boundaries+0x6c>)
 800204e:	4293      	cmp	r3, r2
 8002050:	dd02      	ble.n	8002058 <st_check_boundaries+0x58>
    {
        rslt = BMP280_E_UNCOMP_PRES_RANGE;
 8002052:	23f5      	movs	r3, #245	; 0xf5
 8002054:	73fb      	strb	r3, [r7, #15]
 8002056:	e001      	b.n	800205c <st_check_boundaries+0x5c>
    }
    else
    {
        rslt = BMP280_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800205c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	000fffef 	.word	0x000fffef

08002070 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002074:	4b1b      	ldr	r3, [pc, #108]	; (80020e4 <MX_I2C1_Init+0x74>)
 8002076:	4a1c      	ldr	r2, [pc, #112]	; (80020e8 <MX_I2C1_Init+0x78>)
 8002078:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 800207a:	4b1a      	ldr	r3, [pc, #104]	; (80020e4 <MX_I2C1_Init+0x74>)
 800207c:	4a1b      	ldr	r2, [pc, #108]	; (80020ec <MX_I2C1_Init+0x7c>)
 800207e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002080:	4b18      	ldr	r3, [pc, #96]	; (80020e4 <MX_I2C1_Init+0x74>)
 8002082:	2200      	movs	r2, #0
 8002084:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002086:	4b17      	ldr	r3, [pc, #92]	; (80020e4 <MX_I2C1_Init+0x74>)
 8002088:	2201      	movs	r2, #1
 800208a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800208c:	4b15      	ldr	r3, [pc, #84]	; (80020e4 <MX_I2C1_Init+0x74>)
 800208e:	2200      	movs	r2, #0
 8002090:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002092:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <MX_I2C1_Init+0x74>)
 8002094:	2200      	movs	r2, #0
 8002096:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002098:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <MX_I2C1_Init+0x74>)
 800209a:	2200      	movs	r2, #0
 800209c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800209e:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <MX_I2C1_Init+0x74>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020a4:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <MX_I2C1_Init+0x74>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020aa:	480e      	ldr	r0, [pc, #56]	; (80020e4 <MX_I2C1_Init+0x74>)
 80020ac:	f002 f98c 	bl	80043c8 <HAL_I2C_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80020b6:	f000 fc0f 	bl	80028d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020ba:	2100      	movs	r1, #0
 80020bc:	4809      	ldr	r0, [pc, #36]	; (80020e4 <MX_I2C1_Init+0x74>)
 80020be:	f002 fee7 	bl	8004e90 <HAL_I2CEx_ConfigAnalogFilter>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80020c8:	f000 fc06 	bl	80028d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80020cc:	2100      	movs	r1, #0
 80020ce:	4805      	ldr	r0, [pc, #20]	; (80020e4 <MX_I2C1_Init+0x74>)
 80020d0:	f002 ff29 	bl	8004f26 <HAL_I2CEx_ConfigDigitalFilter>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80020da:	f000 fbfd 	bl	80028d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200001fc 	.word	0x200001fc
 80020e8:	40005400 	.word	0x40005400
 80020ec:	10909cec 	.word	0x10909cec

080020f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b090      	sub	sp, #64	; 0x40
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020f6:	f001 fd75 	bl	8003be4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020fa:	f000 f8e1 	bl	80022c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020fe:	f000 f9eb 	bl	80024d8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002102:	f7ff ffb5 	bl	8002070 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002106:	f000 f92f 	bl	8002368 <MX_I2C2_Init>
  MX_I2C3_Init();
 800210a:	f000 f96d 	bl	80023e8 <MX_I2C3_Init>
  MX_LCD_Init();
 800210e:	f000 f9ab 	bl	8002468 <MX_LCD_Init>
  MX_USART2_UART_Init();
 8002112:	f001 fcf9 	bl	8003b08 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8002116:	f000 fbe5 	bl	80028e4 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_Clear();
 800211a:	f000 fc41 	bl	80029a0 <BSP_LCD_GLASS_Clear>
  //printf("TSL2591_Light_Sensor Code\r\n");
  	DEV_ModuleInit();
 800211e:	f7fe ff59 	bl	8000fd4 <DEV_ModuleInit>

  	TSL2591_Init();
 8002122:	f7ff f837 	bl	8001194 <TSL2591_Init>
  BMP280_init();
 8002126:	f000 faa1 	bl	800266c <BMP280_init>
  int8_t test;
  double pres, temp;
  char buf[7] ="";
 800212a:	2300      	movs	r3, #0
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	2100      	movs	r1, #0
 8002134:	460a      	mov	r2, r1
 8002136:	801a      	strh	r2, [r3, #0]
 8002138:	460a      	mov	r2, r1
 800213a:	709a      	strb	r2, [r3, #2]
  char celsius[5] = " C";
 800213c:	f244 3320 	movw	r3, #17184	; 0x4320
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	2300      	movs	r3, #0
 8002144:	733b      	strb	r3, [r7, #12]
  char hpa[3] = "hPa";
 8002146:	4a58      	ldr	r2, [pc, #352]	; (80022a8 <main+0x1b8>)
 8002148:	1d3b      	adds	r3, r7, #4
 800214a:	6812      	ldr	r2, [r2, #0]
 800214c:	4611      	mov	r1, r2
 800214e:	8019      	strh	r1, [r3, #0]
 8002150:	3302      	adds	r3, #2
 8002152:	0c12      	lsrs	r2, r2, #16
 8002154:	701a      	strb	r2, [r3, #0]
  char lux[3] = " lx";
 8002156:	4a55      	ldr	r2, [pc, #340]	; (80022ac <main+0x1bc>)
 8002158:	463b      	mov	r3, r7
 800215a:	6812      	ldr	r2, [r2, #0]
 800215c:	4611      	mov	r1, r2
 800215e:	8019      	strh	r1, [r3, #0]
 8002160:	3302      	adds	r3, #2
 8002162:	0c12      	lsrs	r2, r2, #16
 8002164:	701a      	strb	r2, [r3, #0]
  int i = 1;
 8002166:	2301      	movs	r3, #1
 8002168:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  BMP280_read();
 800216a:	f000 fae1 	bl	8002730 <BMP280_read>
	  printf("Natezenie swiatla = %d lx \r\n",TSL2591_Read_Lux());
 800216e:	f7ff f827 	bl	80011c0 <TSL2591_Read_Lux>
 8002172:	4603      	mov	r3, r0
 8002174:	4619      	mov	r1, r3
 8002176:	484e      	ldr	r0, [pc, #312]	; (80022b0 <main+0x1c0>)
 8002178:	f006 f9bc 	bl	80084f4 <iprintf>
	  //TSL2591_SET_LuxInterrupt(50,200);
	  test = bmp280_get_uncomp_data(&ucomp_data, &bmp);
 800217c:	494d      	ldr	r1, [pc, #308]	; (80022b4 <main+0x1c4>)
 800217e:	484e      	ldr	r0, [pc, #312]	; (80022b8 <main+0x1c8>)
 8002180:	f7ff fab0 	bl	80016e4 <bmp280_get_uncomp_data>
 8002184:	4603      	mov	r3, r0
 8002186:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	  test = bmp280_get_comp_pres_double(&pres, ucomp_data.uncomp_press, &bmp);
 800218a:	4b4b      	ldr	r3, [pc, #300]	; (80022b8 <main+0x1c8>)
 800218c:	6859      	ldr	r1, [r3, #4]
 800218e:	f107 0320 	add.w	r3, r7, #32
 8002192:	4a48      	ldr	r2, [pc, #288]	; (80022b4 <main+0x1c4>)
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff fbcb 	bl	8001930 <bmp280_get_comp_pres_double>
 800219a:	4603      	mov	r3, r0
 800219c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	  test = bmp280_get_comp_temp_double(&temp, ucomp_data.uncomp_temp, &bmp);
 80021a0:	4b45      	ldr	r3, [pc, #276]	; (80022b8 <main+0x1c8>)
 80021a2:	6819      	ldr	r1, [r3, #0]
 80021a4:	f107 0318 	add.w	r3, r7, #24
 80021a8:	4a42      	ldr	r2, [pc, #264]	; (80022b4 <main+0x1c4>)
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff fae8 	bl	8001780 <bmp280_get_comp_temp_double>
 80021b0:	4603      	mov	r3, r0
 80021b2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	  //printf("%.2f, %.2f, %d\r\n", temp, pres, TSL2591_Read_Lux() );
	  int n = TSL2591_Read_Lux();
 80021b6:	f7ff f803 	bl	80011c0 <TSL2591_Read_Lux>
 80021ba:	6378      	str	r0, [r7, #52]	; 0x34
	  int p = ((int)pres)/100;
 80021bc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021c0:	4610      	mov	r0, r2
 80021c2:	4619      	mov	r1, r3
 80021c4:	f7fe fcc8 	bl	8000b58 <__aeabi_d2iz>
 80021c8:	4603      	mov	r3, r0
 80021ca:	4a3c      	ldr	r2, [pc, #240]	; (80022bc <main+0x1cc>)
 80021cc:	fb82 1203 	smull	r1, r2, r2, r3
 80021d0:	1152      	asrs	r2, r2, #5
 80021d2:	17db      	asrs	r3, r3, #31
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	633b      	str	r3, [r7, #48]	; 0x30
	  int t = (int)temp;
 80021d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	f7fe fcba 	bl	8000b58 <__aeabi_d2iz>
 80021e4:	4603      	mov	r3, r0
 80021e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if(i<=5){
 80021e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021ea:	2b05      	cmp	r3, #5
 80021ec:	dc17      	bgt.n	800221e <main+0x12e>
		  itoa(t,buf,10);
 80021ee:	f107 0310 	add.w	r3, r7, #16
 80021f2:	220a      	movs	r2, #10
 80021f4:	4619      	mov	r1, r3
 80021f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80021f8:	f005 fd08 	bl	8007c0c <itoa>
		  strcat(buf,celsius);
 80021fc:	f107 0208 	add.w	r2, r7, #8
 8002200:	f107 0310 	add.w	r3, r7, #16
 8002204:	4611      	mov	r1, r2
 8002206:	4618      	mov	r0, r3
 8002208:	f006 fa02 	bl	8008610 <strcat>
		  BSP_LCD_GLASS_DisplayString((uint8_t*)buf);
 800220c:	f107 0310 	add.w	r3, r7, #16
 8002210:	4618      	mov	r0, r3
 8002212:	f000 fba1 	bl	8002958 <BSP_LCD_GLASS_DisplayString>
		  i++;
 8002216:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002218:	3301      	adds	r3, #1
 800221a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800221c:	e03d      	b.n	800229a <main+0x1aa>
	  } else if(i>=6 && i<=10){
 800221e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002220:	2b05      	cmp	r3, #5
 8002222:	dd19      	ble.n	8002258 <main+0x168>
 8002224:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002226:	2b0a      	cmp	r3, #10
 8002228:	dc16      	bgt.n	8002258 <main+0x168>
		  itoa(p,buf,10);
 800222a:	f107 0310 	add.w	r3, r7, #16
 800222e:	220a      	movs	r2, #10
 8002230:	4619      	mov	r1, r3
 8002232:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002234:	f005 fcea 	bl	8007c0c <itoa>
		  strcat(buf,hpa);
 8002238:	1d3a      	adds	r2, r7, #4
 800223a:	f107 0310 	add.w	r3, r7, #16
 800223e:	4611      	mov	r1, r2
 8002240:	4618      	mov	r0, r3
 8002242:	f006 f9e5 	bl	8008610 <strcat>
		  BSP_LCD_GLASS_DisplayString((uint8_t*)buf);
 8002246:	f107 0310 	add.w	r3, r7, #16
 800224a:	4618      	mov	r0, r3
 800224c:	f000 fb84 	bl	8002958 <BSP_LCD_GLASS_DisplayString>
		  //BSP_LCD_GLASS_ScrollSentence((uint8_t*)buf, 1, SCROLL_SPEED_MEDIUM);
		  i++;
 8002250:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002252:	3301      	adds	r3, #1
 8002254:	63fb      	str	r3, [r7, #60]	; 0x3c
	  } else if(i>=6 && i<=10){
 8002256:	e020      	b.n	800229a <main+0x1aa>
	  } else if(i>=11 && i<=15){
 8002258:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800225a:	2b0a      	cmp	r3, #10
 800225c:	dd1d      	ble.n	800229a <main+0x1aa>
 800225e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002260:	2b0f      	cmp	r3, #15
 8002262:	dc1a      	bgt.n	800229a <main+0x1aa>
		  itoa(n,buf,10);
 8002264:	f107 0310 	add.w	r3, r7, #16
 8002268:	220a      	movs	r2, #10
 800226a:	4619      	mov	r1, r3
 800226c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800226e:	f005 fccd 	bl	8007c0c <itoa>
		  strcat(buf,lux);
 8002272:	463a      	mov	r2, r7
 8002274:	f107 0310 	add.w	r3, r7, #16
 8002278:	4611      	mov	r1, r2
 800227a:	4618      	mov	r0, r3
 800227c:	f006 f9c8 	bl	8008610 <strcat>
		  BSP_LCD_GLASS_DisplayString((uint8_t*)buf);
 8002280:	f107 0310 	add.w	r3, r7, #16
 8002284:	4618      	mov	r0, r3
 8002286:	f000 fb67 	bl	8002958 <BSP_LCD_GLASS_DisplayString>
		  i++;
 800228a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800228c:	3301      	adds	r3, #1
 800228e:	63fb      	str	r3, [r7, #60]	; 0x3c
		  if(i==16){
 8002290:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002292:	2b10      	cmp	r3, #16
 8002294:	d101      	bne.n	800229a <main+0x1aa>
			  i = 1;
 8002296:	2301      	movs	r3, #1
 8002298:	63fb      	str	r3, [r7, #60]	; 0x3c
		  }
	  }
	  HAL_Delay(1000);
 800229a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800229e:	f001 fd1d 	bl	8003cdc <HAL_Delay>
	  BSP_LCD_GLASS_Clear();
 80022a2:	f000 fb7d 	bl	80029a0 <BSP_LCD_GLASS_Clear>
  {
 80022a6:	e760      	b.n	800216a <main+0x7a>
 80022a8:	0800a898 	.word	0x0800a898
 80022ac:	0800a89c 	.word	0x0800a89c
 80022b0:	0800a878 	.word	0x0800a878
 80022b4:	20000334 	.word	0x20000334
 80022b8:	20000368 	.word	0x20000368
 80022bc:	51eb851f 	.word	0x51eb851f

080022c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b096      	sub	sp, #88	; 0x58
 80022c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022c6:	f107 0314 	add.w	r3, r7, #20
 80022ca:	2244      	movs	r2, #68	; 0x44
 80022cc:	2100      	movs	r1, #0
 80022ce:	4618      	mov	r0, r3
 80022d0:	f005 fc9e 	bl	8007c10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022d4:	463b      	mov	r3, r7
 80022d6:	2200      	movs	r2, #0
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	605a      	str	r2, [r3, #4]
 80022dc:	609a      	str	r2, [r3, #8]
 80022de:	60da      	str	r2, [r3, #12]
 80022e0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80022e2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80022e6:	f003 f845 	bl	8005374 <HAL_PWREx_ControlVoltageScaling>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80022f0:	f000 faf2 	bl	80028d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80022f4:	230a      	movs	r3, #10
 80022f6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022fc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022fe:	2310      	movs	r3, #16
 8002300:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002302:	2301      	movs	r3, #1
 8002304:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002306:	2302      	movs	r3, #2
 8002308:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800230a:	2302      	movs	r3, #2
 800230c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800230e:	2301      	movs	r3, #1
 8002310:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8002312:	230a      	movs	r3, #10
 8002314:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002316:	2307      	movs	r3, #7
 8002318:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800231a:	2304      	movs	r3, #4
 800231c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800231e:	2302      	movs	r3, #2
 8002320:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002322:	f107 0314 	add.w	r3, r7, #20
 8002326:	4618      	mov	r0, r3
 8002328:	f003 f87a 	bl	8005420 <HAL_RCC_OscConfig>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8002332:	f000 fad1 	bl	80028d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002336:	230f      	movs	r3, #15
 8002338:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800233a:	2303      	movs	r3, #3
 800233c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800233e:	2300      	movs	r3, #0
 8002340:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002342:	2300      	movs	r3, #0
 8002344:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002346:	2300      	movs	r3, #0
 8002348:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800234a:	463b      	mov	r3, r7
 800234c:	2104      	movs	r1, #4
 800234e:	4618      	mov	r0, r3
 8002350:	f003 fc42 	bl	8005bd8 <HAL_RCC_ClockConfig>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800235a:	f000 fabd 	bl	80028d8 <Error_Handler>
  }
}
 800235e:	bf00      	nop
 8002360:	3758      	adds	r7, #88	; 0x58
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800236c:	4b1b      	ldr	r3, [pc, #108]	; (80023dc <MX_I2C2_Init+0x74>)
 800236e:	4a1c      	ldr	r2, [pc, #112]	; (80023e0 <MX_I2C2_Init+0x78>)
 8002370:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8002372:	4b1a      	ldr	r3, [pc, #104]	; (80023dc <MX_I2C2_Init+0x74>)
 8002374:	4a1b      	ldr	r2, [pc, #108]	; (80023e4 <MX_I2C2_Init+0x7c>)
 8002376:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002378:	4b18      	ldr	r3, [pc, #96]	; (80023dc <MX_I2C2_Init+0x74>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800237e:	4b17      	ldr	r3, [pc, #92]	; (80023dc <MX_I2C2_Init+0x74>)
 8002380:	2201      	movs	r2, #1
 8002382:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002384:	4b15      	ldr	r3, [pc, #84]	; (80023dc <MX_I2C2_Init+0x74>)
 8002386:	2200      	movs	r2, #0
 8002388:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800238a:	4b14      	ldr	r3, [pc, #80]	; (80023dc <MX_I2C2_Init+0x74>)
 800238c:	2200      	movs	r2, #0
 800238e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002390:	4b12      	ldr	r3, [pc, #72]	; (80023dc <MX_I2C2_Init+0x74>)
 8002392:	2200      	movs	r2, #0
 8002394:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002396:	4b11      	ldr	r3, [pc, #68]	; (80023dc <MX_I2C2_Init+0x74>)
 8002398:	2200      	movs	r2, #0
 800239a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800239c:	4b0f      	ldr	r3, [pc, #60]	; (80023dc <MX_I2C2_Init+0x74>)
 800239e:	2200      	movs	r2, #0
 80023a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80023a2:	480e      	ldr	r0, [pc, #56]	; (80023dc <MX_I2C2_Init+0x74>)
 80023a4:	f002 f810 	bl	80043c8 <HAL_I2C_Init>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80023ae:	f000 fa93 	bl	80028d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80023b2:	2100      	movs	r1, #0
 80023b4:	4809      	ldr	r0, [pc, #36]	; (80023dc <MX_I2C2_Init+0x74>)
 80023b6:	f002 fd6b 	bl	8004e90 <HAL_I2CEx_ConfigAnalogFilter>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80023c0:	f000 fa8a 	bl	80028d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80023c4:	2100      	movs	r1, #0
 80023c6:	4805      	ldr	r0, [pc, #20]	; (80023dc <MX_I2C2_Init+0x74>)
 80023c8:	f002 fdad 	bl	8004f26 <HAL_I2CEx_ConfigDigitalFilter>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80023d2:	f000 fa81 	bl	80028d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	20000250 	.word	0x20000250
 80023e0:	40005800 	.word	0x40005800
 80023e4:	10909cec 	.word	0x10909cec

080023e8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80023ec:	4b1b      	ldr	r3, [pc, #108]	; (800245c <MX_I2C3_Init+0x74>)
 80023ee:	4a1c      	ldr	r2, [pc, #112]	; (8002460 <MX_I2C3_Init+0x78>)
 80023f0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10909CEC;
 80023f2:	4b1a      	ldr	r3, [pc, #104]	; (800245c <MX_I2C3_Init+0x74>)
 80023f4:	4a1b      	ldr	r2, [pc, #108]	; (8002464 <MX_I2C3_Init+0x7c>)
 80023f6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80023f8:	4b18      	ldr	r3, [pc, #96]	; (800245c <MX_I2C3_Init+0x74>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023fe:	4b17      	ldr	r3, [pc, #92]	; (800245c <MX_I2C3_Init+0x74>)
 8002400:	2201      	movs	r2, #1
 8002402:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002404:	4b15      	ldr	r3, [pc, #84]	; (800245c <MX_I2C3_Init+0x74>)
 8002406:	2200      	movs	r2, #0
 8002408:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800240a:	4b14      	ldr	r3, [pc, #80]	; (800245c <MX_I2C3_Init+0x74>)
 800240c:	2200      	movs	r2, #0
 800240e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002410:	4b12      	ldr	r3, [pc, #72]	; (800245c <MX_I2C3_Init+0x74>)
 8002412:	2200      	movs	r2, #0
 8002414:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002416:	4b11      	ldr	r3, [pc, #68]	; (800245c <MX_I2C3_Init+0x74>)
 8002418:	2200      	movs	r2, #0
 800241a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800241c:	4b0f      	ldr	r3, [pc, #60]	; (800245c <MX_I2C3_Init+0x74>)
 800241e:	2200      	movs	r2, #0
 8002420:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002422:	480e      	ldr	r0, [pc, #56]	; (800245c <MX_I2C3_Init+0x74>)
 8002424:	f001 ffd0 	bl	80043c8 <HAL_I2C_Init>
 8002428:	4603      	mov	r3, r0
 800242a:	2b00      	cmp	r3, #0
 800242c:	d001      	beq.n	8002432 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800242e:	f000 fa53 	bl	80028d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002432:	2100      	movs	r1, #0
 8002434:	4809      	ldr	r0, [pc, #36]	; (800245c <MX_I2C3_Init+0x74>)
 8002436:	f002 fd2b 	bl	8004e90 <HAL_I2CEx_ConfigAnalogFilter>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002440:	f000 fa4a 	bl	80028d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8002444:	2100      	movs	r1, #0
 8002446:	4805      	ldr	r0, [pc, #20]	; (800245c <MX_I2C3_Init+0x74>)
 8002448:	f002 fd6d 	bl	8004f26 <HAL_I2CEx_ConfigDigitalFilter>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8002452:	f000 fa41 	bl	80028d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	200002a4 	.word	0x200002a4
 8002460:	40005c00 	.word	0x40005c00
 8002464:	10909cec 	.word	0x10909cec

08002468 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 800246c:	4b18      	ldr	r3, [pc, #96]	; (80024d0 <MX_LCD_Init+0x68>)
 800246e:	4a19      	ldr	r2, [pc, #100]	; (80024d4 <MX_LCD_Init+0x6c>)
 8002470:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8002472:	4b17      	ldr	r3, [pc, #92]	; (80024d0 <MX_LCD_Init+0x68>)
 8002474:	2200      	movs	r2, #0
 8002476:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8002478:	4b15      	ldr	r3, [pc, #84]	; (80024d0 <MX_LCD_Init+0x68>)
 800247a:	2200      	movs	r2, #0
 800247c:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 800247e:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <MX_LCD_Init+0x68>)
 8002480:	220c      	movs	r2, #12
 8002482:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8002484:	4b12      	ldr	r3, [pc, #72]	; (80024d0 <MX_LCD_Init+0x68>)
 8002486:	2200      	movs	r2, #0
 8002488:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800248a:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <MX_LCD_Init+0x68>)
 800248c:	2200      	movs	r2, #0
 800248e:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8002490:	4b0f      	ldr	r3, [pc, #60]	; (80024d0 <MX_LCD_Init+0x68>)
 8002492:	2200      	movs	r2, #0
 8002494:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8002496:	4b0e      	ldr	r3, [pc, #56]	; (80024d0 <MX_LCD_Init+0x68>)
 8002498:	2200      	movs	r2, #0
 800249a:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 800249c:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <MX_LCD_Init+0x68>)
 800249e:	2200      	movs	r2, #0
 80024a0:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80024a2:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <MX_LCD_Init+0x68>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80024a8:	4b09      	ldr	r3, [pc, #36]	; (80024d0 <MX_LCD_Init+0x68>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80024ae:	4b08      	ldr	r3, [pc, #32]	; (80024d0 <MX_LCD_Init+0x68>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80024b4:	4b06      	ldr	r3, [pc, #24]	; (80024d0 <MX_LCD_Init+0x68>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80024ba:	4805      	ldr	r0, [pc, #20]	; (80024d0 <MX_LCD_Init+0x68>)
 80024bc:	f002 fd80 	bl	8004fc0 <HAL_LCD_Init>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80024c6:	f000 fa07 	bl	80028d8 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	200002f8 	.word	0x200002f8
 80024d4:	40002400 	.word	0x40002400

080024d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b08c      	sub	sp, #48	; 0x30
 80024dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024de:	f107 031c 	add.w	r3, r7, #28
 80024e2:	2200      	movs	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	605a      	str	r2, [r3, #4]
 80024e8:	609a      	str	r2, [r3, #8]
 80024ea:	60da      	str	r2, [r3, #12]
 80024ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ee:	4b5b      	ldr	r3, [pc, #364]	; (800265c <MX_GPIO_Init+0x184>)
 80024f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f2:	4a5a      	ldr	r2, [pc, #360]	; (800265c <MX_GPIO_Init+0x184>)
 80024f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024fa:	4b58      	ldr	r3, [pc, #352]	; (800265c <MX_GPIO_Init+0x184>)
 80024fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002502:	61bb      	str	r3, [r7, #24]
 8002504:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002506:	4b55      	ldr	r3, [pc, #340]	; (800265c <MX_GPIO_Init+0x184>)
 8002508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800250a:	4a54      	ldr	r2, [pc, #336]	; (800265c <MX_GPIO_Init+0x184>)
 800250c:	f043 0304 	orr.w	r3, r3, #4
 8002510:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002512:	4b52      	ldr	r3, [pc, #328]	; (800265c <MX_GPIO_Init+0x184>)
 8002514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002516:	f003 0304 	and.w	r3, r3, #4
 800251a:	617b      	str	r3, [r7, #20]
 800251c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800251e:	4b4f      	ldr	r3, [pc, #316]	; (800265c <MX_GPIO_Init+0x184>)
 8002520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002522:	4a4e      	ldr	r2, [pc, #312]	; (800265c <MX_GPIO_Init+0x184>)
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	64d3      	str	r3, [r2, #76]	; 0x4c
 800252a:	4b4c      	ldr	r3, [pc, #304]	; (800265c <MX_GPIO_Init+0x184>)
 800252c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	613b      	str	r3, [r7, #16]
 8002534:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002536:	4b49      	ldr	r3, [pc, #292]	; (800265c <MX_GPIO_Init+0x184>)
 8002538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800253a:	4a48      	ldr	r2, [pc, #288]	; (800265c <MX_GPIO_Init+0x184>)
 800253c:	f043 0302 	orr.w	r3, r3, #2
 8002540:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002542:	4b46      	ldr	r3, [pc, #280]	; (800265c <MX_GPIO_Init+0x184>)
 8002544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800254e:	4b43      	ldr	r3, [pc, #268]	; (800265c <MX_GPIO_Init+0x184>)
 8002550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002552:	4a42      	ldr	r2, [pc, #264]	; (800265c <MX_GPIO_Init+0x184>)
 8002554:	f043 0310 	orr.w	r3, r3, #16
 8002558:	64d3      	str	r3, [r2, #76]	; 0x4c
 800255a:	4b40      	ldr	r3, [pc, #256]	; (800265c <MX_GPIO_Init+0x184>)
 800255c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255e:	f003 0310 	and.w	r3, r3, #16
 8002562:	60bb      	str	r3, [r7, #8]
 8002564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002566:	4b3d      	ldr	r3, [pc, #244]	; (800265c <MX_GPIO_Init+0x184>)
 8002568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800256a:	4a3c      	ldr	r2, [pc, #240]	; (800265c <MX_GPIO_Init+0x184>)
 800256c:	f043 0308 	orr.w	r3, r3, #8
 8002570:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002572:	4b3a      	ldr	r3, [pc, #232]	; (800265c <MX_GPIO_Init+0x184>)
 8002574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	607b      	str	r3, [r7, #4]
 800257c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 800257e:	2200      	movs	r2, #0
 8002580:	2104      	movs	r1, #4
 8002582:	4837      	ldr	r0, [pc, #220]	; (8002660 <MX_GPIO_Init+0x188>)
 8002584:	f001 ff08 	bl	8004398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 8002588:	2200      	movs	r2, #0
 800258a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800258e:	4835      	ldr	r0, [pc, #212]	; (8002664 <MX_GPIO_Init+0x18c>)
 8002590:	f001 ff02 	bl	8004398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002594:	2201      	movs	r2, #1
 8002596:	f44f 7100 	mov.w	r1, #512	; 0x200
 800259a:	4833      	ldr	r0, [pc, #204]	; (8002668 <MX_GPIO_Init+0x190>)
 800259c:	f001 fefc 	bl	8004398 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOY_CENTER_Pin JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin
                           JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin
 80025a0:	232f      	movs	r3, #47	; 0x2f
 80025a2:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025a4:	2300      	movs	r3, #0
 80025a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80025a8:	2302      	movs	r3, #2
 80025aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ac:	f107 031c 	add.w	r3, r7, #28
 80025b0:	4619      	mov	r1, r3
 80025b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025b6:	f001 fd45 	bl	8004044 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 80025ba:	2310      	movs	r3, #16
 80025bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80025be:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80025c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c4:	2300      	movs	r3, #0
 80025c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 80025c8:	f107 031c 	add.w	r3, r7, #28
 80025cc:	4619      	mov	r1, r3
 80025ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025d2:	f001 fd37 	bl	8004044 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 80025d6:	2304      	movs	r3, #4
 80025d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025da:	2301      	movs	r3, #1
 80025dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025de:	2301      	movs	r3, #1
 80025e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025e2:	2303      	movs	r3, #3
 80025e4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 80025e6:	f107 031c 	add.w	r3, r7, #28
 80025ea:	4619      	mov	r1, r3
 80025ec:	481c      	ldr	r0, [pc, #112]	; (8002660 <MX_GPIO_Init+0x188>)
 80025ee:	f001 fd29 	bl	8004044 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 80025f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f8:	2301      	movs	r3, #1
 80025fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025fc:	2301      	movs	r3, #1
 80025fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002600:	2303      	movs	r3, #3
 8002602:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8002604:	f107 031c 	add.w	r3, r7, #28
 8002608:	4619      	mov	r1, r3
 800260a:	4816      	ldr	r0, [pc, #88]	; (8002664 <MX_GPIO_Init+0x18c>)
 800260c:	f001 fd1a 	bl	8004044 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002610:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002616:	2301      	movs	r3, #1
 8002618:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261a:	2300      	movs	r3, #0
 800261c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261e:	2300      	movs	r3, #0
 8002620:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002622:	f107 031c 	add.w	r3, r7, #28
 8002626:	4619      	mov	r1, r3
 8002628:	480f      	ldr	r0, [pc, #60]	; (8002668 <MX_GPIO_Init+0x190>)
 800262a:	f001 fd0b 	bl	8004044 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800262e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002632:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002634:	2302      	movs	r3, #2
 8002636:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002638:	2300      	movs	r3, #0
 800263a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800263c:	2303      	movs	r3, #3
 800263e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002640:	230a      	movs	r3, #10
 8002642:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002644:	f107 031c 	add.w	r3, r7, #28
 8002648:	4619      	mov	r1, r3
 800264a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800264e:	f001 fcf9 	bl	8004044 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002652:	bf00      	nop
 8002654:	3730      	adds	r7, #48	; 0x30
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40021000 	.word	0x40021000
 8002660:	48000400 	.word	0x48000400
 8002664:	48001000 	.word	0x48001000
 8002668:	48000800 	.word	0x48000800

0800266c <BMP280_init>:

/* USER CODE BEGIN 4 */
int8_t BMP280_init(void) {
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
	int8_t rslt;
    struct bmp280_config conf;

    /* Map the delay function pointer with the function responsible for implementing the delay */
    bmp.delay_ms = delay_ms;
 8002672:	4b27      	ldr	r3, [pc, #156]	; (8002710 <BMP280_init+0xa4>)
 8002674:	4a27      	ldr	r2, [pc, #156]	; (8002714 <BMP280_init+0xa8>)
 8002676:	60da      	str	r2, [r3, #12]

    /* Assign device I2C address based on the status of SDO pin (GND for PRIMARY(0x76) & VDD for SECONDARY(0x77)) */
    bmp.dev_id = (BMP280_I2C_ADDR_PRIM<<1);
 8002678:	4b25      	ldr	r3, [pc, #148]	; (8002710 <BMP280_init+0xa4>)
 800267a:	22ec      	movs	r2, #236	; 0xec
 800267c:	705a      	strb	r2, [r3, #1]

    /* Select the interface mode as I2C */
    bmp.intf = BMP280_I2C_INTF;
 800267e:	4b24      	ldr	r3, [pc, #144]	; (8002710 <BMP280_init+0xa4>)
 8002680:	2201      	movs	r2, #1
 8002682:	709a      	strb	r2, [r3, #2]

    /* Map the I2C read & write function pointer with the functions responsible for I2C bus transfer */
    bmp.read = i2c_reg_read;
 8002684:	4b22      	ldr	r3, [pc, #136]	; (8002710 <BMP280_init+0xa4>)
 8002686:	4a24      	ldr	r2, [pc, #144]	; (8002718 <BMP280_init+0xac>)
 8002688:	605a      	str	r2, [r3, #4]
    bmp.write = i2c_reg_write;
 800268a:	4b21      	ldr	r3, [pc, #132]	; (8002710 <BMP280_init+0xa4>)
 800268c:	4a23      	ldr	r2, [pc, #140]	; (800271c <BMP280_init+0xb0>)
 800268e:	609a      	str	r2, [r3, #8]
     * bmp.dev_id = 0;
     * bmp.read = spi_reg_read;
     * bmp.write = spi_reg_write;
     * bmp.intf = BMP280_SPI_INTF;
     */
    rslt = bmp280_init(&bmp);
 8002690:	481f      	ldr	r0, [pc, #124]	; (8002710 <BMP280_init+0xa4>)
 8002692:	f7fe ff43 	bl	800151c <bmp280_init>
 8002696:	4603      	mov	r3, r0
 8002698:	71fb      	strb	r3, [r7, #7]
    print_rslt(" bmp280_init status", rslt);
 800269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269e:	4619      	mov	r1, r3
 80026a0:	481f      	ldr	r0, [pc, #124]	; (8002720 <BMP280_init+0xb4>)
 80026a2:	f000 f8c5 	bl	8002830 <print_rslt>

    /* Always read the current settings before writing, especially when
     * all the configuration is not modified
     */
    rslt = bmp280_get_config(&conf, &bmp);
 80026a6:	463b      	mov	r3, r7
 80026a8:	4919      	ldr	r1, [pc, #100]	; (8002710 <BMP280_init+0xa4>)
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fe ff9c 	bl	80015e8 <bmp280_get_config>
 80026b0:	4603      	mov	r3, r0
 80026b2:	71fb      	strb	r3, [r7, #7]
    print_rslt(" bmp280_get_config status", rslt);
 80026b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b8:	4619      	mov	r1, r3
 80026ba:	481a      	ldr	r0, [pc, #104]	; (8002724 <BMP280_init+0xb8>)
 80026bc:	f000 f8b8 	bl	8002830 <print_rslt>

    /* configuring the temperature oversampling, filter coefficient and output data rate */
    /* Overwrite the desired settings */
    conf.filter = BMP280_FILTER_COEFF_2;
 80026c0:	2301      	movs	r3, #1
 80026c2:	70fb      	strb	r3, [r7, #3]

    /* Pressure oversampling set at 4x */
    conf.os_pres = BMP280_OS_4X;
 80026c4:	2303      	movs	r3, #3
 80026c6:	707b      	strb	r3, [r7, #1]

    /* Temperature oversampling set at 4x */
    conf.os_temp = BMP280_OS_4X;
 80026c8:	2303      	movs	r3, #3
 80026ca:	703b      	strb	r3, [r7, #0]

    /* Setting the output data rate as 1HZ(1000ms) */
    conf.odr = BMP280_ODR_1000_MS;
 80026cc:	2305      	movs	r3, #5
 80026ce:	70bb      	strb	r3, [r7, #2]
    rslt = bmp280_set_config(&conf, &bmp);
 80026d0:	463b      	mov	r3, r7
 80026d2:	490f      	ldr	r1, [pc, #60]	; (8002710 <BMP280_init+0xa4>)
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7fe ffd7 	bl	8001688 <bmp280_set_config>
 80026da:	4603      	mov	r3, r0
 80026dc:	71fb      	strb	r3, [r7, #7]
    print_rslt(" bmp280_set_config status", rslt);
 80026de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e2:	4619      	mov	r1, r3
 80026e4:	4810      	ldr	r0, [pc, #64]	; (8002728 <BMP280_init+0xbc>)
 80026e6:	f000 f8a3 	bl	8002830 <print_rslt>

    /* Always set the power mode after setting the configuration */
    rslt = bmp280_set_power_mode(BMP280_NORMAL_MODE, &bmp);
 80026ea:	4909      	ldr	r1, [pc, #36]	; (8002710 <BMP280_init+0xa4>)
 80026ec:	2003      	movs	r0, #3
 80026ee:	f7fe ffda 	bl	80016a6 <bmp280_set_power_mode>
 80026f2:	4603      	mov	r3, r0
 80026f4:	71fb      	strb	r3, [r7, #7]
    print_rslt(" bmp280_set_power_mode status", rslt);
 80026f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fa:	4619      	mov	r1, r3
 80026fc:	480b      	ldr	r0, [pc, #44]	; (800272c <BMP280_init+0xc0>)
 80026fe:	f000 f897 	bl	8002830 <print_rslt>

    return rslt;
 8002702:	f997 3007 	ldrsb.w	r3, [r7, #7]

}
 8002706:	4618      	mov	r0, r3
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000334 	.word	0x20000334
 8002714:	08002799 	.word	0x08002799
 8002718:	080027f1 	.word	0x080027f1
 800271c:	080027b1 	.word	0x080027b1
 8002720:	0800a8a0 	.word	0x0800a8a0
 8002724:	0800a8b4 	.word	0x0800a8b4
 8002728:	0800a8d0 	.word	0x0800a8d0
 800272c:	0800a8ec 	.word	0x0800a8ec

08002730 <BMP280_read>:

int8_t BMP280_read(void) {
 8002730:	b580      	push	{r7, lr}
 8002732:	b088      	sub	sp, #32
 8002734:	af02      	add	r7, sp, #8

     //uint32_t pres32, pres64, temp32;
     double pres, temp;

	 /* Pobranie danych z czujnika */
     rslt = bmp280_get_uncomp_data(&ucomp_data, &bmp);
 8002736:	4915      	ldr	r1, [pc, #84]	; (800278c <BMP280_read+0x5c>)
 8002738:	4815      	ldr	r0, [pc, #84]	; (8002790 <BMP280_read+0x60>)
 800273a:	f7fe ffd3 	bl	80016e4 <bmp280_get_uncomp_data>
 800273e:	4603      	mov	r3, r0
 8002740:	75fb      	strb	r3, [r7, #23]
     /* rslt = bmp280_get_comp_pres_32bit(&pres32, ucomp_data.uncomp_press, &bmp);
      * rslt = bmp280_get_comp_temp_32bit(&temp32, ucomp_data.uncomp_temp, &bmp);
      */

     /* Konwersja na liczby zmiennoprzecinkowe */
     rslt = bmp280_get_comp_pres_double(&pres, ucomp_data.uncomp_press, &bmp);
 8002742:	4b13      	ldr	r3, [pc, #76]	; (8002790 <BMP280_read+0x60>)
 8002744:	6859      	ldr	r1, [r3, #4]
 8002746:	f107 0308 	add.w	r3, r7, #8
 800274a:	4a10      	ldr	r2, [pc, #64]	; (800278c <BMP280_read+0x5c>)
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff f8ef 	bl	8001930 <bmp280_get_comp_pres_double>
 8002752:	4603      	mov	r3, r0
 8002754:	75fb      	strb	r3, [r7, #23]
     rslt = bmp280_get_comp_temp_double(&temp, ucomp_data.uncomp_temp, &bmp);
 8002756:	4b0e      	ldr	r3, [pc, #56]	; (8002790 <BMP280_read+0x60>)
 8002758:	6819      	ldr	r1, [r3, #0]
 800275a:	463b      	mov	r3, r7
 800275c:	4a0b      	ldr	r2, [pc, #44]	; (800278c <BMP280_read+0x5c>)
 800275e:	4618      	mov	r0, r3
 8002760:	f7ff f80e 	bl	8001780 <bmp280_get_comp_temp_double>
 8002764:	4603      	mov	r3, r0
 8002766:	75fb      	strb	r3, [r7, #23]

     /* Wyswietlenie wartosci */
     printf("Temperatura: %.2f C\n Cisnienie: %.2f Pa \n", temp, pres);
 8002768:	e9d7 0100 	ldrd	r0, r1, [r7]
 800276c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002770:	e9cd 2300 	strd	r2, r3, [sp]
 8002774:	4602      	mov	r2, r0
 8002776:	460b      	mov	r3, r1
 8002778:	4806      	ldr	r0, [pc, #24]	; (8002794 <BMP280_read+0x64>)
 800277a:	f005 febb 	bl	80084f4 <iprintf>


     return rslt;
 800277e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002782:	4618      	mov	r0, r3
 8002784:	3718      	adds	r7, #24
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000334 	.word	0x20000334
 8002790:	20000368 	.word	0x20000368
 8002794:	0800a90c 	.word	0x0800a90c

08002798 <delay_ms>:

void delay_ms(uint32_t period_ms)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
	HAL_Delay(period_ms);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f001 fa9b 	bl	8003cdc <HAL_Delay>
    /* Implement the delay routine according to the target machine */
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
	...

080027b0 <i2c_reg_write>:
 *  @retval 0 -> Success
 *  @retval >0 -> Failure Info
 *
 */
int8_t i2c_reg_write(uint8_t i2c_addr, uint8_t reg_addr, uint8_t *reg_data, uint16_t length)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af04      	add	r7, sp, #16
 80027b6:	603a      	str	r2, [r7, #0]
 80027b8:	461a      	mov	r2, r3
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
 80027be:	460b      	mov	r3, r1
 80027c0:	71bb      	strb	r3, [r7, #6]
 80027c2:	4613      	mov	r3, r2
 80027c4:	80bb      	strh	r3, [r7, #4]


    /* Implement the I2C write routine according to the target machine. */
	HAL_I2C_Mem_Write(&hi2c1, i2c_addr, reg_addr, 1, reg_data, length, 100);
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	b299      	uxth	r1, r3
 80027ca:	79bb      	ldrb	r3, [r7, #6]
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	2364      	movs	r3, #100	; 0x64
 80027d0:	9302      	str	r3, [sp, #8]
 80027d2:	88bb      	ldrh	r3, [r7, #4]
 80027d4:	9301      	str	r3, [sp, #4]
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	2301      	movs	r3, #1
 80027dc:	4803      	ldr	r0, [pc, #12]	; (80027ec <i2c_reg_write+0x3c>)
 80027de:	f001 fe83 	bl	80044e8 <HAL_I2C_Mem_Write>

	return 0;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	200001fc 	.word	0x200001fc

080027f0 <i2c_reg_read>:
 *  @retval 0 -> Success
 *  @retval >0 -> Failure Info
 *
 */
int8_t i2c_reg_read(uint8_t i2c_addr, uint8_t reg_addr, uint8_t *reg_data, uint16_t length)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af04      	add	r7, sp, #16
 80027f6:	603a      	str	r2, [r7, #0]
 80027f8:	461a      	mov	r2, r3
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
 80027fe:	460b      	mov	r3, r1
 8002800:	71bb      	strb	r3, [r7, #6]
 8002802:	4613      	mov	r3, r2
 8002804:	80bb      	strh	r3, [r7, #4]


    /* Implement the I2C read routine according to the target machine. */
	HAL_I2C_Mem_Read(&hi2c1, i2c_addr, reg_addr, 1, reg_data, length, 100);
 8002806:	79fb      	ldrb	r3, [r7, #7]
 8002808:	b299      	uxth	r1, r3
 800280a:	79bb      	ldrb	r3, [r7, #6]
 800280c:	b29a      	uxth	r2, r3
 800280e:	2364      	movs	r3, #100	; 0x64
 8002810:	9302      	str	r3, [sp, #8]
 8002812:	88bb      	ldrh	r3, [r7, #4]
 8002814:	9301      	str	r3, [sp, #4]
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	2301      	movs	r3, #1
 800281c:	4803      	ldr	r0, [pc, #12]	; (800282c <i2c_reg_read+0x3c>)
 800281e:	f001 ff77 	bl	8004710 <HAL_I2C_Mem_Read>

    return 0;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	200001fc 	.word	0x200001fc

08002830 <print_rslt>:

void print_rslt(const char api_name[], int8_t rslt)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	460b      	mov	r3, r1
 800283a:	70fb      	strb	r3, [r7, #3]
    if (rslt != BMP280_OK)
 800283c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d039      	beq.n	80028b8 <print_rslt+0x88>
    {
        printf("%s\t", api_name);
 8002844:	6879      	ldr	r1, [r7, #4]
 8002846:	481e      	ldr	r0, [pc, #120]	; (80028c0 <print_rslt+0x90>)
 8002848:	f005 fe54 	bl	80084f4 <iprintf>
        if (rslt == BMP280_E_NULL_PTR)
 800284c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002854:	d106      	bne.n	8002864 <print_rslt+0x34>
        {
            printf("Error [%d] : Null pointer error\r\n", rslt);
 8002856:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800285a:	4619      	mov	r1, r3
 800285c:	4819      	ldr	r0, [pc, #100]	; (80028c4 <print_rslt+0x94>)
 800285e:	f005 fe49 	bl	80084f4 <iprintf>
        {
            /* For more error codes refer "*_defs.h" */
            printf("Error [%d] : Unknown error code\r\n", rslt);
        }
    }
}
 8002862:	e029      	b.n	80028b8 <print_rslt+0x88>
        else if (rslt == BMP280_E_COMM_FAIL)
 8002864:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002868:	f113 0f04 	cmn.w	r3, #4
 800286c:	d106      	bne.n	800287c <print_rslt+0x4c>
            printf("Error [%d] : Bus communication failed\r\n", rslt);
 800286e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002872:	4619      	mov	r1, r3
 8002874:	4814      	ldr	r0, [pc, #80]	; (80028c8 <print_rslt+0x98>)
 8002876:	f005 fe3d 	bl	80084f4 <iprintf>
}
 800287a:	e01d      	b.n	80028b8 <print_rslt+0x88>
        else if (rslt == BMP280_E_IMPLAUS_TEMP)
 800287c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002880:	f113 0f07 	cmn.w	r3, #7
 8002884:	d106      	bne.n	8002894 <print_rslt+0x64>
            printf("Error [%d] : Invalid Temperature\r\n", rslt);
 8002886:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800288a:	4619      	mov	r1, r3
 800288c:	480f      	ldr	r0, [pc, #60]	; (80028cc <print_rslt+0x9c>)
 800288e:	f005 fe31 	bl	80084f4 <iprintf>
}
 8002892:	e011      	b.n	80028b8 <print_rslt+0x88>
        else if (rslt == BMP280_E_DEV_NOT_FOUND)
 8002894:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002898:	f113 0f02 	cmn.w	r3, #2
 800289c:	d106      	bne.n	80028ac <print_rslt+0x7c>
            printf("Error [%d] : Device not found\r\n", rslt);
 800289e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028a2:	4619      	mov	r1, r3
 80028a4:	480a      	ldr	r0, [pc, #40]	; (80028d0 <print_rslt+0xa0>)
 80028a6:	f005 fe25 	bl	80084f4 <iprintf>
}
 80028aa:	e005      	b.n	80028b8 <print_rslt+0x88>
            printf("Error [%d] : Unknown error code\r\n", rslt);
 80028ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028b0:	4619      	mov	r1, r3
 80028b2:	4808      	ldr	r0, [pc, #32]	; (80028d4 <print_rslt+0xa4>)
 80028b4:	f005 fe1e 	bl	80084f4 <iprintf>
}
 80028b8:	bf00      	nop
 80028ba:	3708      	adds	r7, #8
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	0800a938 	.word	0x0800a938
 80028c4:	0800a93c 	.word	0x0800a93c
 80028c8:	0800a960 	.word	0x0800a960
 80028cc:	0800a988 	.word	0x0800a988
 80028d0:	0800a9ac 	.word	0x0800a9ac
 80028d4:	0800a9cc 	.word	0x0800a9cc

080028d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028dc:	b672      	cpsid	i
}
 80028de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028e0:	e7fe      	b.n	80028e0 <Error_Handler+0x8>
	...

080028e4 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80028e8:	4b19      	ldr	r3, [pc, #100]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 80028ea:	4a1a      	ldr	r2, [pc, #104]	; (8002954 <BSP_LCD_GLASS_Init+0x70>)
 80028ec:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80028ee:	4b18      	ldr	r3, [pc, #96]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80028f4:	4b16      	ldr	r3, [pc, #88]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 80028f6:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80028fa:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80028fc:	4b14      	ldr	r3, [pc, #80]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 80028fe:	220c      	movs	r2, #12
 8002900:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002902:	4b13      	ldr	r3, [pc, #76]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 8002904:	2240      	movs	r2, #64	; 0x40
 8002906:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8002908:	4b11      	ldr	r3, [pc, #68]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 800290a:	2200      	movs	r2, #0
 800290c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 800290e:	4b10      	ldr	r3, [pc, #64]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 8002910:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002914:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8002916:	4b0e      	ldr	r3, [pc, #56]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 8002918:	2200      	movs	r2, #0
 800291a:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 800291c:	4b0c      	ldr	r3, [pc, #48]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 800291e:	2240      	movs	r2, #64	; 0x40
 8002920:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002922:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 8002924:	2200      	movs	r2, #0
 8002926:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8002928:	4b09      	ldr	r3, [pc, #36]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 800292a:	2200      	movs	r2, #0
 800292c:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800292e:	4b08      	ldr	r3, [pc, #32]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 8002930:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002934:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8002936:	4b06      	ldr	r3, [pc, #24]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 8002938:	2200      	movs	r2, #0
 800293a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 800293c:	4804      	ldr	r0, [pc, #16]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 800293e:	f000 f839 	bl	80029b4 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8002942:	4803      	ldr	r0, [pc, #12]	; (8002950 <BSP_LCD_GLASS_Init+0x6c>)
 8002944:	f002 fb3c 	bl	8004fc0 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8002948:	f000 f82a 	bl	80029a0 <BSP_LCD_GLASS_Clear>
}
 800294c:	bf00      	nop
 800294e:	bd80      	pop	{r7, pc}
 8002950:	20000370 	.word	0x20000370
 8002954:	40002400 	.word	0x40002400

08002958 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8002960:	2300      	movs	r3, #0
 8002962:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002964:	e00b      	b.n	800297e <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8002966:	7bfb      	ldrb	r3, [r7, #15]
 8002968:	2200      	movs	r2, #0
 800296a:	2100      	movs	r1, #0
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f000 fa41 	bl	8002df4 <WriteChar>

    /* Point on the next character */
    ptr++;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3301      	adds	r3, #1
 8002976:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	3301      	adds	r3, #1
 800297c:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d002      	beq.n	800298c <BSP_LCD_GLASS_DisplayString+0x34>
 8002986:	7bfb      	ldrb	r3, [r7, #15]
 8002988:	2b05      	cmp	r3, #5
 800298a:	d9ec      	bls.n	8002966 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 800298c:	4803      	ldr	r0, [pc, #12]	; (800299c <BSP_LCD_GLASS_DisplayString+0x44>)
 800298e:	f002 fc88 	bl	80052a2 <HAL_LCD_UpdateDisplayRequest>
}
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	20000370 	.word	0x20000370

080029a0 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 80029a4:	4802      	ldr	r0, [pc, #8]	; (80029b0 <BSP_LCD_GLASS_Clear+0x10>)
 80029a6:	f002 fc26 	bl	80051f6 <HAL_LCD_Clear>
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20000370 	.word	0x20000370

080029b4 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b0c0      	sub	sp, #256	; 0x100
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80029bc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
 80029c6:	609a      	str	r2, [r3, #8]
 80029c8:	60da      	str	r2, [r3, #12]
 80029ca:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80029cc:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80029d0:	2244      	movs	r2, #68	; 0x44
 80029d2:	2100      	movs	r1, #0
 80029d4:	4618      	mov	r0, r3
 80029d6:	f005 f91b 	bl	8007c10 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80029da:	f107 0320 	add.w	r3, r7, #32
 80029de:	2288      	movs	r2, #136	; 0x88
 80029e0:	2100      	movs	r1, #0
 80029e2:	4618      	mov	r0, r3
 80029e4:	f005 f914 	bl	8007c10 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80029e8:	4b51      	ldr	r3, [pc, #324]	; (8002b30 <LCD_MspInit+0x17c>)
 80029ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ec:	4a50      	ldr	r2, [pc, #320]	; (8002b30 <LCD_MspInit+0x17c>)
 80029ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029f2:	6593      	str	r3, [r2, #88]	; 0x58
 80029f4:	4b4e      	ldr	r3, [pc, #312]	; (8002b30 <LCD_MspInit+0x17c>)
 80029f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029fc:	61fb      	str	r3, [r7, #28]
 80029fe:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8002a00:	2304      	movs	r3, #4
 8002a02:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8002a06:	2300      	movs	r3, #0
 8002a08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8002a12:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002a16:	4618      	mov	r0, r3
 8002a18:	f002 fd02 	bl	8005420 <HAL_RCC_OscConfig>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d000      	beq.n	8002a24 <LCD_MspInit+0x70>
  {
    while (1);
 8002a22:	e7fe      	b.n	8002a22 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002a24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a28:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002a2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8002a32:	f107 0320 	add.w	r3, r7, #32
 8002a36:	4618      	mov	r0, r3
 8002a38:	f003 faf2 	bl	8006020 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a3c:	4b3c      	ldr	r3, [pc, #240]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a40:	4a3b      	ldr	r2, [pc, #236]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a42:	f043 0301 	orr.w	r3, r3, #1
 8002a46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a48:	4b39      	ldr	r3, [pc, #228]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	61bb      	str	r3, [r7, #24]
 8002a52:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a54:	4b36      	ldr	r3, [pc, #216]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a58:	4a35      	ldr	r2, [pc, #212]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a5a:	f043 0302 	orr.w	r3, r3, #2
 8002a5e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a60:	4b33      	ldr	r3, [pc, #204]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	617b      	str	r3, [r7, #20]
 8002a6a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a6c:	4b30      	ldr	r3, [pc, #192]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a70:	4a2f      	ldr	r2, [pc, #188]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a72:	f043 0304 	orr.w	r3, r3, #4
 8002a76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a78:	4b2d      	ldr	r3, [pc, #180]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	613b      	str	r3, [r7, #16]
 8002a82:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a84:	4b2a      	ldr	r3, [pc, #168]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a88:	4a29      	ldr	r2, [pc, #164]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a8a:	f043 0308 	orr.w	r3, r3, #8
 8002a8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a90:	4b27      	ldr	r3, [pc, #156]	; (8002b30 <LCD_MspInit+0x17c>)
 8002a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a94:	f003 0308 	and.w	r3, r3, #8
 8002a98:	60fb      	str	r3, [r7, #12]
 8002a9a:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002a9c:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002aa0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8002ab6:	230b      	movs	r3, #11
 8002ab8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002abc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ac6:	f001 fabd 	bl	8004044 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8002aca:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002ace:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002ad2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4816      	ldr	r0, [pc, #88]	; (8002b34 <LCD_MspInit+0x180>)
 8002ada:	f001 fab3 	bl	8004044 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002ade:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002ae2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8002ae6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002aea:	4619      	mov	r1, r3
 8002aec:	4812      	ldr	r0, [pc, #72]	; (8002b38 <LCD_MspInit+0x184>)
 8002aee:	f001 faa9 	bl	8004044 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002af2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002af6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8002afa:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002afe:	4619      	mov	r1, r3
 8002b00:	480e      	ldr	r0, [pc, #56]	; (8002b3c <LCD_MspInit+0x188>)
 8002b02:	f001 fa9f 	bl	8004044 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8002b06:	2002      	movs	r0, #2
 8002b08:	f001 f8e8 	bl	8003cdc <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8002b0c:	4b08      	ldr	r3, [pc, #32]	; (8002b30 <LCD_MspInit+0x17c>)
 8002b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b10:	4a07      	ldr	r2, [pc, #28]	; (8002b30 <LCD_MspInit+0x17c>)
 8002b12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b16:	6593      	str	r3, [r2, #88]	; 0x58
 8002b18:	4b05      	ldr	r3, [pc, #20]	; (8002b30 <LCD_MspInit+0x17c>)
 8002b1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b20:	60bb      	str	r3, [r7, #8]
 8002b22:	68bb      	ldr	r3, [r7, #8]
}
 8002b24:	bf00      	nop
 8002b26:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40021000 	.word	0x40021000
 8002b34:	48000400 	.word	0x48000400
 8002b38:	48000800 	.word	0x48000800
 8002b3c:	48000c00 	.word	0x48000c00

08002b40 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	70fb      	strb	r3, [r7, #3]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8002b50:	2300      	movs	r3, #0
 8002b52:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8002b54:	2300      	movs	r3, #0
 8002b56:	737b      	strb	r3, [r7, #13]
 8002b58:	2300      	movs	r3, #0
 8002b5a:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	2bff      	cmp	r3, #255	; 0xff
 8002b62:	f000 80e8 	beq.w	8002d36 <Convert+0x1f6>
 8002b66:	2bff      	cmp	r3, #255	; 0xff
 8002b68:	f300 80f1 	bgt.w	8002d4e <Convert+0x20e>
 8002b6c:	2bb5      	cmp	r3, #181	; 0xb5
 8002b6e:	f000 80cb 	beq.w	8002d08 <Convert+0x1c8>
 8002b72:	2bb5      	cmp	r3, #181	; 0xb5
 8002b74:	f300 80eb 	bgt.w	8002d4e <Convert+0x20e>
 8002b78:	2b6e      	cmp	r3, #110	; 0x6e
 8002b7a:	f300 80a9 	bgt.w	8002cd0 <Convert+0x190>
 8002b7e:	2b20      	cmp	r3, #32
 8002b80:	f2c0 80e5 	blt.w	8002d4e <Convert+0x20e>
 8002b84:	3b20      	subs	r3, #32
 8002b86:	2b4e      	cmp	r3, #78	; 0x4e
 8002b88:	f200 80e1 	bhi.w	8002d4e <Convert+0x20e>
 8002b8c:	a201      	add	r2, pc, #4	; (adr r2, 8002b94 <Convert+0x54>)
 8002b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b92:	bf00      	nop
 8002b94:	08002cd7 	.word	0x08002cd7
 8002b98:	08002d4f 	.word	0x08002d4f
 8002b9c:	08002d4f 	.word	0x08002d4f
 8002ba0:	08002d4f 	.word	0x08002d4f
 8002ba4:	08002d4f 	.word	0x08002d4f
 8002ba8:	08002d2f 	.word	0x08002d2f
 8002bac:	08002d4f 	.word	0x08002d4f
 8002bb0:	08002d4f 	.word	0x08002d4f
 8002bb4:	08002ce5 	.word	0x08002ce5
 8002bb8:	08002ceb 	.word	0x08002ceb
 8002bbc:	08002cdd 	.word	0x08002cdd
 8002bc0:	08002d19 	.word	0x08002d19
 8002bc4:	08002d4f 	.word	0x08002d4f
 8002bc8:	08002d11 	.word	0x08002d11
 8002bcc:	08002d4f 	.word	0x08002d4f
 8002bd0:	08002d21 	.word	0x08002d21
 8002bd4:	08002d3f 	.word	0x08002d3f
 8002bd8:	08002d3f 	.word	0x08002d3f
 8002bdc:	08002d3f 	.word	0x08002d3f
 8002be0:	08002d3f 	.word	0x08002d3f
 8002be4:	08002d3f 	.word	0x08002d3f
 8002be8:	08002d3f 	.word	0x08002d3f
 8002bec:	08002d3f 	.word	0x08002d3f
 8002bf0:	08002d3f 	.word	0x08002d3f
 8002bf4:	08002d3f 	.word	0x08002d3f
 8002bf8:	08002d3f 	.word	0x08002d3f
 8002bfc:	08002d4f 	.word	0x08002d4f
 8002c00:	08002d4f 	.word	0x08002d4f
 8002c04:	08002d4f 	.word	0x08002d4f
 8002c08:	08002d4f 	.word	0x08002d4f
 8002c0c:	08002d4f 	.word	0x08002d4f
 8002c10:	08002d4f 	.word	0x08002d4f
 8002c14:	08002d4f 	.word	0x08002d4f
 8002c18:	08002d4f 	.word	0x08002d4f
 8002c1c:	08002d4f 	.word	0x08002d4f
 8002c20:	08002d4f 	.word	0x08002d4f
 8002c24:	08002d4f 	.word	0x08002d4f
 8002c28:	08002d4f 	.word	0x08002d4f
 8002c2c:	08002d4f 	.word	0x08002d4f
 8002c30:	08002d4f 	.word	0x08002d4f
 8002c34:	08002d4f 	.word	0x08002d4f
 8002c38:	08002d4f 	.word	0x08002d4f
 8002c3c:	08002d4f 	.word	0x08002d4f
 8002c40:	08002d4f 	.word	0x08002d4f
 8002c44:	08002d4f 	.word	0x08002d4f
 8002c48:	08002d4f 	.word	0x08002d4f
 8002c4c:	08002d4f 	.word	0x08002d4f
 8002c50:	08002d4f 	.word	0x08002d4f
 8002c54:	08002d4f 	.word	0x08002d4f
 8002c58:	08002d4f 	.word	0x08002d4f
 8002c5c:	08002d4f 	.word	0x08002d4f
 8002c60:	08002d4f 	.word	0x08002d4f
 8002c64:	08002d4f 	.word	0x08002d4f
 8002c68:	08002d4f 	.word	0x08002d4f
 8002c6c:	08002d4f 	.word	0x08002d4f
 8002c70:	08002d4f 	.word	0x08002d4f
 8002c74:	08002d4f 	.word	0x08002d4f
 8002c78:	08002d4f 	.word	0x08002d4f
 8002c7c:	08002d4f 	.word	0x08002d4f
 8002c80:	08002d4f 	.word	0x08002d4f
 8002c84:	08002d4f 	.word	0x08002d4f
 8002c88:	08002d4f 	.word	0x08002d4f
 8002c8c:	08002d4f 	.word	0x08002d4f
 8002c90:	08002d4f 	.word	0x08002d4f
 8002c94:	08002d4f 	.word	0x08002d4f
 8002c98:	08002d4f 	.word	0x08002d4f
 8002c9c:	08002d4f 	.word	0x08002d4f
 8002ca0:	08002d4f 	.word	0x08002d4f
 8002ca4:	08002cf1 	.word	0x08002cf1
 8002ca8:	08002d4f 	.word	0x08002d4f
 8002cac:	08002d4f 	.word	0x08002d4f
 8002cb0:	08002d4f 	.word	0x08002d4f
 8002cb4:	08002d4f 	.word	0x08002d4f
 8002cb8:	08002d4f 	.word	0x08002d4f
 8002cbc:	08002d4f 	.word	0x08002d4f
 8002cc0:	08002d4f 	.word	0x08002d4f
 8002cc4:	08002d4f 	.word	0x08002d4f
 8002cc8:	08002cf9 	.word	0x08002cf9
 8002ccc:	08002d01 	.word	0x08002d01
 8002cd0:	2bb0      	cmp	r3, #176	; 0xb0
 8002cd2:	d028      	beq.n	8002d26 <Convert+0x1e6>
 8002cd4:	e03b      	b.n	8002d4e <Convert+0x20e>
  {
    case ' ' :
      ch = 0x00;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	81fb      	strh	r3, [r7, #14]
      break;
 8002cda:	e057      	b.n	8002d8c <Convert+0x24c>

    case '*':
      ch = C_STAR;
 8002cdc:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002ce0:	81fb      	strh	r3, [r7, #14]
      break;
 8002ce2:	e053      	b.n	8002d8c <Convert+0x24c>

    case '(' :
      ch = C_OPENPARMAP;
 8002ce4:	2328      	movs	r3, #40	; 0x28
 8002ce6:	81fb      	strh	r3, [r7, #14]
      break;
 8002ce8:	e050      	b.n	8002d8c <Convert+0x24c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8002cea:	2311      	movs	r3, #17
 8002cec:	81fb      	strh	r3, [r7, #14]
      break;
 8002cee:	e04d      	b.n	8002d8c <Convert+0x24c>

    case 'd' :
      ch = C_DMAP;
 8002cf0:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002cf4:	81fb      	strh	r3, [r7, #14]
      break;
 8002cf6:	e049      	b.n	8002d8c <Convert+0x24c>

    case 'm' :
      ch = C_MMAP;
 8002cf8:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002cfc:	81fb      	strh	r3, [r7, #14]
      break;
 8002cfe:	e045      	b.n	8002d8c <Convert+0x24c>

    case 'n' :
      ch = C_NMAP;
 8002d00:	f242 2310 	movw	r3, #8720	; 0x2210
 8002d04:	81fb      	strh	r3, [r7, #14]
      break;
 8002d06:	e041      	b.n	8002d8c <Convert+0x24c>

    case '' :
      ch = C_UMAP;
 8002d08:	f246 0384 	movw	r3, #24708	; 0x6084
 8002d0c:	81fb      	strh	r3, [r7, #14]
      break;
 8002d0e:	e03d      	b.n	8002d8c <Convert+0x24c>

    case '-' :
      ch = C_MINUS;
 8002d10:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002d14:	81fb      	strh	r3, [r7, #14]
      break;
 8002d16:	e039      	b.n	8002d8c <Convert+0x24c>

    case '+' :
      ch = C_PLUS;
 8002d18:	f24a 0314 	movw	r3, #40980	; 0xa014
 8002d1c:	81fb      	strh	r3, [r7, #14]
      break;
 8002d1e:	e035      	b.n	8002d8c <Convert+0x24c>

    case '/' :
      ch = C_SLATCH;
 8002d20:	23c0      	movs	r3, #192	; 0xc0
 8002d22:	81fb      	strh	r3, [r7, #14]
      break;
 8002d24:	e032      	b.n	8002d8c <Convert+0x24c>

    case '' :
      ch = C_PERCENT_1;
 8002d26:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8002d2a:	81fb      	strh	r3, [r7, #14]
      break;
 8002d2c:	e02e      	b.n	8002d8c <Convert+0x24c>
    case '%' :
      ch = C_PERCENT_2;
 8002d2e:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8002d32:	81fb      	strh	r3, [r7, #14]
      break;
 8002d34:	e02a      	b.n	8002d8c <Convert+0x24c>
    case 255 :
      ch = C_FULL;
 8002d36:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8002d3a:	81fb      	strh	r3, [r7, #14]
      break ;
 8002d3c:	e026      	b.n	8002d8c <Convert+0x24c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	3b30      	subs	r3, #48	; 0x30
 8002d44:	4a28      	ldr	r2, [pc, #160]	; (8002de8 <Convert+0x2a8>)
 8002d46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d4a:	81fb      	strh	r3, [r7, #14]
      break;
 8002d4c:	e01e      	b.n	8002d8c <Convert+0x24c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	2b5a      	cmp	r3, #90	; 0x5a
 8002d54:	d80a      	bhi.n	8002d6c <Convert+0x22c>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	2b40      	cmp	r3, #64	; 0x40
 8002d5c:	d906      	bls.n	8002d6c <Convert+0x22c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	3b41      	subs	r3, #65	; 0x41
 8002d64:	4a21      	ldr	r2, [pc, #132]	; (8002dec <Convert+0x2ac>)
 8002d66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d6a:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	2b7a      	cmp	r3, #122	; 0x7a
 8002d72:	d80a      	bhi.n	8002d8a <Convert+0x24a>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b60      	cmp	r3, #96	; 0x60
 8002d7a:	d906      	bls.n	8002d8a <Convert+0x24a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	3b61      	subs	r3, #97	; 0x61
 8002d82:	4a1a      	ldr	r2, [pc, #104]	; (8002dec <Convert+0x2ac>)
 8002d84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d88:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8002d8a:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002d8c:	78fb      	ldrb	r3, [r7, #3]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d103      	bne.n	8002d9a <Convert+0x25a>
  {
    ch |= 0x0002;
 8002d92:	89fb      	ldrh	r3, [r7, #14]
 8002d94:	f043 0302 	orr.w	r3, r3, #2
 8002d98:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8002d9a:	78bb      	ldrb	r3, [r7, #2]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d103      	bne.n	8002da8 <Convert+0x268>
  {
    ch |= 0x0020;
 8002da0:	89fb      	ldrh	r3, [r7, #14]
 8002da2:	f043 0320 	orr.w	r3, r3, #32
 8002da6:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002da8:	230c      	movs	r3, #12
 8002daa:	737b      	strb	r3, [r7, #13]
 8002dac:	2300      	movs	r3, #0
 8002dae:	733b      	strb	r3, [r7, #12]
 8002db0:	e010      	b.n	8002dd4 <Convert+0x294>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002db2:	89fa      	ldrh	r2, [r7, #14]
 8002db4:	7b7b      	ldrb	r3, [r7, #13]
 8002db6:	fa42 f303 	asr.w	r3, r2, r3
 8002dba:	461a      	mov	r2, r3
 8002dbc:	7b3b      	ldrb	r3, [r7, #12]
 8002dbe:	f002 020f 	and.w	r2, r2, #15
 8002dc2:	490b      	ldr	r1, [pc, #44]	; (8002df0 <Convert+0x2b0>)
 8002dc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002dc8:	7b7b      	ldrb	r3, [r7, #13]
 8002dca:	3b04      	subs	r3, #4
 8002dcc:	737b      	strb	r3, [r7, #13]
 8002dce:	7b3b      	ldrb	r3, [r7, #12]
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	733b      	strb	r3, [r7, #12]
 8002dd4:	7b3b      	ldrb	r3, [r7, #12]
 8002dd6:	2b03      	cmp	r3, #3
 8002dd8:	d9eb      	bls.n	8002db2 <Convert+0x272>
  }
}
 8002dda:	bf00      	nop
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr
 8002de8:	0800aa4c 	.word	0x0800aa4c
 8002dec:	0800aa18 	.word	0x0800aa18
 8002df0:	200003ac 	.word	0x200003ac

08002df4 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	4608      	mov	r0, r1
 8002dfe:	4611      	mov	r1, r2
 8002e00:	461a      	mov	r2, r3
 8002e02:	4603      	mov	r3, r0
 8002e04:	70fb      	strb	r3, [r7, #3]
 8002e06:	460b      	mov	r3, r1
 8002e08:	70bb      	strb	r3, [r7, #2]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002e12:	78ba      	ldrb	r2, [r7, #2]
 8002e14:	78fb      	ldrb	r3, [r7, #3]
 8002e16:	4619      	mov	r1, r3
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f7ff fe91 	bl	8002b40 <Convert>

  switch (Position)
 8002e1e:	787b      	ldrb	r3, [r7, #1]
 8002e20:	2b05      	cmp	r3, #5
 8002e22:	f200 835b 	bhi.w	80034dc <WriteChar+0x6e8>
 8002e26:	a201      	add	r2, pc, #4	; (adr r2, 8002e2c <WriteChar+0x38>)
 8002e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e2c:	08002e45 	.word	0x08002e45
 8002e30:	08002f3f 	.word	0x08002f3f
 8002e34:	08003059 	.word	0x08003059
 8002e38:	0800315b 	.word	0x0800315b
 8002e3c:	08003289 	.word	0x08003289
 8002e40:	080033d3 	.word	0x080033d3
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002e44:	4b80      	ldr	r3, [pc, #512]	; (8003048 <WriteChar+0x254>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	011b      	lsls	r3, r3, #4
 8002e4a:	f003 0210 	and.w	r2, r3, #16
 8002e4e:	4b7e      	ldr	r3, [pc, #504]	; (8003048 <WriteChar+0x254>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	085b      	lsrs	r3, r3, #1
 8002e54:	05db      	lsls	r3, r3, #23
 8002e56:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e5a:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002e5c:	4b7a      	ldr	r3, [pc, #488]	; (8003048 <WriteChar+0x254>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	089b      	lsrs	r3, r3, #2
 8002e62:	059b      	lsls	r3, r3, #22
 8002e64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e68:	431a      	orrs	r2, r3
 8002e6a:	4b77      	ldr	r3, [pc, #476]	; (8003048 <WriteChar+0x254>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	4a74      	ldr	r2, [pc, #464]	; (800304c <WriteChar+0x258>)
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	4874      	ldr	r0, [pc, #464]	; (8003050 <WriteChar+0x25c>)
 8002e7e:	f002 f95f 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002e82:	4b71      	ldr	r3, [pc, #452]	; (8003048 <WriteChar+0x254>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	011b      	lsls	r3, r3, #4
 8002e88:	f003 0210 	and.w	r2, r3, #16
 8002e8c:	4b6e      	ldr	r3, [pc, #440]	; (8003048 <WriteChar+0x254>)
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	085b      	lsrs	r3, r3, #1
 8002e92:	05db      	lsls	r3, r3, #23
 8002e94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e98:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002e9a:	4b6b      	ldr	r3, [pc, #428]	; (8003048 <WriteChar+0x254>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	089b      	lsrs	r3, r3, #2
 8002ea0:	059b      	lsls	r3, r3, #22
 8002ea2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	4b67      	ldr	r3, [pc, #412]	; (8003048 <WriteChar+0x254>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4a65      	ldr	r2, [pc, #404]	; (800304c <WriteChar+0x258>)
 8002eb8:	2102      	movs	r1, #2
 8002eba:	4865      	ldr	r0, [pc, #404]	; (8003050 <WriteChar+0x25c>)
 8002ebc:	f002 f940 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002ec0:	4b61      	ldr	r3, [pc, #388]	; (8003048 <WriteChar+0x254>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	011b      	lsls	r3, r3, #4
 8002ec6:	f003 0210 	and.w	r2, r3, #16
 8002eca:	4b5f      	ldr	r3, [pc, #380]	; (8003048 <WriteChar+0x254>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	085b      	lsrs	r3, r3, #1
 8002ed0:	05db      	lsls	r3, r3, #23
 8002ed2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ed6:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002ed8:	4b5b      	ldr	r3, [pc, #364]	; (8003048 <WriteChar+0x254>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	089b      	lsrs	r3, r3, #2
 8002ede:	059b      	lsls	r3, r3, #22
 8002ee0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ee4:	431a      	orrs	r2, r3
 8002ee6:	4b58      	ldr	r3, [pc, #352]	; (8003048 <WriteChar+0x254>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	4a55      	ldr	r2, [pc, #340]	; (800304c <WriteChar+0x258>)
 8002ef6:	2104      	movs	r1, #4
 8002ef8:	4855      	ldr	r0, [pc, #340]	; (8003050 <WriteChar+0x25c>)
 8002efa:	f002 f921 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002efe:	4b52      	ldr	r3, [pc, #328]	; (8003048 <WriteChar+0x254>)
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	011b      	lsls	r3, r3, #4
 8002f04:	f003 0210 	and.w	r2, r3, #16
 8002f08:	4b4f      	ldr	r3, [pc, #316]	; (8003048 <WriteChar+0x254>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	085b      	lsrs	r3, r3, #1
 8002f0e:	05db      	lsls	r3, r3, #23
 8002f10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f14:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002f16:	4b4c      	ldr	r3, [pc, #304]	; (8003048 <WriteChar+0x254>)
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	089b      	lsrs	r3, r3, #2
 8002f1c:	059b      	lsls	r3, r3, #22
 8002f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f22:	431a      	orrs	r2, r3
 8002f24:	4b48      	ldr	r3, [pc, #288]	; (8003048 <WriteChar+0x254>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	4a46      	ldr	r2, [pc, #280]	; (800304c <WriteChar+0x258>)
 8002f34:	2106      	movs	r1, #6
 8002f36:	4846      	ldr	r0, [pc, #280]	; (8003050 <WriteChar+0x25c>)
 8002f38:	f002 f902 	bl	8005140 <HAL_LCD_Write>
      break;
 8002f3c:	e2cf      	b.n	80034de <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002f3e:	4b42      	ldr	r3, [pc, #264]	; (8003048 <WriteChar+0x254>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	019b      	lsls	r3, r3, #6
 8002f44:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002f48:	4b3f      	ldr	r3, [pc, #252]	; (8003048 <WriteChar+0x254>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	085b      	lsrs	r3, r3, #1
 8002f4e:	035b      	lsls	r3, r3, #13
 8002f50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f54:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002f56:	4b3c      	ldr	r3, [pc, #240]	; (8003048 <WriteChar+0x254>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	089b      	lsrs	r3, r3, #2
 8002f5c:	031b      	lsls	r3, r3, #12
 8002f5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f62:	431a      	orrs	r2, r3
 8002f64:	4b38      	ldr	r3, [pc, #224]	; (8003048 <WriteChar+0x254>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	08db      	lsrs	r3, r3, #3
 8002f6a:	015b      	lsls	r3, r3, #5
 8002f6c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	4a37      	ldr	r2, [pc, #220]	; (8003054 <WriteChar+0x260>)
 8002f78:	2100      	movs	r1, #0
 8002f7a:	4835      	ldr	r0, [pc, #212]	; (8003050 <WriteChar+0x25c>)
 8002f7c:	f002 f8e0 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002f80:	4b31      	ldr	r3, [pc, #196]	; (8003048 <WriteChar+0x254>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	019b      	lsls	r3, r3, #6
 8002f86:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002f8a:	4b2f      	ldr	r3, [pc, #188]	; (8003048 <WriteChar+0x254>)
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	085b      	lsrs	r3, r3, #1
 8002f90:	035b      	lsls	r3, r3, #13
 8002f92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f96:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002f98:	4b2b      	ldr	r3, [pc, #172]	; (8003048 <WriteChar+0x254>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	089b      	lsrs	r3, r3, #2
 8002f9e:	031b      	lsls	r3, r3, #12
 8002fa0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fa4:	431a      	orrs	r2, r3
 8002fa6:	4b28      	ldr	r3, [pc, #160]	; (8003048 <WriteChar+0x254>)
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	08db      	lsrs	r3, r3, #3
 8002fac:	015b      	lsls	r3, r3, #5
 8002fae:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4a26      	ldr	r2, [pc, #152]	; (8003054 <WriteChar+0x260>)
 8002fba:	2102      	movs	r1, #2
 8002fbc:	4824      	ldr	r0, [pc, #144]	; (8003050 <WriteChar+0x25c>)
 8002fbe:	f002 f8bf 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002fc2:	4b21      	ldr	r3, [pc, #132]	; (8003048 <WriteChar+0x254>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	019b      	lsls	r3, r3, #6
 8002fc8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002fcc:	4b1e      	ldr	r3, [pc, #120]	; (8003048 <WriteChar+0x254>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	085b      	lsrs	r3, r3, #1
 8002fd2:	035b      	lsls	r3, r3, #13
 8002fd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fd8:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002fda:	4b1b      	ldr	r3, [pc, #108]	; (8003048 <WriteChar+0x254>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	089b      	lsrs	r3, r3, #2
 8002fe0:	031b      	lsls	r3, r3, #12
 8002fe2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	4b17      	ldr	r3, [pc, #92]	; (8003048 <WriteChar+0x254>)
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	08db      	lsrs	r3, r3, #3
 8002fee:	015b      	lsls	r3, r3, #5
 8002ff0:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	4a16      	ldr	r2, [pc, #88]	; (8003054 <WriteChar+0x260>)
 8002ffc:	2104      	movs	r1, #4
 8002ffe:	4814      	ldr	r0, [pc, #80]	; (8003050 <WriteChar+0x25c>)
 8003000:	f002 f89e 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003004:	4b10      	ldr	r3, [pc, #64]	; (8003048 <WriteChar+0x254>)
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	019b      	lsls	r3, r3, #6
 800300a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800300e:	4b0e      	ldr	r3, [pc, #56]	; (8003048 <WriteChar+0x254>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	085b      	lsrs	r3, r3, #1
 8003014:	035b      	lsls	r3, r3, #13
 8003016:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800301a:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800301c:	4b0a      	ldr	r3, [pc, #40]	; (8003048 <WriteChar+0x254>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	089b      	lsrs	r3, r3, #2
 8003022:	031b      	lsls	r3, r3, #12
 8003024:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003028:	431a      	orrs	r2, r3
 800302a:	4b07      	ldr	r3, [pc, #28]	; (8003048 <WriteChar+0x254>)
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	08db      	lsrs	r3, r3, #3
 8003030:	015b      	lsls	r3, r3, #5
 8003032:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8003036:	4313      	orrs	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	4a05      	ldr	r2, [pc, #20]	; (8003054 <WriteChar+0x260>)
 800303e:	2106      	movs	r1, #6
 8003040:	4803      	ldr	r0, [pc, #12]	; (8003050 <WriteChar+0x25c>)
 8003042:	f002 f87d 	bl	8005140 <HAL_LCD_Write>
      break;
 8003046:	e24a      	b.n	80034de <WriteChar+0x6ea>
 8003048:	200003ac 	.word	0x200003ac
 800304c:	ff3fffe7 	.word	0xff3fffe7
 8003050:	20000370 	.word	0x20000370
 8003054:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003058:	4b88      	ldr	r3, [pc, #544]	; (800327c <WriteChar+0x488>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	03db      	lsls	r3, r3, #15
 800305e:	b29a      	uxth	r2, r3
 8003060:	4b86      	ldr	r3, [pc, #536]	; (800327c <WriteChar+0x488>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	085b      	lsrs	r3, r3, #1
 8003066:	075b      	lsls	r3, r3, #29
 8003068:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800306c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800306e:	4b83      	ldr	r3, [pc, #524]	; (800327c <WriteChar+0x488>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	089b      	lsrs	r3, r3, #2
 8003074:	071b      	lsls	r3, r3, #28
 8003076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800307a:	431a      	orrs	r2, r3
 800307c:	4b7f      	ldr	r3, [pc, #508]	; (800327c <WriteChar+0x488>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	08db      	lsrs	r3, r3, #3
 8003082:	039b      	lsls	r3, r3, #14
 8003084:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003088:	4313      	orrs	r3, r2
 800308a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	4a7c      	ldr	r2, [pc, #496]	; (8003280 <WriteChar+0x48c>)
 8003090:	2100      	movs	r1, #0
 8003092:	487c      	ldr	r0, [pc, #496]	; (8003284 <WriteChar+0x490>)
 8003094:	f002 f854 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003098:	4b78      	ldr	r3, [pc, #480]	; (800327c <WriteChar+0x488>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	03db      	lsls	r3, r3, #15
 800309e:	b29a      	uxth	r2, r3
 80030a0:	4b76      	ldr	r3, [pc, #472]	; (800327c <WriteChar+0x488>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	085b      	lsrs	r3, r3, #1
 80030a6:	075b      	lsls	r3, r3, #29
 80030a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030ac:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80030ae:	4b73      	ldr	r3, [pc, #460]	; (800327c <WriteChar+0x488>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	089b      	lsrs	r3, r3, #2
 80030b4:	071b      	lsls	r3, r3, #28
 80030b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ba:	431a      	orrs	r2, r3
 80030bc:	4b6f      	ldr	r3, [pc, #444]	; (800327c <WriteChar+0x488>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	08db      	lsrs	r3, r3, #3
 80030c2:	039b      	lsls	r3, r3, #14
 80030c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4a6c      	ldr	r2, [pc, #432]	; (8003280 <WriteChar+0x48c>)
 80030d0:	2102      	movs	r1, #2
 80030d2:	486c      	ldr	r0, [pc, #432]	; (8003284 <WriteChar+0x490>)
 80030d4:	f002 f834 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80030d8:	4b68      	ldr	r3, [pc, #416]	; (800327c <WriteChar+0x488>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	03db      	lsls	r3, r3, #15
 80030de:	b29a      	uxth	r2, r3
 80030e0:	4b66      	ldr	r3, [pc, #408]	; (800327c <WriteChar+0x488>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	085b      	lsrs	r3, r3, #1
 80030e6:	075b      	lsls	r3, r3, #29
 80030e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030ec:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80030ee:	4b63      	ldr	r3, [pc, #396]	; (800327c <WriteChar+0x488>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	089b      	lsrs	r3, r3, #2
 80030f4:	071b      	lsls	r3, r3, #28
 80030f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030fa:	431a      	orrs	r2, r3
 80030fc:	4b5f      	ldr	r3, [pc, #380]	; (800327c <WriteChar+0x488>)
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	08db      	lsrs	r3, r3, #3
 8003102:	039b      	lsls	r3, r3, #14
 8003104:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003108:	4313      	orrs	r3, r2
 800310a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	4a5c      	ldr	r2, [pc, #368]	; (8003280 <WriteChar+0x48c>)
 8003110:	2104      	movs	r1, #4
 8003112:	485c      	ldr	r0, [pc, #368]	; (8003284 <WriteChar+0x490>)
 8003114:	f002 f814 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003118:	4b58      	ldr	r3, [pc, #352]	; (800327c <WriteChar+0x488>)
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	03db      	lsls	r3, r3, #15
 800311e:	b29a      	uxth	r2, r3
 8003120:	4b56      	ldr	r3, [pc, #344]	; (800327c <WriteChar+0x488>)
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	085b      	lsrs	r3, r3, #1
 8003126:	075b      	lsls	r3, r3, #29
 8003128:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800312c:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800312e:	4b53      	ldr	r3, [pc, #332]	; (800327c <WriteChar+0x488>)
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	089b      	lsrs	r3, r3, #2
 8003134:	071b      	lsls	r3, r3, #28
 8003136:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800313a:	431a      	orrs	r2, r3
 800313c:	4b4f      	ldr	r3, [pc, #316]	; (800327c <WriteChar+0x488>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	08db      	lsrs	r3, r3, #3
 8003142:	039b      	lsls	r3, r3, #14
 8003144:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8003148:	4313      	orrs	r3, r2
 800314a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	4a4c      	ldr	r2, [pc, #304]	; (8003280 <WriteChar+0x48c>)
 8003150:	2106      	movs	r1, #6
 8003152:	484c      	ldr	r0, [pc, #304]	; (8003284 <WriteChar+0x490>)
 8003154:	f001 fff4 	bl	8005140 <HAL_LCD_Write>
      break;
 8003158:	e1c1      	b.n	80034de <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800315a:	4b48      	ldr	r3, [pc, #288]	; (800327c <WriteChar+0x488>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	07da      	lsls	r2, r3, #31
 8003160:	4b46      	ldr	r3, [pc, #280]	; (800327c <WriteChar+0x488>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	08db      	lsrs	r3, r3, #3
 8003166:	079b      	lsls	r3, r3, #30
 8003168:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800316c:	4313      	orrs	r3, r2
 800316e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8003176:	2100      	movs	r1, #0
 8003178:	4842      	ldr	r0, [pc, #264]	; (8003284 <WriteChar+0x490>)
 800317a:	f001 ffe1 	bl	8005140 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800317e:	4b3f      	ldr	r3, [pc, #252]	; (800327c <WriteChar+0x488>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0202 	and.w	r2, r3, #2
 8003186:	4b3d      	ldr	r3, [pc, #244]	; (800327c <WriteChar+0x488>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	089b      	lsrs	r3, r3, #2
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	4313      	orrs	r3, r2
 8003192:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f06f 0203 	mvn.w	r2, #3
 800319a:	2101      	movs	r1, #1
 800319c:	4839      	ldr	r0, [pc, #228]	; (8003284 <WriteChar+0x490>)
 800319e:	f001 ffcf 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80031a2:	4b36      	ldr	r3, [pc, #216]	; (800327c <WriteChar+0x488>)
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	07da      	lsls	r2, r3, #31
 80031a8:	4b34      	ldr	r3, [pc, #208]	; (800327c <WriteChar+0x488>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	08db      	lsrs	r3, r3, #3
 80031ae:	079b      	lsls	r3, r3, #30
 80031b0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80031b4:	4313      	orrs	r3, r2
 80031b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80031be:	2102      	movs	r1, #2
 80031c0:	4830      	ldr	r0, [pc, #192]	; (8003284 <WriteChar+0x490>)
 80031c2:	f001 ffbd 	bl	8005140 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80031c6:	4b2d      	ldr	r3, [pc, #180]	; (800327c <WriteChar+0x488>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f003 0202 	and.w	r2, r3, #2
 80031ce:	4b2b      	ldr	r3, [pc, #172]	; (800327c <WriteChar+0x488>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	089b      	lsrs	r3, r3, #2
 80031d4:	f003 0301 	and.w	r3, r3, #1
 80031d8:	4313      	orrs	r3, r2
 80031da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f06f 0203 	mvn.w	r2, #3
 80031e2:	2103      	movs	r1, #3
 80031e4:	4827      	ldr	r0, [pc, #156]	; (8003284 <WriteChar+0x490>)
 80031e6:	f001 ffab 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80031ea:	4b24      	ldr	r3, [pc, #144]	; (800327c <WriteChar+0x488>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	07da      	lsls	r2, r3, #31
 80031f0:	4b22      	ldr	r3, [pc, #136]	; (800327c <WriteChar+0x488>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	08db      	lsrs	r3, r3, #3
 80031f6:	079b      	lsls	r3, r3, #30
 80031f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80031fc:	4313      	orrs	r3, r2
 80031fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8003206:	2104      	movs	r1, #4
 8003208:	481e      	ldr	r0, [pc, #120]	; (8003284 <WriteChar+0x490>)
 800320a:	f001 ff99 	bl	8005140 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800320e:	4b1b      	ldr	r3, [pc, #108]	; (800327c <WriteChar+0x488>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f003 0202 	and.w	r2, r3, #2
 8003216:	4b19      	ldr	r3, [pc, #100]	; (800327c <WriteChar+0x488>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	089b      	lsrs	r3, r3, #2
 800321c:	f003 0301 	and.w	r3, r3, #1
 8003220:	4313      	orrs	r3, r2
 8003222:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f06f 0203 	mvn.w	r2, #3
 800322a:	2105      	movs	r1, #5
 800322c:	4815      	ldr	r0, [pc, #84]	; (8003284 <WriteChar+0x490>)
 800322e:	f001 ff87 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8003232:	4b12      	ldr	r3, [pc, #72]	; (800327c <WriteChar+0x488>)
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	07da      	lsls	r2, r3, #31
 8003238:	4b10      	ldr	r3, [pc, #64]	; (800327c <WriteChar+0x488>)
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	08db      	lsrs	r3, r3, #3
 800323e:	079b      	lsls	r3, r3, #30
 8003240:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003244:	4313      	orrs	r3, r2
 8003246:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800324e:	2106      	movs	r1, #6
 8003250:	480c      	ldr	r0, [pc, #48]	; (8003284 <WriteChar+0x490>)
 8003252:	f001 ff75 	bl	8005140 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8003256:	4b09      	ldr	r3, [pc, #36]	; (800327c <WriteChar+0x488>)
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f003 0202 	and.w	r2, r3, #2
 800325e:	4b07      	ldr	r3, [pc, #28]	; (800327c <WriteChar+0x488>)
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	089b      	lsrs	r3, r3, #2
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	4313      	orrs	r3, r2
 800326a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f06f 0203 	mvn.w	r2, #3
 8003272:	2107      	movs	r1, #7
 8003274:	4803      	ldr	r0, [pc, #12]	; (8003284 <WriteChar+0x490>)
 8003276:	f001 ff63 	bl	8005140 <HAL_LCD_Write>
      break;
 800327a:	e130      	b.n	80034de <WriteChar+0x6ea>
 800327c:	200003ac 	.word	0x200003ac
 8003280:	cfff3fff 	.word	0xcfff3fff
 8003284:	20000370 	.word	0x20000370

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8003288:	4b97      	ldr	r3, [pc, #604]	; (80034e8 <WriteChar+0x6f4>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	085b      	lsrs	r3, r3, #1
 800328e:	065b      	lsls	r3, r3, #25
 8003290:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8003294:	4b94      	ldr	r3, [pc, #592]	; (80034e8 <WriteChar+0x6f4>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	089b      	lsrs	r3, r3, #2
 800329a:	061b      	lsls	r3, r3, #24
 800329c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032a0:	4313      	orrs	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80032aa:	2100      	movs	r1, #0
 80032ac:	488f      	ldr	r0, [pc, #572]	; (80034ec <WriteChar+0x6f8>)
 80032ae:	f001 ff47 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80032b2:	4b8d      	ldr	r3, [pc, #564]	; (80034e8 <WriteChar+0x6f4>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	f003 0208 	and.w	r2, r3, #8
 80032bc:	4b8a      	ldr	r3, [pc, #552]	; (80034e8 <WriteChar+0x6f4>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	08db      	lsrs	r3, r3, #3
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	f003 0304 	and.w	r3, r3, #4
 80032c8:	4313      	orrs	r3, r2
 80032ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f06f 020c 	mvn.w	r2, #12
 80032d2:	2101      	movs	r1, #1
 80032d4:	4885      	ldr	r0, [pc, #532]	; (80034ec <WriteChar+0x6f8>)
 80032d6:	f001 ff33 	bl	8005140 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80032da:	4b83      	ldr	r3, [pc, #524]	; (80034e8 <WriteChar+0x6f4>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	085b      	lsrs	r3, r3, #1
 80032e0:	065b      	lsls	r3, r3, #25
 80032e2:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80032e6:	4b80      	ldr	r3, [pc, #512]	; (80034e8 <WriteChar+0x6f4>)
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	089b      	lsrs	r3, r3, #2
 80032ec:	061b      	lsls	r3, r3, #24
 80032ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032f2:	4313      	orrs	r3, r2
 80032f4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80032fc:	2102      	movs	r1, #2
 80032fe:	487b      	ldr	r0, [pc, #492]	; (80034ec <WriteChar+0x6f8>)
 8003300:	f001 ff1e 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003304:	4b78      	ldr	r3, [pc, #480]	; (80034e8 <WriteChar+0x6f4>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	f003 0208 	and.w	r2, r3, #8
 800330e:	4b76      	ldr	r3, [pc, #472]	; (80034e8 <WriteChar+0x6f4>)
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	08db      	lsrs	r3, r3, #3
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	f003 0304 	and.w	r3, r3, #4
 800331a:	4313      	orrs	r3, r2
 800331c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f06f 020c 	mvn.w	r2, #12
 8003324:	2103      	movs	r1, #3
 8003326:	4871      	ldr	r0, [pc, #452]	; (80034ec <WriteChar+0x6f8>)
 8003328:	f001 ff0a 	bl	8005140 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800332c:	4b6e      	ldr	r3, [pc, #440]	; (80034e8 <WriteChar+0x6f4>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	085b      	lsrs	r3, r3, #1
 8003332:	065b      	lsls	r3, r3, #25
 8003334:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8003338:	4b6b      	ldr	r3, [pc, #428]	; (80034e8 <WriteChar+0x6f4>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	089b      	lsrs	r3, r3, #2
 800333e:	061b      	lsls	r3, r3, #24
 8003340:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003344:	4313      	orrs	r3, r2
 8003346:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800334e:	2104      	movs	r1, #4
 8003350:	4866      	ldr	r0, [pc, #408]	; (80034ec <WriteChar+0x6f8>)
 8003352:	f001 fef5 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8003356:	4b64      	ldr	r3, [pc, #400]	; (80034e8 <WriteChar+0x6f4>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	f003 0208 	and.w	r2, r3, #8
 8003360:	4b61      	ldr	r3, [pc, #388]	; (80034e8 <WriteChar+0x6f4>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	08db      	lsrs	r3, r3, #3
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	f003 0304 	and.w	r3, r3, #4
 800336c:	4313      	orrs	r3, r2
 800336e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f06f 020c 	mvn.w	r2, #12
 8003376:	2105      	movs	r1, #5
 8003378:	485c      	ldr	r0, [pc, #368]	; (80034ec <WriteChar+0x6f8>)
 800337a:	f001 fee1 	bl	8005140 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800337e:	4b5a      	ldr	r3, [pc, #360]	; (80034e8 <WriteChar+0x6f4>)
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	085b      	lsrs	r3, r3, #1
 8003384:	065b      	lsls	r3, r3, #25
 8003386:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800338a:	4b57      	ldr	r3, [pc, #348]	; (80034e8 <WriteChar+0x6f4>)
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	089b      	lsrs	r3, r3, #2
 8003390:	061b      	lsls	r3, r3, #24
 8003392:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003396:	4313      	orrs	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80033a0:	2106      	movs	r1, #6
 80033a2:	4852      	ldr	r0, [pc, #328]	; (80034ec <WriteChar+0x6f8>)
 80033a4:	f001 fecc 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80033a8:	4b4f      	ldr	r3, [pc, #316]	; (80034e8 <WriteChar+0x6f4>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	00db      	lsls	r3, r3, #3
 80033ae:	f003 0208 	and.w	r2, r3, #8
 80033b2:	4b4d      	ldr	r3, [pc, #308]	; (80034e8 <WriteChar+0x6f4>)
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	08db      	lsrs	r3, r3, #3
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	f003 0304 	and.w	r3, r3, #4
 80033be:	4313      	orrs	r3, r2
 80033c0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	f06f 020c 	mvn.w	r2, #12
 80033c8:	2107      	movs	r1, #7
 80033ca:	4848      	ldr	r0, [pc, #288]	; (80034ec <WriteChar+0x6f8>)
 80033cc:	f001 feb8 	bl	8005140 <HAL_LCD_Write>
      break;
 80033d0:	e085      	b.n	80034de <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80033d2:	4b45      	ldr	r3, [pc, #276]	; (80034e8 <WriteChar+0x6f4>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	045b      	lsls	r3, r3, #17
 80033d8:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80033dc:	4b42      	ldr	r3, [pc, #264]	; (80034e8 <WriteChar+0x6f4>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	085b      	lsrs	r3, r3, #1
 80033e2:	021b      	lsls	r3, r3, #8
 80033e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033e8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80033ea:	4b3f      	ldr	r3, [pc, #252]	; (80034e8 <WriteChar+0x6f4>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	089b      	lsrs	r3, r3, #2
 80033f0:	025b      	lsls	r3, r3, #9
 80033f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033f6:	431a      	orrs	r2, r3
 80033f8:	4b3b      	ldr	r3, [pc, #236]	; (80034e8 <WriteChar+0x6f4>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	08db      	lsrs	r3, r3, #3
 80033fe:	069b      	lsls	r3, r3, #26
 8003400:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003404:	4313      	orrs	r3, r2
 8003406:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	4a39      	ldr	r2, [pc, #228]	; (80034f0 <WriteChar+0x6fc>)
 800340c:	2100      	movs	r1, #0
 800340e:	4837      	ldr	r0, [pc, #220]	; (80034ec <WriteChar+0x6f8>)
 8003410:	f001 fe96 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003414:	4b34      	ldr	r3, [pc, #208]	; (80034e8 <WriteChar+0x6f4>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	045b      	lsls	r3, r3, #17
 800341a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800341e:	4b32      	ldr	r3, [pc, #200]	; (80034e8 <WriteChar+0x6f4>)
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	085b      	lsrs	r3, r3, #1
 8003424:	021b      	lsls	r3, r3, #8
 8003426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800342a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800342c:	4b2e      	ldr	r3, [pc, #184]	; (80034e8 <WriteChar+0x6f4>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	089b      	lsrs	r3, r3, #2
 8003432:	025b      	lsls	r3, r3, #9
 8003434:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003438:	431a      	orrs	r2, r3
 800343a:	4b2b      	ldr	r3, [pc, #172]	; (80034e8 <WriteChar+0x6f4>)
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	08db      	lsrs	r3, r3, #3
 8003440:	069b      	lsls	r3, r3, #26
 8003442:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003446:	4313      	orrs	r3, r2
 8003448:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	4a28      	ldr	r2, [pc, #160]	; (80034f0 <WriteChar+0x6fc>)
 800344e:	2102      	movs	r1, #2
 8003450:	4826      	ldr	r0, [pc, #152]	; (80034ec <WriteChar+0x6f8>)
 8003452:	f001 fe75 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003456:	4b24      	ldr	r3, [pc, #144]	; (80034e8 <WriteChar+0x6f4>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	045b      	lsls	r3, r3, #17
 800345c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003460:	4b21      	ldr	r3, [pc, #132]	; (80034e8 <WriteChar+0x6f4>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	085b      	lsrs	r3, r3, #1
 8003466:	021b      	lsls	r3, r3, #8
 8003468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800346c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800346e:	4b1e      	ldr	r3, [pc, #120]	; (80034e8 <WriteChar+0x6f4>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	089b      	lsrs	r3, r3, #2
 8003474:	025b      	lsls	r3, r3, #9
 8003476:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800347a:	431a      	orrs	r2, r3
 800347c:	4b1a      	ldr	r3, [pc, #104]	; (80034e8 <WriteChar+0x6f4>)
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	08db      	lsrs	r3, r3, #3
 8003482:	069b      	lsls	r3, r3, #26
 8003484:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003488:	4313      	orrs	r3, r2
 800348a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	4a18      	ldr	r2, [pc, #96]	; (80034f0 <WriteChar+0x6fc>)
 8003490:	2104      	movs	r1, #4
 8003492:	4816      	ldr	r0, [pc, #88]	; (80034ec <WriteChar+0x6f8>)
 8003494:	f001 fe54 	bl	8005140 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003498:	4b13      	ldr	r3, [pc, #76]	; (80034e8 <WriteChar+0x6f4>)
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	045b      	lsls	r3, r3, #17
 800349e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80034a2:	4b11      	ldr	r3, [pc, #68]	; (80034e8 <WriteChar+0x6f4>)
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	085b      	lsrs	r3, r3, #1
 80034a8:	021b      	lsls	r3, r3, #8
 80034aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ae:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80034b0:	4b0d      	ldr	r3, [pc, #52]	; (80034e8 <WriteChar+0x6f4>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	089b      	lsrs	r3, r3, #2
 80034b6:	025b      	lsls	r3, r3, #9
 80034b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034bc:	431a      	orrs	r2, r3
 80034be:	4b0a      	ldr	r3, [pc, #40]	; (80034e8 <WriteChar+0x6f4>)
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	08db      	lsrs	r3, r3, #3
 80034c4:	069b      	lsls	r3, r3, #26
 80034c6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	4a07      	ldr	r2, [pc, #28]	; (80034f0 <WriteChar+0x6fc>)
 80034d2:	2106      	movs	r1, #6
 80034d4:	4805      	ldr	r0, [pc, #20]	; (80034ec <WriteChar+0x6f8>)
 80034d6:	f001 fe33 	bl	8005140 <HAL_LCD_Write>
      break;
 80034da:	e000      	b.n	80034de <WriteChar+0x6ea>

    default:
      break;
 80034dc:	bf00      	nop
  }
}
 80034de:	bf00      	nop
 80034e0:	3710      	adds	r7, #16
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	200003ac 	.word	0x200003ac
 80034ec:	20000370 	.word	0x20000370
 80034f0:	fbfdfcff 	.word	0xfbfdfcff

080034f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034fa:	4b0f      	ldr	r3, [pc, #60]	; (8003538 <HAL_MspInit+0x44>)
 80034fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034fe:	4a0e      	ldr	r2, [pc, #56]	; (8003538 <HAL_MspInit+0x44>)
 8003500:	f043 0301 	orr.w	r3, r3, #1
 8003504:	6613      	str	r3, [r2, #96]	; 0x60
 8003506:	4b0c      	ldr	r3, [pc, #48]	; (8003538 <HAL_MspInit+0x44>)
 8003508:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	607b      	str	r3, [r7, #4]
 8003510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003512:	4b09      	ldr	r3, [pc, #36]	; (8003538 <HAL_MspInit+0x44>)
 8003514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003516:	4a08      	ldr	r2, [pc, #32]	; (8003538 <HAL_MspInit+0x44>)
 8003518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800351c:	6593      	str	r3, [r2, #88]	; 0x58
 800351e:	4b06      	ldr	r3, [pc, #24]	; (8003538 <HAL_MspInit+0x44>)
 8003520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003526:	603b      	str	r3, [r7, #0]
 8003528:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	40021000 	.word	0x40021000

0800353c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b0b0      	sub	sp, #192	; 0xc0
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003544:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	605a      	str	r2, [r3, #4]
 800354e:	609a      	str	r2, [r3, #8]
 8003550:	60da      	str	r2, [r3, #12]
 8003552:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003554:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003558:	2288      	movs	r2, #136	; 0x88
 800355a:	2100      	movs	r1, #0
 800355c:	4618      	mov	r0, r3
 800355e:	f004 fb57 	bl	8007c10 <memset>
  if(hi2c->Instance==I2C1)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a63      	ldr	r2, [pc, #396]	; (80036f4 <HAL_I2C_MspInit+0x1b8>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d13b      	bne.n	80035e4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800356c:	2340      	movs	r3, #64	; 0x40
 800356e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003570:	2300      	movs	r3, #0
 8003572:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003574:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003578:	4618      	mov	r0, r3
 800357a:	f002 fd51 	bl	8006020 <HAL_RCCEx_PeriphCLKConfig>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8003584:	f7ff f9a8 	bl	80028d8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003588:	4b5b      	ldr	r3, [pc, #364]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 800358a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800358c:	4a5a      	ldr	r2, [pc, #360]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 800358e:	f043 0302 	orr.w	r3, r3, #2
 8003592:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003594:	4b58      	ldr	r3, [pc, #352]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 8003596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	623b      	str	r3, [r7, #32]
 800359e:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035a0:	23c0      	movs	r3, #192	; 0xc0
 80035a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035a6:	2312      	movs	r3, #18
 80035a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ac:	2300      	movs	r3, #0
 80035ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035b2:	2303      	movs	r3, #3
 80035b4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035b8:	2304      	movs	r3, #4
 80035ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035be:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80035c2:	4619      	mov	r1, r3
 80035c4:	484d      	ldr	r0, [pc, #308]	; (80036fc <HAL_I2C_MspInit+0x1c0>)
 80035c6:	f000 fd3d 	bl	8004044 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80035ca:	4b4b      	ldr	r3, [pc, #300]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 80035cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ce:	4a4a      	ldr	r2, [pc, #296]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 80035d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80035d4:	6593      	str	r3, [r2, #88]	; 0x58
 80035d6:	4b48      	ldr	r3, [pc, #288]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 80035d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035de:	61fb      	str	r3, [r7, #28]
 80035e0:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80035e2:	e082      	b.n	80036ea <HAL_I2C_MspInit+0x1ae>
  else if(hi2c->Instance==I2C2)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a45      	ldr	r2, [pc, #276]	; (8003700 <HAL_I2C_MspInit+0x1c4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d13c      	bne.n	8003668 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80035ee:	2380      	movs	r3, #128	; 0x80
 80035f0:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80035f2:	2300      	movs	r3, #0
 80035f4:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035fa:	4618      	mov	r0, r3
 80035fc:	f002 fd10 	bl	8006020 <HAL_RCCEx_PeriphCLKConfig>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <HAL_I2C_MspInit+0xce>
      Error_Handler();
 8003606:	f7ff f967 	bl	80028d8 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800360a:	4b3b      	ldr	r3, [pc, #236]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 800360c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800360e:	4a3a      	ldr	r2, [pc, #232]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 8003610:	f043 0302 	orr.w	r3, r3, #2
 8003614:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003616:	4b38      	ldr	r3, [pc, #224]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 8003618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	61bb      	str	r3, [r7, #24]
 8003620:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003622:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003626:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800362a:	2312      	movs	r3, #18
 800362c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003630:	2300      	movs	r3, #0
 8003632:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003636:	2303      	movs	r3, #3
 8003638:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800363c:	2304      	movs	r3, #4
 800363e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003642:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003646:	4619      	mov	r1, r3
 8003648:	482c      	ldr	r0, [pc, #176]	; (80036fc <HAL_I2C_MspInit+0x1c0>)
 800364a:	f000 fcfb 	bl	8004044 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800364e:	4b2a      	ldr	r3, [pc, #168]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 8003650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003652:	4a29      	ldr	r2, [pc, #164]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 8003654:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003658:	6593      	str	r3, [r2, #88]	; 0x58
 800365a:	4b27      	ldr	r3, [pc, #156]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 800365c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800365e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003662:	617b      	str	r3, [r7, #20]
 8003664:	697b      	ldr	r3, [r7, #20]
}
 8003666:	e040      	b.n	80036ea <HAL_I2C_MspInit+0x1ae>
  else if(hi2c->Instance==I2C3)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a25      	ldr	r2, [pc, #148]	; (8003704 <HAL_I2C_MspInit+0x1c8>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d13b      	bne.n	80036ea <HAL_I2C_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8003672:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003676:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8003678:	2300      	movs	r3, #0
 800367a:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800367c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003680:	4618      	mov	r0, r3
 8003682:	f002 fccd 	bl	8006020 <HAL_RCCEx_PeriphCLKConfig>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d001      	beq.n	8003690 <HAL_I2C_MspInit+0x154>
      Error_Handler();
 800368c:	f7ff f924 	bl	80028d8 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003690:	4b19      	ldr	r3, [pc, #100]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 8003692:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003694:	4a18      	ldr	r2, [pc, #96]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 8003696:	f043 0304 	orr.w	r3, r3, #4
 800369a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800369c:	4b16      	ldr	r3, [pc, #88]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 800369e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	613b      	str	r3, [r7, #16]
 80036a6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80036a8:	2303      	movs	r3, #3
 80036aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036ae:	2312      	movs	r3, #18
 80036b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b4:	2300      	movs	r3, #0
 80036b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036ba:	2303      	movs	r3, #3
 80036bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80036c0:	2304      	movs	r3, #4
 80036c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036c6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80036ca:	4619      	mov	r1, r3
 80036cc:	480e      	ldr	r0, [pc, #56]	; (8003708 <HAL_I2C_MspInit+0x1cc>)
 80036ce:	f000 fcb9 	bl	8004044 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80036d2:	4b09      	ldr	r3, [pc, #36]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 80036d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d6:	4a08      	ldr	r2, [pc, #32]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 80036d8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80036dc:	6593      	str	r3, [r2, #88]	; 0x58
 80036de:	4b06      	ldr	r3, [pc, #24]	; (80036f8 <HAL_I2C_MspInit+0x1bc>)
 80036e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	68fb      	ldr	r3, [r7, #12]
}
 80036ea:	bf00      	nop
 80036ec:	37c0      	adds	r7, #192	; 0xc0
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40005400 	.word	0x40005400
 80036f8:	40021000 	.word	0x40021000
 80036fc:	48000400 	.word	0x48000400
 8003700:	40005800 	.word	0x40005800
 8003704:	40005c00 	.word	0x40005c00
 8003708:	48000800 	.word	0x48000800

0800370c <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b0ae      	sub	sp, #184	; 0xb8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003714:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	605a      	str	r2, [r3, #4]
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	60da      	str	r2, [r3, #12]
 8003722:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003724:	f107 031c 	add.w	r3, r7, #28
 8003728:	2288      	movs	r2, #136	; 0x88
 800372a:	2100      	movs	r1, #0
 800372c:	4618      	mov	r0, r3
 800372e:	f004 fa6f 	bl	8007c10 <memset>
  if(hlcd->Instance==LCD)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a45      	ldr	r2, [pc, #276]	; (800384c <HAL_LCD_MspInit+0x140>)
 8003738:	4293      	cmp	r3, r2
 800373a:	f040 8083 	bne.w	8003844 <HAL_LCD_MspInit+0x138>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800373e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003742:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003744:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003748:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800374c:	f107 031c 	add.w	r3, r7, #28
 8003750:	4618      	mov	r0, r3
 8003752:	f002 fc65 	bl	8006020 <HAL_RCCEx_PeriphCLKConfig>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 800375c:	f7ff f8bc 	bl	80028d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8003760:	4b3b      	ldr	r3, [pc, #236]	; (8003850 <HAL_LCD_MspInit+0x144>)
 8003762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003764:	4a3a      	ldr	r2, [pc, #232]	; (8003850 <HAL_LCD_MspInit+0x144>)
 8003766:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800376a:	6593      	str	r3, [r2, #88]	; 0x58
 800376c:	4b38      	ldr	r3, [pc, #224]	; (8003850 <HAL_LCD_MspInit+0x144>)
 800376e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003770:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003774:	61bb      	str	r3, [r7, #24]
 8003776:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003778:	4b35      	ldr	r3, [pc, #212]	; (8003850 <HAL_LCD_MspInit+0x144>)
 800377a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800377c:	4a34      	ldr	r2, [pc, #208]	; (8003850 <HAL_LCD_MspInit+0x144>)
 800377e:	f043 0304 	orr.w	r3, r3, #4
 8003782:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003784:	4b32      	ldr	r3, [pc, #200]	; (8003850 <HAL_LCD_MspInit+0x144>)
 8003786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003790:	4b2f      	ldr	r3, [pc, #188]	; (8003850 <HAL_LCD_MspInit+0x144>)
 8003792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003794:	4a2e      	ldr	r2, [pc, #184]	; (8003850 <HAL_LCD_MspInit+0x144>)
 8003796:	f043 0301 	orr.w	r3, r3, #1
 800379a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800379c:	4b2c      	ldr	r3, [pc, #176]	; (8003850 <HAL_LCD_MspInit+0x144>)
 800379e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	613b      	str	r3, [r7, #16]
 80037a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037a8:	4b29      	ldr	r3, [pc, #164]	; (8003850 <HAL_LCD_MspInit+0x144>)
 80037aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ac:	4a28      	ldr	r2, [pc, #160]	; (8003850 <HAL_LCD_MspInit+0x144>)
 80037ae:	f043 0302 	orr.w	r3, r3, #2
 80037b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037b4:	4b26      	ldr	r3, [pc, #152]	; (8003850 <HAL_LCD_MspInit+0x144>)
 80037b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    PA10     ------> LCD_COM2
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = VLCD_Pin;
 80037c0:	2308      	movs	r3, #8
 80037c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c6:	2302      	movs	r3, #2
 80037c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037cc:	2300      	movs	r3, #0
 80037ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037d2:	2300      	movs	r3, #0
 80037d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80037d8:	230b      	movs	r3, #11
 80037da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(VLCD_GPIO_Port, &GPIO_InitStruct);
 80037de:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80037e2:	4619      	mov	r1, r3
 80037e4:	481b      	ldr	r0, [pc, #108]	; (8003854 <HAL_LCD_MspInit+0x148>)
 80037e6:	f000 fc2d 	bl	8004044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = COM0_Pin|COM1_Pin|COM2_Pin;
 80037ea:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80037ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f2:	2302      	movs	r3, #2
 80037f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f8:	2300      	movs	r3, #0
 80037fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037fe:	2300      	movs	r3, #0
 8003800:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8003804:	230b      	movs	r3, #11
 8003806:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800380a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800380e:	4619      	mov	r1, r3
 8003810:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003814:	f000 fc16 	bl	8004044 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003818:	f44f 7300 	mov.w	r3, #512	; 0x200
 800381c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003820:	2302      	movs	r3, #2
 8003822:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003826:	2300      	movs	r3, #0
 8003828:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800382c:	2300      	movs	r3, #0
 800382e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8003832:	230b      	movs	r3, #11
 8003834:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003838:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800383c:	4619      	mov	r1, r3
 800383e:	4806      	ldr	r0, [pc, #24]	; (8003858 <HAL_LCD_MspInit+0x14c>)
 8003840:	f000 fc00 	bl	8004044 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8003844:	bf00      	nop
 8003846:	37b8      	adds	r7, #184	; 0xb8
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	40002400 	.word	0x40002400
 8003850:	40021000 	.word	0x40021000
 8003854:	48000800 	.word	0x48000800
 8003858:	48000400 	.word	0x48000400

0800385c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b0ac      	sub	sp, #176	; 0xb0
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003864:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]
 800386c:	605a      	str	r2, [r3, #4]
 800386e:	609a      	str	r2, [r3, #8]
 8003870:	60da      	str	r2, [r3, #12]
 8003872:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003874:	f107 0314 	add.w	r3, r7, #20
 8003878:	2288      	movs	r2, #136	; 0x88
 800387a:	2100      	movs	r1, #0
 800387c:	4618      	mov	r0, r3
 800387e:	f004 f9c7 	bl	8007c10 <memset>
  if(huart->Instance==USART2)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a25      	ldr	r2, [pc, #148]	; (800391c <HAL_UART_MspInit+0xc0>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d142      	bne.n	8003912 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800388c:	2302      	movs	r3, #2
 800388e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003890:	2300      	movs	r3, #0
 8003892:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003894:	f107 0314 	add.w	r3, r7, #20
 8003898:	4618      	mov	r0, r3
 800389a:	f002 fbc1 	bl	8006020 <HAL_RCCEx_PeriphCLKConfig>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80038a4:	f7ff f818 	bl	80028d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80038a8:	4b1d      	ldr	r3, [pc, #116]	; (8003920 <HAL_UART_MspInit+0xc4>)
 80038aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ac:	4a1c      	ldr	r2, [pc, #112]	; (8003920 <HAL_UART_MspInit+0xc4>)
 80038ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038b2:	6593      	str	r3, [r2, #88]	; 0x58
 80038b4:	4b1a      	ldr	r3, [pc, #104]	; (8003920 <HAL_UART_MspInit+0xc4>)
 80038b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038bc:	613b      	str	r3, [r7, #16]
 80038be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80038c0:	4b17      	ldr	r3, [pc, #92]	; (8003920 <HAL_UART_MspInit+0xc4>)
 80038c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038c4:	4a16      	ldr	r2, [pc, #88]	; (8003920 <HAL_UART_MspInit+0xc4>)
 80038c6:	f043 0308 	orr.w	r3, r3, #8
 80038ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038cc:	4b14      	ldr	r3, [pc, #80]	; (8003920 <HAL_UART_MspInit+0xc4>)
 80038ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038d0:	f003 0308 	and.w	r3, r3, #8
 80038d4:	60fb      	str	r3, [r7, #12]
 80038d6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80038d8:	2360      	movs	r3, #96	; 0x60
 80038da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038de:	2302      	movs	r3, #2
 80038e0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e4:	2300      	movs	r3, #0
 80038e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038ea:	2303      	movs	r3, #3
 80038ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80038f0:	2307      	movs	r3, #7
 80038f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038f6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80038fa:	4619      	mov	r1, r3
 80038fc:	4809      	ldr	r0, [pc, #36]	; (8003924 <HAL_UART_MspInit+0xc8>)
 80038fe:	f000 fba1 	bl	8004044 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003902:	2200      	movs	r2, #0
 8003904:	2100      	movs	r1, #0
 8003906:	2026      	movs	r0, #38	; 0x26
 8003908:	f000 fae7 	bl	8003eda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800390c:	2026      	movs	r0, #38	; 0x26
 800390e:	f000 fb00 	bl	8003f12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003912:	bf00      	nop
 8003914:	37b0      	adds	r7, #176	; 0xb0
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40004400 	.word	0x40004400
 8003920:	40021000 	.word	0x40021000
 8003924:	48000c00 	.word	0x48000c00

08003928 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800392c:	e7fe      	b.n	800392c <NMI_Handler+0x4>

0800392e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800392e:	b480      	push	{r7}
 8003930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003932:	e7fe      	b.n	8003932 <HardFault_Handler+0x4>

08003934 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003938:	e7fe      	b.n	8003938 <MemManage_Handler+0x4>

0800393a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800393a:	b480      	push	{r7}
 800393c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800393e:	e7fe      	b.n	800393e <BusFault_Handler+0x4>

08003940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003944:	e7fe      	b.n	8003944 <UsageFault_Handler+0x4>

08003946 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003946:	b480      	push	{r7}
 8003948:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800394a:	bf00      	nop
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003958:	bf00      	nop
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr

08003962 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003962:	b480      	push	{r7}
 8003964:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003966:	bf00      	nop
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003974:	f000 f992 	bl	8003c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003978:	bf00      	nop
 800397a:	bd80      	pop	{r7, pc}

0800397c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003980:	4802      	ldr	r0, [pc, #8]	; (800398c <USART2_IRQHandler+0x10>)
 8003982:	f003 f8eb 	bl	8006b5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003986:	bf00      	nop
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	200003c0 	.word	0x200003c0

08003990 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
  return 1;
 8003994:	2301      	movs	r3, #1
}
 8003996:	4618      	mov	r0, r3
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <_kill>:

int _kill(int pid, int sig)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80039aa:	f004 f8ed 	bl	8007b88 <__errno>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2216      	movs	r2, #22
 80039b2:	601a      	str	r2, [r3, #0]
  return -1;
 80039b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3708      	adds	r7, #8
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <_exit>:

void _exit (int status)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80039c8:	f04f 31ff 	mov.w	r1, #4294967295
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f7ff ffe7 	bl	80039a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80039d2:	e7fe      	b.n	80039d2 <_exit+0x12>

080039d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039e0:	2300      	movs	r3, #0
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	e00a      	b.n	80039fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80039e6:	f3af 8000 	nop.w
 80039ea:	4601      	mov	r1, r0
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	1c5a      	adds	r2, r3, #1
 80039f0:	60ba      	str	r2, [r7, #8]
 80039f2:	b2ca      	uxtb	r2, r1
 80039f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	3301      	adds	r3, #1
 80039fa:	617b      	str	r3, [r7, #20]
 80039fc:	697a      	ldr	r2, [r7, #20]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	429a      	cmp	r2, r3
 8003a02:	dbf0      	blt.n	80039e6 <_read+0x12>
  }

  return len;
 8003a04:	687b      	ldr	r3, [r7, #4]
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3718      	adds	r7, #24
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <_close>:
  }
  return len;
}

int _close(int file)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b083      	sub	sp, #12
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003a16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr

08003a26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b083      	sub	sp, #12
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
 8003a2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a36:	605a      	str	r2, [r3, #4]
  return 0;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <_isatty>:

int _isatty(int file)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003a4e:	2301      	movs	r3, #1
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3714      	adds	r7, #20
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
	...

08003a78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a80:	4a14      	ldr	r2, [pc, #80]	; (8003ad4 <_sbrk+0x5c>)
 8003a82:	4b15      	ldr	r3, [pc, #84]	; (8003ad8 <_sbrk+0x60>)
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a8c:	4b13      	ldr	r3, [pc, #76]	; (8003adc <_sbrk+0x64>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d102      	bne.n	8003a9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a94:	4b11      	ldr	r3, [pc, #68]	; (8003adc <_sbrk+0x64>)
 8003a96:	4a12      	ldr	r2, [pc, #72]	; (8003ae0 <_sbrk+0x68>)
 8003a98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a9a:	4b10      	ldr	r3, [pc, #64]	; (8003adc <_sbrk+0x64>)
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d207      	bcs.n	8003ab8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003aa8:	f004 f86e 	bl	8007b88 <__errno>
 8003aac:	4603      	mov	r3, r0
 8003aae:	220c      	movs	r2, #12
 8003ab0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab6:	e009      	b.n	8003acc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ab8:	4b08      	ldr	r3, [pc, #32]	; (8003adc <_sbrk+0x64>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003abe:	4b07      	ldr	r3, [pc, #28]	; (8003adc <_sbrk+0x64>)
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4413      	add	r3, r2
 8003ac6:	4a05      	ldr	r2, [pc, #20]	; (8003adc <_sbrk+0x64>)
 8003ac8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003aca:	68fb      	ldr	r3, [r7, #12]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3718      	adds	r7, #24
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	20018000 	.word	0x20018000
 8003ad8:	00000400 	.word	0x00000400
 8003adc:	200003bc 	.word	0x200003bc
 8003ae0:	20000458 	.word	0x20000458

08003ae4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003ae8:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <SystemInit+0x20>)
 8003aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aee:	4a05      	ldr	r2, [pc, #20]	; (8003b04 <SystemInit+0x20>)
 8003af0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003af4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003af8:	bf00      	nop
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	e000ed00 	.word	0xe000ed00

08003b08 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003b0c:	4b14      	ldr	r3, [pc, #80]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b0e:	4a15      	ldr	r2, [pc, #84]	; (8003b64 <MX_USART2_UART_Init+0x5c>)
 8003b10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003b12:	4b13      	ldr	r3, [pc, #76]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003b18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003b1a:	4b11      	ldr	r3, [pc, #68]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003b20:	4b0f      	ldr	r3, [pc, #60]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003b26:	4b0e      	ldr	r3, [pc, #56]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003b2c:	4b0c      	ldr	r3, [pc, #48]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b2e:	220c      	movs	r2, #12
 8003b30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b32:	4b0b      	ldr	r3, [pc, #44]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b38:	4b09      	ldr	r3, [pc, #36]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b3e:	4b08      	ldr	r3, [pc, #32]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b44:	4b06      	ldr	r3, [pc, #24]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003b4a:	4805      	ldr	r0, [pc, #20]	; (8003b60 <MX_USART2_UART_Init+0x58>)
 8003b4c:	f002 ff24 	bl	8006998 <HAL_UART_Init>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003b56:	f7fe febf 	bl	80028d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003b5a:	bf00      	nop
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	200003c0 	.word	0x200003c0
 8003b64:	40004400 	.word	0x40004400

08003b68 <_write>:
/* USER CODE BEGIN 1 */
/******************************************************************************
function:
			Redefine printf    --UART2
******************************************************************************/
int _write(int file, char *ptr, int len) {
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, ptr, len, 50);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	b29a      	uxth	r2, r3
 8003b78:	2332      	movs	r3, #50	; 0x32
 8003b7a:	68b9      	ldr	r1, [r7, #8]
 8003b7c:	4803      	ldr	r0, [pc, #12]	; (8003b8c <_write+0x24>)
 8003b7e:	f002 ff59 	bl	8006a34 <HAL_UART_Transmit>
	return len;
 8003b82:	687b      	ldr	r3, [r7, #4]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3710      	adds	r7, #16
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	200003c0 	.word	0x200003c0

08003b90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003b90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bc8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003b94:	f7ff ffa6 	bl	8003ae4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b98:	480c      	ldr	r0, [pc, #48]	; (8003bcc <LoopForever+0x6>)
  ldr r1, =_edata
 8003b9a:	490d      	ldr	r1, [pc, #52]	; (8003bd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b9c:	4a0d      	ldr	r2, [pc, #52]	; (8003bd4 <LoopForever+0xe>)
  movs r3, #0
 8003b9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ba0:	e002      	b.n	8003ba8 <LoopCopyDataInit>

08003ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ba6:	3304      	adds	r3, #4

08003ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bac:	d3f9      	bcc.n	8003ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bae:	4a0a      	ldr	r2, [pc, #40]	; (8003bd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003bb0:	4c0a      	ldr	r4, [pc, #40]	; (8003bdc <LoopForever+0x16>)
  movs r3, #0
 8003bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bb4:	e001      	b.n	8003bba <LoopFillZerobss>

08003bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bb8:	3204      	adds	r2, #4

08003bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003bbc:	d3fb      	bcc.n	8003bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003bbe:	f003 ffe9 	bl	8007b94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003bc2:	f7fe fa95 	bl	80020f0 <main>

08003bc6 <LoopForever>:

LoopForever:
    b LoopForever
 8003bc6:	e7fe      	b.n	8003bc6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003bc8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bd0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003bd4:	0800aebc 	.word	0x0800aebc
  ldr r2, =_sbss
 8003bd8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003bdc:	20000458 	.word	0x20000458

08003be0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003be0:	e7fe      	b.n	8003be0 <ADC1_2_IRQHandler>
	...

08003be4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003bea:	2300      	movs	r3, #0
 8003bec:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bee:	4b0c      	ldr	r3, [pc, #48]	; (8003c20 <HAL_Init+0x3c>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a0b      	ldr	r2, [pc, #44]	; (8003c20 <HAL_Init+0x3c>)
 8003bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bf8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bfa:	2003      	movs	r0, #3
 8003bfc:	f000 f962 	bl	8003ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c00:	2000      	movs	r0, #0
 8003c02:	f000 f80f 	bl	8003c24 <HAL_InitTick>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d002      	beq.n	8003c12 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	71fb      	strb	r3, [r7, #7]
 8003c10:	e001      	b.n	8003c16 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003c12:	f7ff fc6f 	bl	80034f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003c16:	79fb      	ldrb	r3, [r7, #7]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3708      	adds	r7, #8
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40022000 	.word	0x40022000

08003c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003c30:	4b17      	ldr	r3, [pc, #92]	; (8003c90 <HAL_InitTick+0x6c>)
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d023      	beq.n	8003c80 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003c38:	4b16      	ldr	r3, [pc, #88]	; (8003c94 <HAL_InitTick+0x70>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4b14      	ldr	r3, [pc, #80]	; (8003c90 <HAL_InitTick+0x6c>)
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	4619      	mov	r1, r3
 8003c42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f000 f96d 	bl	8003f2e <HAL_SYSTICK_Config>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d10f      	bne.n	8003c7a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2b0f      	cmp	r3, #15
 8003c5e:	d809      	bhi.n	8003c74 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c60:	2200      	movs	r2, #0
 8003c62:	6879      	ldr	r1, [r7, #4]
 8003c64:	f04f 30ff 	mov.w	r0, #4294967295
 8003c68:	f000 f937 	bl	8003eda <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003c6c:	4a0a      	ldr	r2, [pc, #40]	; (8003c98 <HAL_InitTick+0x74>)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6013      	str	r3, [r2, #0]
 8003c72:	e007      	b.n	8003c84 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	73fb      	strb	r3, [r7, #15]
 8003c78:	e004      	b.n	8003c84 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	73fb      	strb	r3, [r7, #15]
 8003c7e:	e001      	b.n	8003c84 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	20000008 	.word	0x20000008
 8003c94:	20000000 	.word	0x20000000
 8003c98:	20000004 	.word	0x20000004

08003c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003ca0:	4b06      	ldr	r3, [pc, #24]	; (8003cbc <HAL_IncTick+0x20>)
 8003ca2:	781b      	ldrb	r3, [r3, #0]
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	4b06      	ldr	r3, [pc, #24]	; (8003cc0 <HAL_IncTick+0x24>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4413      	add	r3, r2
 8003cac:	4a04      	ldr	r2, [pc, #16]	; (8003cc0 <HAL_IncTick+0x24>)
 8003cae:	6013      	str	r3, [r2, #0]
}
 8003cb0:	bf00      	nop
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	20000008 	.word	0x20000008
 8003cc0:	20000444 	.word	0x20000444

08003cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8003cc8:	4b03      	ldr	r3, [pc, #12]	; (8003cd8 <HAL_GetTick+0x14>)
 8003cca:	681b      	ldr	r3, [r3, #0]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	20000444 	.word	0x20000444

08003cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ce4:	f7ff ffee 	bl	8003cc4 <HAL_GetTick>
 8003ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf4:	d005      	beq.n	8003d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003cf6:	4b0a      	ldr	r3, [pc, #40]	; (8003d20 <HAL_Delay+0x44>)
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	4413      	add	r3, r2
 8003d00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d02:	bf00      	nop
 8003d04:	f7ff ffde 	bl	8003cc4 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d8f7      	bhi.n	8003d04 <HAL_Delay+0x28>
  {
  }
}
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	20000008 	.word	0x20000008

08003d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f003 0307 	and.w	r3, r3, #7
 8003d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d34:	4b0c      	ldr	r3, [pc, #48]	; (8003d68 <__NVIC_SetPriorityGrouping+0x44>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d3a:	68ba      	ldr	r2, [r7, #8]
 8003d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d40:	4013      	ands	r3, r2
 8003d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d56:	4a04      	ldr	r2, [pc, #16]	; (8003d68 <__NVIC_SetPriorityGrouping+0x44>)
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	60d3      	str	r3, [r2, #12]
}
 8003d5c:	bf00      	nop
 8003d5e:	3714      	adds	r7, #20
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	e000ed00 	.word	0xe000ed00

08003d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d70:	4b04      	ldr	r3, [pc, #16]	; (8003d84 <__NVIC_GetPriorityGrouping+0x18>)
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	0a1b      	lsrs	r3, r3, #8
 8003d76:	f003 0307 	and.w	r3, r3, #7
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr
 8003d84:	e000ed00 	.word	0xe000ed00

08003d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	db0b      	blt.n	8003db2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d9a:	79fb      	ldrb	r3, [r7, #7]
 8003d9c:	f003 021f 	and.w	r2, r3, #31
 8003da0:	4907      	ldr	r1, [pc, #28]	; (8003dc0 <__NVIC_EnableIRQ+0x38>)
 8003da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da6:	095b      	lsrs	r3, r3, #5
 8003da8:	2001      	movs	r0, #1
 8003daa:	fa00 f202 	lsl.w	r2, r0, r2
 8003dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003db2:	bf00      	nop
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	e000e100 	.word	0xe000e100

08003dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	4603      	mov	r3, r0
 8003dcc:	6039      	str	r1, [r7, #0]
 8003dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	db0a      	blt.n	8003dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	490c      	ldr	r1, [pc, #48]	; (8003e10 <__NVIC_SetPriority+0x4c>)
 8003dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de2:	0112      	lsls	r2, r2, #4
 8003de4:	b2d2      	uxtb	r2, r2
 8003de6:	440b      	add	r3, r1
 8003de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dec:	e00a      	b.n	8003e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	b2da      	uxtb	r2, r3
 8003df2:	4908      	ldr	r1, [pc, #32]	; (8003e14 <__NVIC_SetPriority+0x50>)
 8003df4:	79fb      	ldrb	r3, [r7, #7]
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	3b04      	subs	r3, #4
 8003dfc:	0112      	lsls	r2, r2, #4
 8003dfe:	b2d2      	uxtb	r2, r2
 8003e00:	440b      	add	r3, r1
 8003e02:	761a      	strb	r2, [r3, #24]
}
 8003e04:	bf00      	nop
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr
 8003e10:	e000e100 	.word	0xe000e100
 8003e14:	e000ed00 	.word	0xe000ed00

08003e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b089      	sub	sp, #36	; 0x24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f003 0307 	and.w	r3, r3, #7
 8003e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	f1c3 0307 	rsb	r3, r3, #7
 8003e32:	2b04      	cmp	r3, #4
 8003e34:	bf28      	it	cs
 8003e36:	2304      	movcs	r3, #4
 8003e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	3304      	adds	r3, #4
 8003e3e:	2b06      	cmp	r3, #6
 8003e40:	d902      	bls.n	8003e48 <NVIC_EncodePriority+0x30>
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	3b03      	subs	r3, #3
 8003e46:	e000      	b.n	8003e4a <NVIC_EncodePriority+0x32>
 8003e48:	2300      	movs	r3, #0
 8003e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	fa02 f303 	lsl.w	r3, r2, r3
 8003e56:	43da      	mvns	r2, r3
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	401a      	ands	r2, r3
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e60:	f04f 31ff 	mov.w	r1, #4294967295
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6a:	43d9      	mvns	r1, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e70:	4313      	orrs	r3, r2
         );
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3724      	adds	r7, #36	; 0x24
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
	...

08003e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e90:	d301      	bcc.n	8003e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e92:	2301      	movs	r3, #1
 8003e94:	e00f      	b.n	8003eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e96:	4a0a      	ldr	r2, [pc, #40]	; (8003ec0 <SysTick_Config+0x40>)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e9e:	210f      	movs	r1, #15
 8003ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ea4:	f7ff ff8e 	bl	8003dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ea8:	4b05      	ldr	r3, [pc, #20]	; (8003ec0 <SysTick_Config+0x40>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eae:	4b04      	ldr	r3, [pc, #16]	; (8003ec0 <SysTick_Config+0x40>)
 8003eb0:	2207      	movs	r2, #7
 8003eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	e000e010 	.word	0xe000e010

08003ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	f7ff ff29 	bl	8003d24 <__NVIC_SetPriorityGrouping>
}
 8003ed2:	bf00      	nop
 8003ed4:	3708      	adds	r7, #8
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003eda:	b580      	push	{r7, lr}
 8003edc:	b086      	sub	sp, #24
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	60b9      	str	r1, [r7, #8]
 8003ee4:	607a      	str	r2, [r7, #4]
 8003ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003eec:	f7ff ff3e 	bl	8003d6c <__NVIC_GetPriorityGrouping>
 8003ef0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	68b9      	ldr	r1, [r7, #8]
 8003ef6:	6978      	ldr	r0, [r7, #20]
 8003ef8:	f7ff ff8e 	bl	8003e18 <NVIC_EncodePriority>
 8003efc:	4602      	mov	r2, r0
 8003efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f02:	4611      	mov	r1, r2
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7ff ff5d 	bl	8003dc4 <__NVIC_SetPriority>
}
 8003f0a:	bf00      	nop
 8003f0c:	3718      	adds	r7, #24
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b082      	sub	sp, #8
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	4603      	mov	r3, r0
 8003f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7ff ff31 	bl	8003d88 <__NVIC_EnableIRQ>
}
 8003f26:	bf00      	nop
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b082      	sub	sp, #8
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f7ff ffa2 	bl	8003e80 <SysTick_Config>
 8003f3c:	4603      	mov	r3, r0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3708      	adds	r7, #8
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f46:	b480      	push	{r7}
 8003f48:	b085      	sub	sp, #20
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d008      	beq.n	8003f70 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2204      	movs	r2, #4
 8003f62:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e022      	b.n	8003fb6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f022 020e 	bic.w	r2, r2, #14
 8003f7e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0201 	bic.w	r2, r2, #1
 8003f8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f94:	f003 021c 	and.w	r2, r3, #28
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9c:	2101      	movs	r1, #1
 8003f9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003fa2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003fb4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3714      	adds	r7, #20
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b084      	sub	sp, #16
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d005      	beq.n	8003fe6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2204      	movs	r2, #4
 8003fde:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	73fb      	strb	r3, [r7, #15]
 8003fe4:	e029      	b.n	800403a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 020e 	bic.w	r2, r2, #14
 8003ff4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0201 	bic.w	r2, r2, #1
 8004004:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400a:	f003 021c 	and.w	r2, r3, #28
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004012:	2101      	movs	r1, #1
 8004014:	fa01 f202 	lsl.w	r2, r1, r2
 8004018:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800402e:	2b00      	cmp	r3, #0
 8004030:	d003      	beq.n	800403a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	4798      	blx	r3
    }
  }
  return status;
 800403a:	7bfb      	ldrb	r3, [r7, #15]
}
 800403c:	4618      	mov	r0, r3
 800403e:	3710      	adds	r7, #16
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004044:	b480      	push	{r7}
 8004046:	b087      	sub	sp, #28
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800404e:	2300      	movs	r3, #0
 8004050:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004052:	e17f      	b.n	8004354 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	2101      	movs	r1, #1
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	fa01 f303 	lsl.w	r3, r1, r3
 8004060:	4013      	ands	r3, r2
 8004062:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2b00      	cmp	r3, #0
 8004068:	f000 8171 	beq.w	800434e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f003 0303 	and.w	r3, r3, #3
 8004074:	2b01      	cmp	r3, #1
 8004076:	d005      	beq.n	8004084 <HAL_GPIO_Init+0x40>
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f003 0303 	and.w	r3, r3, #3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d130      	bne.n	80040e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	2203      	movs	r2, #3
 8004090:	fa02 f303 	lsl.w	r3, r2, r3
 8004094:	43db      	mvns	r3, r3
 8004096:	693a      	ldr	r2, [r7, #16]
 8004098:	4013      	ands	r3, r2
 800409a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	68da      	ldr	r2, [r3, #12]
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	005b      	lsls	r3, r3, #1
 80040a4:	fa02 f303 	lsl.w	r3, r2, r3
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	693a      	ldr	r2, [r7, #16]
 80040b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80040ba:	2201      	movs	r2, #1
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	fa02 f303 	lsl.w	r3, r2, r3
 80040c2:	43db      	mvns	r3, r3
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4013      	ands	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	091b      	lsrs	r3, r3, #4
 80040d0:	f003 0201 	and.w	r2, r3, #1
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	fa02 f303 	lsl.w	r3, r2, r3
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	f003 0303 	and.w	r3, r3, #3
 80040ee:	2b03      	cmp	r3, #3
 80040f0:	d118      	bne.n	8004124 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80040f8:	2201      	movs	r2, #1
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004100:	43db      	mvns	r3, r3
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	4013      	ands	r3, r2
 8004106:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	08db      	lsrs	r3, r3, #3
 800410e:	f003 0201 	and.w	r2, r3, #1
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	4313      	orrs	r3, r2
 800411c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f003 0303 	and.w	r3, r3, #3
 800412c:	2b03      	cmp	r3, #3
 800412e:	d017      	beq.n	8004160 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	005b      	lsls	r3, r3, #1
 800413a:	2203      	movs	r2, #3
 800413c:	fa02 f303 	lsl.w	r3, r2, r3
 8004140:	43db      	mvns	r3, r3
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	4013      	ands	r3, r2
 8004146:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	fa02 f303 	lsl.w	r3, r2, r3
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	4313      	orrs	r3, r2
 8004158:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	693a      	ldr	r2, [r7, #16]
 800415e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f003 0303 	and.w	r3, r3, #3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d123      	bne.n	80041b4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	08da      	lsrs	r2, r3, #3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	3208      	adds	r2, #8
 8004174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004178:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	220f      	movs	r2, #15
 8004184:	fa02 f303 	lsl.w	r3, r2, r3
 8004188:	43db      	mvns	r3, r3
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	4013      	ands	r3, r2
 800418e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	691a      	ldr	r2, [r3, #16]
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	f003 0307 	and.w	r3, r3, #7
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	fa02 f303 	lsl.w	r3, r2, r3
 80041a0:	693a      	ldr	r2, [r7, #16]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	08da      	lsrs	r2, r3, #3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	3208      	adds	r2, #8
 80041ae:	6939      	ldr	r1, [r7, #16]
 80041b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	2203      	movs	r2, #3
 80041c0:	fa02 f303 	lsl.w	r3, r2, r3
 80041c4:	43db      	mvns	r3, r3
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4013      	ands	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f003 0203 	and.w	r2, r3, #3
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	4313      	orrs	r3, r2
 80041e0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	f000 80ac 	beq.w	800434e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041f6:	4b5f      	ldr	r3, [pc, #380]	; (8004374 <HAL_GPIO_Init+0x330>)
 80041f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041fa:	4a5e      	ldr	r2, [pc, #376]	; (8004374 <HAL_GPIO_Init+0x330>)
 80041fc:	f043 0301 	orr.w	r3, r3, #1
 8004200:	6613      	str	r3, [r2, #96]	; 0x60
 8004202:	4b5c      	ldr	r3, [pc, #368]	; (8004374 <HAL_GPIO_Init+0x330>)
 8004204:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004206:	f003 0301 	and.w	r3, r3, #1
 800420a:	60bb      	str	r3, [r7, #8]
 800420c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800420e:	4a5a      	ldr	r2, [pc, #360]	; (8004378 <HAL_GPIO_Init+0x334>)
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	089b      	lsrs	r3, r3, #2
 8004214:	3302      	adds	r3, #2
 8004216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800421a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	f003 0303 	and.w	r3, r3, #3
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	220f      	movs	r2, #15
 8004226:	fa02 f303 	lsl.w	r3, r2, r3
 800422a:	43db      	mvns	r3, r3
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	4013      	ands	r3, r2
 8004230:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004238:	d025      	beq.n	8004286 <HAL_GPIO_Init+0x242>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a4f      	ldr	r2, [pc, #316]	; (800437c <HAL_GPIO_Init+0x338>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d01f      	beq.n	8004282 <HAL_GPIO_Init+0x23e>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a4e      	ldr	r2, [pc, #312]	; (8004380 <HAL_GPIO_Init+0x33c>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d019      	beq.n	800427e <HAL_GPIO_Init+0x23a>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a4d      	ldr	r2, [pc, #308]	; (8004384 <HAL_GPIO_Init+0x340>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d013      	beq.n	800427a <HAL_GPIO_Init+0x236>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a4c      	ldr	r2, [pc, #304]	; (8004388 <HAL_GPIO_Init+0x344>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d00d      	beq.n	8004276 <HAL_GPIO_Init+0x232>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a4b      	ldr	r2, [pc, #300]	; (800438c <HAL_GPIO_Init+0x348>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d007      	beq.n	8004272 <HAL_GPIO_Init+0x22e>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a4a      	ldr	r2, [pc, #296]	; (8004390 <HAL_GPIO_Init+0x34c>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d101      	bne.n	800426e <HAL_GPIO_Init+0x22a>
 800426a:	2306      	movs	r3, #6
 800426c:	e00c      	b.n	8004288 <HAL_GPIO_Init+0x244>
 800426e:	2307      	movs	r3, #7
 8004270:	e00a      	b.n	8004288 <HAL_GPIO_Init+0x244>
 8004272:	2305      	movs	r3, #5
 8004274:	e008      	b.n	8004288 <HAL_GPIO_Init+0x244>
 8004276:	2304      	movs	r3, #4
 8004278:	e006      	b.n	8004288 <HAL_GPIO_Init+0x244>
 800427a:	2303      	movs	r3, #3
 800427c:	e004      	b.n	8004288 <HAL_GPIO_Init+0x244>
 800427e:	2302      	movs	r3, #2
 8004280:	e002      	b.n	8004288 <HAL_GPIO_Init+0x244>
 8004282:	2301      	movs	r3, #1
 8004284:	e000      	b.n	8004288 <HAL_GPIO_Init+0x244>
 8004286:	2300      	movs	r3, #0
 8004288:	697a      	ldr	r2, [r7, #20]
 800428a:	f002 0203 	and.w	r2, r2, #3
 800428e:	0092      	lsls	r2, r2, #2
 8004290:	4093      	lsls	r3, r2
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	4313      	orrs	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004298:	4937      	ldr	r1, [pc, #220]	; (8004378 <HAL_GPIO_Init+0x334>)
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	089b      	lsrs	r3, r3, #2
 800429e:	3302      	adds	r3, #2
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80042a6:	4b3b      	ldr	r3, [pc, #236]	; (8004394 <HAL_GPIO_Init+0x350>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	43db      	mvns	r3, r3
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	4013      	ands	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d003      	beq.n	80042ca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80042ca:	4a32      	ldr	r2, [pc, #200]	; (8004394 <HAL_GPIO_Init+0x350>)
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80042d0:	4b30      	ldr	r3, [pc, #192]	; (8004394 <HAL_GPIO_Init+0x350>)
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	43db      	mvns	r3, r3
 80042da:	693a      	ldr	r2, [r7, #16]
 80042dc:	4013      	ands	r3, r2
 80042de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80042f4:	4a27      	ldr	r2, [pc, #156]	; (8004394 <HAL_GPIO_Init+0x350>)
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80042fa:	4b26      	ldr	r3, [pc, #152]	; (8004394 <HAL_GPIO_Init+0x350>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	43db      	mvns	r3, r3
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	4013      	ands	r3, r2
 8004308:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d003      	beq.n	800431e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	4313      	orrs	r3, r2
 800431c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800431e:	4a1d      	ldr	r2, [pc, #116]	; (8004394 <HAL_GPIO_Init+0x350>)
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004324:	4b1b      	ldr	r3, [pc, #108]	; (8004394 <HAL_GPIO_Init+0x350>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	43db      	mvns	r3, r3
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	4013      	ands	r3, r2
 8004332:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d003      	beq.n	8004348 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	4313      	orrs	r3, r2
 8004346:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004348:	4a12      	ldr	r2, [pc, #72]	; (8004394 <HAL_GPIO_Init+0x350>)
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	3301      	adds	r3, #1
 8004352:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	fa22 f303 	lsr.w	r3, r2, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	f47f ae78 	bne.w	8004054 <HAL_GPIO_Init+0x10>
  }
}
 8004364:	bf00      	nop
 8004366:	bf00      	nop
 8004368:	371c      	adds	r7, #28
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	40021000 	.word	0x40021000
 8004378:	40010000 	.word	0x40010000
 800437c:	48000400 	.word	0x48000400
 8004380:	48000800 	.word	0x48000800
 8004384:	48000c00 	.word	0x48000c00
 8004388:	48001000 	.word	0x48001000
 800438c:	48001400 	.word	0x48001400
 8004390:	48001800 	.word	0x48001800
 8004394:	40010400 	.word	0x40010400

08004398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	460b      	mov	r3, r1
 80043a2:	807b      	strh	r3, [r7, #2]
 80043a4:	4613      	mov	r3, r2
 80043a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043a8:	787b      	ldrb	r3, [r7, #1]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043ae:	887a      	ldrh	r2, [r7, #2]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043b4:	e002      	b.n	80043bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043b6:	887a      	ldrh	r2, [r7, #2]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr

080043c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b082      	sub	sp, #8
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e081      	b.n	80044de <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d106      	bne.n	80043f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7ff f8a4 	bl	800353c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2224      	movs	r2, #36	; 0x24
 80043f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0201 	bic.w	r2, r2, #1
 800440a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004418:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689a      	ldr	r2, [r3, #8]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004428:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d107      	bne.n	8004442 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	689a      	ldr	r2, [r3, #8]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800443e:	609a      	str	r2, [r3, #8]
 8004440:	e006      	b.n	8004450 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	689a      	ldr	r2, [r3, #8]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800444e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	2b02      	cmp	r3, #2
 8004456:	d104      	bne.n	8004462 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004460:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	6812      	ldr	r2, [r2, #0]
 800446c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004470:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004474:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68da      	ldr	r2, [r3, #12]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004484:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	691a      	ldr	r2, [r3, #16]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	430a      	orrs	r2, r1
 800449e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	69d9      	ldr	r1, [r3, #28]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a1a      	ldr	r2, [r3, #32]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	430a      	orrs	r2, r1
 80044ae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f042 0201 	orr.w	r2, r2, #1
 80044be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2220      	movs	r2, #32
 80044ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3708      	adds	r7, #8
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
	...

080044e8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b088      	sub	sp, #32
 80044ec:	af02      	add	r7, sp, #8
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	4608      	mov	r0, r1
 80044f2:	4611      	mov	r1, r2
 80044f4:	461a      	mov	r2, r3
 80044f6:	4603      	mov	r3, r0
 80044f8:	817b      	strh	r3, [r7, #10]
 80044fa:	460b      	mov	r3, r1
 80044fc:	813b      	strh	r3, [r7, #8]
 80044fe:	4613      	mov	r3, r2
 8004500:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b20      	cmp	r3, #32
 800450c:	f040 80f9 	bne.w	8004702 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004510:	6a3b      	ldr	r3, [r7, #32]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d002      	beq.n	800451c <HAL_I2C_Mem_Write+0x34>
 8004516:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004518:	2b00      	cmp	r3, #0
 800451a:	d105      	bne.n	8004528 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004522:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e0ed      	b.n	8004704 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800452e:	2b01      	cmp	r3, #1
 8004530:	d101      	bne.n	8004536 <HAL_I2C_Mem_Write+0x4e>
 8004532:	2302      	movs	r3, #2
 8004534:	e0e6      	b.n	8004704 <HAL_I2C_Mem_Write+0x21c>
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800453e:	f7ff fbc1 	bl	8003cc4 <HAL_GetTick>
 8004542:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	9300      	str	r3, [sp, #0]
 8004548:	2319      	movs	r3, #25
 800454a:	2201      	movs	r2, #1
 800454c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004550:	68f8      	ldr	r0, [r7, #12]
 8004552:	f000 fac3 	bl	8004adc <I2C_WaitOnFlagUntilTimeout>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d001      	beq.n	8004560 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e0d1      	b.n	8004704 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2221      	movs	r2, #33	; 0x21
 8004564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2240      	movs	r2, #64	; 0x40
 800456c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2200      	movs	r2, #0
 8004574:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6a3a      	ldr	r2, [r7, #32]
 800457a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004580:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004588:	88f8      	ldrh	r0, [r7, #6]
 800458a:	893a      	ldrh	r2, [r7, #8]
 800458c:	8979      	ldrh	r1, [r7, #10]
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	9301      	str	r3, [sp, #4]
 8004592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	4603      	mov	r3, r0
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 f9d3 	bl	8004944 <I2C_RequestMemoryWrite>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d005      	beq.n	80045b0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e0a9      	b.n	8004704 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	2bff      	cmp	r3, #255	; 0xff
 80045b8:	d90e      	bls.n	80045d8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	22ff      	movs	r2, #255	; 0xff
 80045be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045c4:	b2da      	uxtb	r2, r3
 80045c6:	8979      	ldrh	r1, [r7, #10]
 80045c8:	2300      	movs	r3, #0
 80045ca:	9300      	str	r3, [sp, #0]
 80045cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f000 fc2b 	bl	8004e2c <I2C_TransferConfig>
 80045d6:	e00f      	b.n	80045f8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	8979      	ldrh	r1, [r7, #10]
 80045ea:	2300      	movs	r3, #0
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f000 fc1a 	bl	8004e2c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045fc:	68f8      	ldr	r0, [r7, #12]
 80045fe:	f000 faad 	bl	8004b5c <I2C_WaitOnTXISFlagUntilTimeout>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d001      	beq.n	800460c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e07b      	b.n	8004704 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004610:	781a      	ldrb	r2, [r3, #0]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461c:	1c5a      	adds	r2, r3, #1
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004626:	b29b      	uxth	r3, r3
 8004628:	3b01      	subs	r3, #1
 800462a:	b29a      	uxth	r2, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004634:	3b01      	subs	r3, #1
 8004636:	b29a      	uxth	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004640:	b29b      	uxth	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d034      	beq.n	80046b0 <HAL_I2C_Mem_Write+0x1c8>
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800464a:	2b00      	cmp	r3, #0
 800464c:	d130      	bne.n	80046b0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004654:	2200      	movs	r2, #0
 8004656:	2180      	movs	r1, #128	; 0x80
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f000 fa3f 	bl	8004adc <I2C_WaitOnFlagUntilTimeout>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e04d      	b.n	8004704 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800466c:	b29b      	uxth	r3, r3
 800466e:	2bff      	cmp	r3, #255	; 0xff
 8004670:	d90e      	bls.n	8004690 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	22ff      	movs	r2, #255	; 0xff
 8004676:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800467c:	b2da      	uxtb	r2, r3
 800467e:	8979      	ldrh	r1, [r7, #10]
 8004680:	2300      	movs	r3, #0
 8004682:	9300      	str	r3, [sp, #0]
 8004684:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004688:	68f8      	ldr	r0, [r7, #12]
 800468a:	f000 fbcf 	bl	8004e2c <I2C_TransferConfig>
 800468e:	e00f      	b.n	80046b0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004694:	b29a      	uxth	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800469e:	b2da      	uxtb	r2, r3
 80046a0:	8979      	ldrh	r1, [r7, #10]
 80046a2:	2300      	movs	r3, #0
 80046a4:	9300      	str	r3, [sp, #0]
 80046a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80046aa:	68f8      	ldr	r0, [r7, #12]
 80046ac:	f000 fbbe 	bl	8004e2c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d19e      	bne.n	80045f8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046ba:	697a      	ldr	r2, [r7, #20]
 80046bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 fa8c 	bl	8004bdc <I2C_WaitOnSTOPFlagUntilTimeout>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e01a      	b.n	8004704 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2220      	movs	r2, #32
 80046d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6859      	ldr	r1, [r3, #4]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	4b0a      	ldr	r3, [pc, #40]	; (800470c <HAL_I2C_Mem_Write+0x224>)
 80046e2:	400b      	ands	r3, r1
 80046e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2220      	movs	r2, #32
 80046ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2200      	movs	r2, #0
 80046fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	e000      	b.n	8004704 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004702:	2302      	movs	r3, #2
  }
}
 8004704:	4618      	mov	r0, r3
 8004706:	3718      	adds	r7, #24
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	fe00e800 	.word	0xfe00e800

08004710 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b088      	sub	sp, #32
 8004714:	af02      	add	r7, sp, #8
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	4608      	mov	r0, r1
 800471a:	4611      	mov	r1, r2
 800471c:	461a      	mov	r2, r3
 800471e:	4603      	mov	r3, r0
 8004720:	817b      	strh	r3, [r7, #10]
 8004722:	460b      	mov	r3, r1
 8004724:	813b      	strh	r3, [r7, #8]
 8004726:	4613      	mov	r3, r2
 8004728:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b20      	cmp	r3, #32
 8004734:	f040 80fd 	bne.w	8004932 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004738:	6a3b      	ldr	r3, [r7, #32]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d002      	beq.n	8004744 <HAL_I2C_Mem_Read+0x34>
 800473e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004740:	2b00      	cmp	r3, #0
 8004742:	d105      	bne.n	8004750 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f44f 7200 	mov.w	r2, #512	; 0x200
 800474a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e0f1      	b.n	8004934 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004756:	2b01      	cmp	r3, #1
 8004758:	d101      	bne.n	800475e <HAL_I2C_Mem_Read+0x4e>
 800475a:	2302      	movs	r3, #2
 800475c:	e0ea      	b.n	8004934 <HAL_I2C_Mem_Read+0x224>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004766:	f7ff faad 	bl	8003cc4 <HAL_GetTick>
 800476a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	2319      	movs	r3, #25
 8004772:	2201      	movs	r2, #1
 8004774:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 f9af 	bl	8004adc <I2C_WaitOnFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e0d5      	b.n	8004934 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2222      	movs	r2, #34	; 0x22
 800478c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2240      	movs	r2, #64	; 0x40
 8004794:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6a3a      	ldr	r2, [r7, #32]
 80047a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80047a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047b0:	88f8      	ldrh	r0, [r7, #6]
 80047b2:	893a      	ldrh	r2, [r7, #8]
 80047b4:	8979      	ldrh	r1, [r7, #10]
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	9301      	str	r3, [sp, #4]
 80047ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	4603      	mov	r3, r0
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f000 f913 	bl	80049ec <I2C_RequestMemoryRead>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d005      	beq.n	80047d8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e0ad      	b.n	8004934 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047dc:	b29b      	uxth	r3, r3
 80047de:	2bff      	cmp	r3, #255	; 0xff
 80047e0:	d90e      	bls.n	8004800 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	22ff      	movs	r2, #255	; 0xff
 80047e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ec:	b2da      	uxtb	r2, r3
 80047ee:	8979      	ldrh	r1, [r7, #10]
 80047f0:	4b52      	ldr	r3, [pc, #328]	; (800493c <HAL_I2C_Mem_Read+0x22c>)
 80047f2:	9300      	str	r3, [sp, #0]
 80047f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 fb17 	bl	8004e2c <I2C_TransferConfig>
 80047fe:	e00f      	b.n	8004820 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004804:	b29a      	uxth	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800480e:	b2da      	uxtb	r2, r3
 8004810:	8979      	ldrh	r1, [r7, #10]
 8004812:	4b4a      	ldr	r3, [pc, #296]	; (800493c <HAL_I2C_Mem_Read+0x22c>)
 8004814:	9300      	str	r3, [sp, #0]
 8004816:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f000 fb06 	bl	8004e2c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004826:	2200      	movs	r2, #0
 8004828:	2104      	movs	r1, #4
 800482a:	68f8      	ldr	r0, [r7, #12]
 800482c:	f000 f956 	bl	8004adc <I2C_WaitOnFlagUntilTimeout>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d001      	beq.n	800483a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e07c      	b.n	8004934 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004844:	b2d2      	uxtb	r2, r2
 8004846:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484c:	1c5a      	adds	r2, r3, #1
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004862:	b29b      	uxth	r3, r3
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004870:	b29b      	uxth	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d034      	beq.n	80048e0 <HAL_I2C_Mem_Read+0x1d0>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800487a:	2b00      	cmp	r3, #0
 800487c:	d130      	bne.n	80048e0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004884:	2200      	movs	r2, #0
 8004886:	2180      	movs	r1, #128	; 0x80
 8004888:	68f8      	ldr	r0, [r7, #12]
 800488a:	f000 f927 	bl	8004adc <I2C_WaitOnFlagUntilTimeout>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d001      	beq.n	8004898 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e04d      	b.n	8004934 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800489c:	b29b      	uxth	r3, r3
 800489e:	2bff      	cmp	r3, #255	; 0xff
 80048a0:	d90e      	bls.n	80048c0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	22ff      	movs	r2, #255	; 0xff
 80048a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ac:	b2da      	uxtb	r2, r3
 80048ae:	8979      	ldrh	r1, [r7, #10]
 80048b0:	2300      	movs	r3, #0
 80048b2:	9300      	str	r3, [sp, #0]
 80048b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f000 fab7 	bl	8004e2c <I2C_TransferConfig>
 80048be:	e00f      	b.n	80048e0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048c4:	b29a      	uxth	r2, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ce:	b2da      	uxtb	r2, r3
 80048d0:	8979      	ldrh	r1, [r7, #10]
 80048d2:	2300      	movs	r3, #0
 80048d4:	9300      	str	r3, [sp, #0]
 80048d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f000 faa6 	bl	8004e2c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d19a      	bne.n	8004820 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048ee:	68f8      	ldr	r0, [r7, #12]
 80048f0:	f000 f974 	bl	8004bdc <I2C_WaitOnSTOPFlagUntilTimeout>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d001      	beq.n	80048fe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e01a      	b.n	8004934 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2220      	movs	r2, #32
 8004904:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6859      	ldr	r1, [r3, #4]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	4b0b      	ldr	r3, [pc, #44]	; (8004940 <HAL_I2C_Mem_Read+0x230>)
 8004912:	400b      	ands	r3, r1
 8004914:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2220      	movs	r2, #32
 800491a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800492e:	2300      	movs	r3, #0
 8004930:	e000      	b.n	8004934 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004932:	2302      	movs	r3, #2
  }
}
 8004934:	4618      	mov	r0, r3
 8004936:	3718      	adds	r7, #24
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	80002400 	.word	0x80002400
 8004940:	fe00e800 	.word	0xfe00e800

08004944 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b086      	sub	sp, #24
 8004948:	af02      	add	r7, sp, #8
 800494a:	60f8      	str	r0, [r7, #12]
 800494c:	4608      	mov	r0, r1
 800494e:	4611      	mov	r1, r2
 8004950:	461a      	mov	r2, r3
 8004952:	4603      	mov	r3, r0
 8004954:	817b      	strh	r3, [r7, #10]
 8004956:	460b      	mov	r3, r1
 8004958:	813b      	strh	r3, [r7, #8]
 800495a:	4613      	mov	r3, r2
 800495c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800495e:	88fb      	ldrh	r3, [r7, #6]
 8004960:	b2da      	uxtb	r2, r3
 8004962:	8979      	ldrh	r1, [r7, #10]
 8004964:	4b20      	ldr	r3, [pc, #128]	; (80049e8 <I2C_RequestMemoryWrite+0xa4>)
 8004966:	9300      	str	r3, [sp, #0]
 8004968:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800496c:	68f8      	ldr	r0, [r7, #12]
 800496e:	f000 fa5d 	bl	8004e2c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004972:	69fa      	ldr	r2, [r7, #28]
 8004974:	69b9      	ldr	r1, [r7, #24]
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f000 f8f0 	bl	8004b5c <I2C_WaitOnTXISFlagUntilTimeout>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d001      	beq.n	8004986 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e02c      	b.n	80049e0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004986:	88fb      	ldrh	r3, [r7, #6]
 8004988:	2b01      	cmp	r3, #1
 800498a:	d105      	bne.n	8004998 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800498c:	893b      	ldrh	r3, [r7, #8]
 800498e:	b2da      	uxtb	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	629a      	str	r2, [r3, #40]	; 0x28
 8004996:	e015      	b.n	80049c4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004998:	893b      	ldrh	r3, [r7, #8]
 800499a:	0a1b      	lsrs	r3, r3, #8
 800499c:	b29b      	uxth	r3, r3
 800499e:	b2da      	uxtb	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049a6:	69fa      	ldr	r2, [r7, #28]
 80049a8:	69b9      	ldr	r1, [r7, #24]
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f000 f8d6 	bl	8004b5c <I2C_WaitOnTXISFlagUntilTimeout>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d001      	beq.n	80049ba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e012      	b.n	80049e0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049ba:	893b      	ldrh	r3, [r7, #8]
 80049bc:	b2da      	uxtb	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	9300      	str	r3, [sp, #0]
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	2200      	movs	r2, #0
 80049cc:	2180      	movs	r1, #128	; 0x80
 80049ce:	68f8      	ldr	r0, [r7, #12]
 80049d0:	f000 f884 	bl	8004adc <I2C_WaitOnFlagUntilTimeout>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d001      	beq.n	80049de <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e000      	b.n	80049e0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	80002000 	.word	0x80002000

080049ec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b086      	sub	sp, #24
 80049f0:	af02      	add	r7, sp, #8
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	4608      	mov	r0, r1
 80049f6:	4611      	mov	r1, r2
 80049f8:	461a      	mov	r2, r3
 80049fa:	4603      	mov	r3, r0
 80049fc:	817b      	strh	r3, [r7, #10]
 80049fe:	460b      	mov	r3, r1
 8004a00:	813b      	strh	r3, [r7, #8]
 8004a02:	4613      	mov	r3, r2
 8004a04:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004a06:	88fb      	ldrh	r3, [r7, #6]
 8004a08:	b2da      	uxtb	r2, r3
 8004a0a:	8979      	ldrh	r1, [r7, #10]
 8004a0c:	4b20      	ldr	r3, [pc, #128]	; (8004a90 <I2C_RequestMemoryRead+0xa4>)
 8004a0e:	9300      	str	r3, [sp, #0]
 8004a10:	2300      	movs	r3, #0
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	f000 fa0a 	bl	8004e2c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a18:	69fa      	ldr	r2, [r7, #28]
 8004a1a:	69b9      	ldr	r1, [r7, #24]
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f000 f89d 	bl	8004b5c <I2C_WaitOnTXISFlagUntilTimeout>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e02c      	b.n	8004a86 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a2c:	88fb      	ldrh	r3, [r7, #6]
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d105      	bne.n	8004a3e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a32:	893b      	ldrh	r3, [r7, #8]
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	629a      	str	r2, [r3, #40]	; 0x28
 8004a3c:	e015      	b.n	8004a6a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004a3e:	893b      	ldrh	r3, [r7, #8]
 8004a40:	0a1b      	lsrs	r3, r3, #8
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	b2da      	uxtb	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a4c:	69fa      	ldr	r2, [r7, #28]
 8004a4e:	69b9      	ldr	r1, [r7, #24]
 8004a50:	68f8      	ldr	r0, [r7, #12]
 8004a52:	f000 f883 	bl	8004b5c <I2C_WaitOnTXISFlagUntilTimeout>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d001      	beq.n	8004a60 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e012      	b.n	8004a86 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a60:	893b      	ldrh	r3, [r7, #8]
 8004a62:	b2da      	uxtb	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	9300      	str	r3, [sp, #0]
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	2200      	movs	r2, #0
 8004a72:	2140      	movs	r1, #64	; 0x40
 8004a74:	68f8      	ldr	r0, [r7, #12]
 8004a76:	f000 f831 	bl	8004adc <I2C_WaitOnFlagUntilTimeout>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d001      	beq.n	8004a84 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e000      	b.n	8004a86 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	80002000 	.word	0x80002000

08004a94 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d103      	bne.n	8004ab2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	699b      	ldr	r3, [r3, #24]
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d007      	beq.n	8004ad0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	699a      	ldr	r2, [r3, #24]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f042 0201 	orr.w	r2, r2, #1
 8004ace:	619a      	str	r2, [r3, #24]
  }
}
 8004ad0:	bf00      	nop
 8004ad2:	370c      	adds	r7, #12
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ada:	4770      	bx	lr

08004adc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	603b      	str	r3, [r7, #0]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004aec:	e022      	b.n	8004b34 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af4:	d01e      	beq.n	8004b34 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004af6:	f7ff f8e5 	bl	8003cc4 <HAL_GetTick>
 8004afa:	4602      	mov	r2, r0
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	1ad3      	subs	r3, r2, r3
 8004b00:	683a      	ldr	r2, [r7, #0]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d302      	bcc.n	8004b0c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d113      	bne.n	8004b34 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b10:	f043 0220 	orr.w	r2, r3, #32
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2220      	movs	r2, #32
 8004b1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e00f      	b.n	8004b54 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	699a      	ldr	r2, [r3, #24]
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	68ba      	ldr	r2, [r7, #8]
 8004b40:	429a      	cmp	r2, r3
 8004b42:	bf0c      	ite	eq
 8004b44:	2301      	moveq	r3, #1
 8004b46:	2300      	movne	r3, #0
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	79fb      	ldrb	r3, [r7, #7]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d0cd      	beq.n	8004aee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b68:	e02c      	b.n	8004bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	68b9      	ldr	r1, [r7, #8]
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f000 f870 	bl	8004c54 <I2C_IsErrorOccurred>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e02a      	b.n	8004bd4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b84:	d01e      	beq.n	8004bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b86:	f7ff f89d 	bl	8003cc4 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	68ba      	ldr	r2, [r7, #8]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d302      	bcc.n	8004b9c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d113      	bne.n	8004bc4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba0:	f043 0220 	orr.w	r2, r3, #32
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2220      	movs	r2, #32
 8004bac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e007      	b.n	8004bd4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d1cb      	bne.n	8004b6a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004be8:	e028      	b.n	8004c3c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	68b9      	ldr	r1, [r7, #8]
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f000 f830 	bl	8004c54 <I2C_IsErrorOccurred>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e026      	b.n	8004c4c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bfe:	f7ff f861 	bl	8003cc4 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d302      	bcc.n	8004c14 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d113      	bne.n	8004c3c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c18:	f043 0220 	orr.w	r2, r3, #32
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2220      	movs	r2, #32
 8004c24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e007      	b.n	8004c4c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	f003 0320 	and.w	r3, r3, #32
 8004c46:	2b20      	cmp	r3, #32
 8004c48:	d1cf      	bne.n	8004bea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3710      	adds	r7, #16
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b08a      	sub	sp, #40	; 0x28
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c60:	2300      	movs	r3, #0
 8004c62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	f003 0310 	and.w	r3, r3, #16
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d075      	beq.n	8004d6c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2210      	movs	r2, #16
 8004c86:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c88:	e056      	b.n	8004d38 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c90:	d052      	beq.n	8004d38 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c92:	f7ff f817 	bl	8003cc4 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d302      	bcc.n	8004ca8 <I2C_IsErrorOccurred+0x54>
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d147      	bne.n	8004d38 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cb2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004cba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004cc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cca:	d12e      	bne.n	8004d2a <I2C_IsErrorOccurred+0xd6>
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004cd2:	d02a      	beq.n	8004d2a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004cd4:	7cfb      	ldrb	r3, [r7, #19]
 8004cd6:	2b20      	cmp	r3, #32
 8004cd8:	d027      	beq.n	8004d2a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	685a      	ldr	r2, [r3, #4]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ce8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004cea:	f7fe ffeb 	bl	8003cc4 <HAL_GetTick>
 8004cee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cf0:	e01b      	b.n	8004d2a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004cf2:	f7fe ffe7 	bl	8003cc4 <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	2b19      	cmp	r3, #25
 8004cfe:	d914      	bls.n	8004d2a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d04:	f043 0220 	orr.w	r2, r3, #32
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	f003 0320 	and.w	r3, r3, #32
 8004d34:	2b20      	cmp	r3, #32
 8004d36:	d1dc      	bne.n	8004cf2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	f003 0320 	and.w	r3, r3, #32
 8004d42:	2b20      	cmp	r3, #32
 8004d44:	d003      	beq.n	8004d4e <I2C_IsErrorOccurred+0xfa>
 8004d46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d09d      	beq.n	8004c8a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004d4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d103      	bne.n	8004d5e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2220      	movs	r2, #32
 8004d5c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004d5e:	6a3b      	ldr	r3, [r7, #32]
 8004d60:	f043 0304 	orr.w	r3, r3, #4
 8004d64:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00b      	beq.n	8004d96 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004d7e:	6a3b      	ldr	r3, [r7, #32]
 8004d80:	f043 0301 	orr.w	r3, r3, #1
 8004d84:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d8e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00b      	beq.n	8004db8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004da0:	6a3b      	ldr	r3, [r7, #32]
 8004da2:	f043 0308 	orr.w	r3, r3, #8
 8004da6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004db0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00b      	beq.n	8004dda <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004dc2:	6a3b      	ldr	r3, [r7, #32]
 8004dc4:	f043 0302 	orr.w	r3, r3, #2
 8004dc8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004dd2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004dda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d01c      	beq.n	8004e1c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f7ff fe56 	bl	8004a94 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6859      	ldr	r1, [r3, #4]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	4b0d      	ldr	r3, [pc, #52]	; (8004e28 <I2C_IsErrorOccurred+0x1d4>)
 8004df4:	400b      	ands	r3, r1
 8004df6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dfc:	6a3b      	ldr	r3, [r7, #32]
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2220      	movs	r2, #32
 8004e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004e1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3728      	adds	r7, #40	; 0x28
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	fe00e800 	.word	0xfe00e800

08004e2c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b087      	sub	sp, #28
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	607b      	str	r3, [r7, #4]
 8004e36:	460b      	mov	r3, r1
 8004e38:	817b      	strh	r3, [r7, #10]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e3e:	897b      	ldrh	r3, [r7, #10]
 8004e40:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e44:	7a7b      	ldrb	r3, [r7, #9]
 8004e46:	041b      	lsls	r3, r3, #16
 8004e48:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e4c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e52:	6a3b      	ldr	r3, [r7, #32]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e5a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	6a3b      	ldr	r3, [r7, #32]
 8004e64:	0d5b      	lsrs	r3, r3, #21
 8004e66:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004e6a:	4b08      	ldr	r3, [pc, #32]	; (8004e8c <I2C_TransferConfig+0x60>)
 8004e6c:	430b      	orrs	r3, r1
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	ea02 0103 	and.w	r1, r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004e7e:	bf00      	nop
 8004e80:	371c      	adds	r7, #28
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	03ff63ff 	.word	0x03ff63ff

08004e90 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	2b20      	cmp	r3, #32
 8004ea4:	d138      	bne.n	8004f18 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d101      	bne.n	8004eb4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	e032      	b.n	8004f1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2224      	movs	r2, #36	; 0x24
 8004ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f022 0201 	bic.w	r2, r2, #1
 8004ed2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004ee2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6819      	ldr	r1, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	683a      	ldr	r2, [r7, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f042 0201 	orr.w	r2, r2, #1
 8004f02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2220      	movs	r2, #32
 8004f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004f14:	2300      	movs	r3, #0
 8004f16:	e000      	b.n	8004f1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004f18:	2302      	movs	r3, #2
  }
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	370c      	adds	r7, #12
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr

08004f26 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004f26:	b480      	push	{r7}
 8004f28:	b085      	sub	sp, #20
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
 8004f2e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b20      	cmp	r3, #32
 8004f3a:	d139      	bne.n	8004fb0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d101      	bne.n	8004f4a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004f46:	2302      	movs	r3, #2
 8004f48:	e033      	b.n	8004fb2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2224      	movs	r2, #36	; 0x24
 8004f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f022 0201 	bic.w	r2, r2, #1
 8004f68:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004f78:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	021b      	lsls	r3, r3, #8
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2220      	movs	r2, #32
 8004fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004fac:	2300      	movs	r3, #0
 8004fae:	e000      	b.n	8004fb2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004fb0:	2302      	movs	r3, #2
  }
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3714      	adds	r7, #20
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
	...

08004fc0 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e0af      	b.n	8005132 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d106      	bne.n	8004fec <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7fe fb90 	bl	800370c <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f022 0201 	bic.w	r2, r2, #1
 8005002:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005004:	2300      	movs	r3, #0
 8005006:	617b      	str	r3, [r7, #20]
 8005008:	e00a      	b.n	8005020 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	3304      	adds	r3, #4
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	4413      	add	r3, r2
 8005016:	2200      	movs	r2, #0
 8005018:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	3301      	adds	r3, #1
 800501e:	617b      	str	r3, [r7, #20]
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	2b0f      	cmp	r3, #15
 8005024:	d9f1      	bls.n	800500a <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	689a      	ldr	r2, [r3, #8]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f042 0204 	orr.w	r2, r2, #4
 8005034:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	685a      	ldr	r2, [r3, #4]
 800503c:	4b3f      	ldr	r3, [pc, #252]	; (800513c <HAL_LCD_Init+0x17c>)
 800503e:	4013      	ands	r3, r2
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	6851      	ldr	r1, [r2, #4]
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	6892      	ldr	r2, [r2, #8]
 8005048:	4311      	orrs	r1, r2
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800504e:	4311      	orrs	r1, r2
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005054:	4311      	orrs	r1, r2
 8005056:	687a      	ldr	r2, [r7, #4]
 8005058:	69d2      	ldr	r2, [r2, #28]
 800505a:	4311      	orrs	r1, r2
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	6a12      	ldr	r2, [r2, #32]
 8005060:	4311      	orrs	r1, r2
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	6992      	ldr	r2, [r2, #24]
 8005066:	4311      	orrs	r1, r2
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800506c:	4311      	orrs	r1, r2
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6812      	ldr	r2, [r2, #0]
 8005072:	430b      	orrs	r3, r1
 8005074:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f94c 	bl	8005314 <LCD_WaitForSynchro>
 800507c:	4603      	mov	r3, r0
 800507e:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8005080:	7cfb      	ldrb	r3, [r7, #19]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d001      	beq.n	800508a <HAL_LCD_Init+0xca>
  {
    return status;
 8005086:	7cfb      	ldrb	r3, [r7, #19]
 8005088:	e053      	b.n	8005132 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	68da      	ldr	r2, [r3, #12]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	431a      	orrs	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	431a      	orrs	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a8:	431a      	orrs	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f042 0201 	orr.w	r2, r2, #1
 80050c0:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80050c2:	f7fe fdff 	bl	8003cc4 <HAL_GetTick>
 80050c6:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80050c8:	e00c      	b.n	80050e4 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80050ca:	f7fe fdfb 	bl	8003cc4 <HAL_GetTick>
 80050ce:	4602      	mov	r2, r0
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050d8:	d904      	bls.n	80050e4 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2208      	movs	r2, #8
 80050de:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e026      	b.n	8005132 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 0301 	and.w	r3, r3, #1
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d1eb      	bne.n	80050ca <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80050f2:	f7fe fde7 	bl	8003cc4 <HAL_GetTick>
 80050f6:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80050f8:	e00c      	b.n	8005114 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80050fa:	f7fe fde3 	bl	8003cc4 <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005108:	d904      	bls.n	8005114 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2210      	movs	r2, #16
 800510e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	e00e      	b.n	8005132 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	f003 0310 	and.w	r3, r3, #16
 800511e:	2b10      	cmp	r3, #16
 8005120:	d1eb      	bne.n	80050fa <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8005130:	7cfb      	ldrb	r3, [r7, #19]
}
 8005132:	4618      	mov	r0, r3
 8005134:	3718      	adds	r7, #24
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	fc00000e 	.word	0xfc00000e

08005140 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b086      	sub	sp, #24
 8005144:	af00      	add	r7, sp, #0
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	607a      	str	r2, [r7, #4]
 800514c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005154:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8005156:	7dfb      	ldrb	r3, [r7, #23]
 8005158:	2b01      	cmp	r3, #1
 800515a:	d002      	beq.n	8005162 <HAL_LCD_Write+0x22>
 800515c:	7dfb      	ldrb	r3, [r7, #23]
 800515e:	2b02      	cmp	r3, #2
 8005160:	d144      	bne.n	80051ec <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b01      	cmp	r3, #1
 800516c:	d12a      	bne.n	80051c4 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005174:	2b01      	cmp	r3, #1
 8005176:	d101      	bne.n	800517c <HAL_LCD_Write+0x3c>
 8005178:	2302      	movs	r3, #2
 800517a:	e038      	b.n	80051ee <HAL_LCD_Write+0xae>
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2202      	movs	r2, #2
 8005188:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 800518c:	f7fe fd9a 	bl	8003cc4 <HAL_GetTick>
 8005190:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8005192:	e010      	b.n	80051b6 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8005194:	f7fe fd96 	bl	8003cc4 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051a2:	d908      	bls.n	80051b6 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2202      	movs	r2, #2
 80051a8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e01b      	b.n	80051ee <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f003 0304 	and.w	r3, r3, #4
 80051c0:	2b04      	cmp	r3, #4
 80051c2:	d0e7      	beq.n	8005194 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	3304      	adds	r3, #4
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	4413      	add	r3, r2
 80051d0:	685a      	ldr	r2, [r3, #4]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	401a      	ands	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6819      	ldr	r1, [r3, #0]
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	431a      	orrs	r2, r3
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	3304      	adds	r3, #4
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	440b      	add	r3, r1
 80051e6:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80051e8:	2300      	movs	r3, #0
 80051ea:	e000      	b.n	80051ee <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
  }
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3718      	adds	r7, #24
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b086      	sub	sp, #24
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005208:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800520a:	7cbb      	ldrb	r3, [r7, #18]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d002      	beq.n	8005216 <HAL_LCD_Clear+0x20>
 8005210:	7cbb      	ldrb	r3, [r7, #18]
 8005212:	2b02      	cmp	r3, #2
 8005214:	d140      	bne.n	8005298 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800521c:	2b01      	cmp	r3, #1
 800521e:	d101      	bne.n	8005224 <HAL_LCD_Clear+0x2e>
 8005220:	2302      	movs	r3, #2
 8005222:	e03a      	b.n	800529a <HAL_LCD_Clear+0xa4>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8005234:	f7fe fd46 	bl	8003cc4 <HAL_GetTick>
 8005238:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800523a:	e010      	b.n	800525e <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800523c:	f7fe fd42 	bl	8003cc4 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800524a:	d908      	bls.n	800525e <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e01d      	b.n	800529a <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f003 0304 	and.w	r3, r3, #4
 8005268:	2b04      	cmp	r3, #4
 800526a:	d0e7      	beq.n	800523c <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800526c:	2300      	movs	r3, #0
 800526e:	617b      	str	r3, [r7, #20]
 8005270:	e00a      	b.n	8005288 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	3304      	adds	r3, #4
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	4413      	add	r3, r2
 800527e:	2200      	movs	r2, #0
 8005280:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	3301      	adds	r3, #1
 8005286:	617b      	str	r3, [r7, #20]
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	2b0f      	cmp	r3, #15
 800528c:	d9f1      	bls.n	8005272 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f807 	bl	80052a2 <HAL_LCD_UpdateDisplayRequest>
 8005294:	4603      	mov	r3, r0
 8005296:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8005298:	7cfb      	ldrb	r3, [r7, #19]
}
 800529a:	4618      	mov	r0, r3
 800529c:	3718      	adds	r7, #24
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}

080052a2 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80052a2:	b580      	push	{r7, lr}
 80052a4:	b084      	sub	sp, #16
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	2208      	movs	r2, #8
 80052b0:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	689a      	ldr	r2, [r3, #8]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f042 0204 	orr.w	r2, r2, #4
 80052c0:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80052c2:	f7fe fcff 	bl	8003cc4 <HAL_GetTick>
 80052c6:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80052c8:	e010      	b.n	80052ec <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80052ca:	f7fe fcfb 	bl	8003cc4 <HAL_GetTick>
 80052ce:	4602      	mov	r2, r0
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052d8:	d908      	bls.n	80052ec <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2204      	movs	r2, #4
 80052de:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e00f      	b.n	800530c <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	f003 0308 	and.w	r3, r3, #8
 80052f6:	2b08      	cmp	r3, #8
 80052f8:	d1e7      	bne.n	80052ca <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800530a:	2300      	movs	r3, #0
}
 800530c:	4618      	mov	r0, r3
 800530e:	3710      	adds	r7, #16
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 800531c:	f7fe fcd2 	bl	8003cc4 <HAL_GetTick>
 8005320:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8005322:	e00c      	b.n	800533e <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8005324:	f7fe fcce 	bl	8003cc4 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005332:	d904      	bls.n	800533e <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e007      	b.n	800534e <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f003 0320 	and.w	r3, r3, #32
 8005348:	2b20      	cmp	r3, #32
 800534a:	d1eb      	bne.n	8005324 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
	...

08005358 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005358:	b480      	push	{r7}
 800535a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800535c:	4b04      	ldr	r3, [pc, #16]	; (8005370 <HAL_PWREx_GetVoltageRange+0x18>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005364:	4618      	mov	r0, r3
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	40007000 	.word	0x40007000

08005374 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005382:	d130      	bne.n	80053e6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005384:	4b23      	ldr	r3, [pc, #140]	; (8005414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800538c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005390:	d038      	beq.n	8005404 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005392:	4b20      	ldr	r3, [pc, #128]	; (8005414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800539a:	4a1e      	ldr	r2, [pc, #120]	; (8005414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800539c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80053a0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80053a2:	4b1d      	ldr	r3, [pc, #116]	; (8005418 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2232      	movs	r2, #50	; 0x32
 80053a8:	fb02 f303 	mul.w	r3, r2, r3
 80053ac:	4a1b      	ldr	r2, [pc, #108]	; (800541c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80053ae:	fba2 2303 	umull	r2, r3, r2, r3
 80053b2:	0c9b      	lsrs	r3, r3, #18
 80053b4:	3301      	adds	r3, #1
 80053b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053b8:	e002      	b.n	80053c0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	3b01      	subs	r3, #1
 80053be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053c0:	4b14      	ldr	r3, [pc, #80]	; (8005414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053c2:	695b      	ldr	r3, [r3, #20]
 80053c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053cc:	d102      	bne.n	80053d4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1f2      	bne.n	80053ba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053d4:	4b0f      	ldr	r3, [pc, #60]	; (8005414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053d6:	695b      	ldr	r3, [r3, #20]
 80053d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053e0:	d110      	bne.n	8005404 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80053e2:	2303      	movs	r3, #3
 80053e4:	e00f      	b.n	8005406 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80053e6:	4b0b      	ldr	r3, [pc, #44]	; (8005414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80053ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053f2:	d007      	beq.n	8005404 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80053f4:	4b07      	ldr	r3, [pc, #28]	; (8005414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80053fc:	4a05      	ldr	r2, [pc, #20]	; (8005414 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005402:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3714      	adds	r7, #20
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	40007000 	.word	0x40007000
 8005418:	20000000 	.word	0x20000000
 800541c:	431bde83 	.word	0x431bde83

08005420 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b088      	sub	sp, #32
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d101      	bne.n	8005432 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e3ca      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005432:	4b97      	ldr	r3, [pc, #604]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	f003 030c 	and.w	r3, r3, #12
 800543a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800543c:	4b94      	ldr	r3, [pc, #592]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	f003 0303 	and.w	r3, r3, #3
 8005444:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0310 	and.w	r3, r3, #16
 800544e:	2b00      	cmp	r3, #0
 8005450:	f000 80e4 	beq.w	800561c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005454:	69bb      	ldr	r3, [r7, #24]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d007      	beq.n	800546a <HAL_RCC_OscConfig+0x4a>
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	2b0c      	cmp	r3, #12
 800545e:	f040 808b 	bne.w	8005578 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	2b01      	cmp	r3, #1
 8005466:	f040 8087 	bne.w	8005578 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800546a:	4b89      	ldr	r3, [pc, #548]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d005      	beq.n	8005482 <HAL_RCC_OscConfig+0x62>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d101      	bne.n	8005482 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e3a2      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a1a      	ldr	r2, [r3, #32]
 8005486:	4b82      	ldr	r3, [pc, #520]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0308 	and.w	r3, r3, #8
 800548e:	2b00      	cmp	r3, #0
 8005490:	d004      	beq.n	800549c <HAL_RCC_OscConfig+0x7c>
 8005492:	4b7f      	ldr	r3, [pc, #508]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800549a:	e005      	b.n	80054a8 <HAL_RCC_OscConfig+0x88>
 800549c:	4b7c      	ldr	r3, [pc, #496]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 800549e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054a2:	091b      	lsrs	r3, r3, #4
 80054a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d223      	bcs.n	80054f4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a1b      	ldr	r3, [r3, #32]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f000 fd55 	bl	8005f60 <RCC_SetFlashLatencyFromMSIRange>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d001      	beq.n	80054c0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e383      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054c0:	4b73      	ldr	r3, [pc, #460]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a72      	ldr	r2, [pc, #456]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80054c6:	f043 0308 	orr.w	r3, r3, #8
 80054ca:	6013      	str	r3, [r2, #0]
 80054cc:	4b70      	ldr	r3, [pc, #448]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	496d      	ldr	r1, [pc, #436]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80054da:	4313      	orrs	r3, r2
 80054dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054de:	4b6c      	ldr	r3, [pc, #432]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	69db      	ldr	r3, [r3, #28]
 80054ea:	021b      	lsls	r3, r3, #8
 80054ec:	4968      	ldr	r1, [pc, #416]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	604b      	str	r3, [r1, #4]
 80054f2:	e025      	b.n	8005540 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054f4:	4b66      	ldr	r3, [pc, #408]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a65      	ldr	r2, [pc, #404]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80054fa:	f043 0308 	orr.w	r3, r3, #8
 80054fe:	6013      	str	r3, [r2, #0]
 8005500:	4b63      	ldr	r3, [pc, #396]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	4960      	ldr	r1, [pc, #384]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 800550e:	4313      	orrs	r3, r2
 8005510:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005512:	4b5f      	ldr	r3, [pc, #380]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	69db      	ldr	r3, [r3, #28]
 800551e:	021b      	lsls	r3, r3, #8
 8005520:	495b      	ldr	r1, [pc, #364]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005522:	4313      	orrs	r3, r2
 8005524:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d109      	bne.n	8005540 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	4618      	mov	r0, r3
 8005532:	f000 fd15 	bl	8005f60 <RCC_SetFlashLatencyFromMSIRange>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d001      	beq.n	8005540 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e343      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005540:	f000 fc4a 	bl	8005dd8 <HAL_RCC_GetSysClockFreq>
 8005544:	4602      	mov	r2, r0
 8005546:	4b52      	ldr	r3, [pc, #328]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	091b      	lsrs	r3, r3, #4
 800554c:	f003 030f 	and.w	r3, r3, #15
 8005550:	4950      	ldr	r1, [pc, #320]	; (8005694 <HAL_RCC_OscConfig+0x274>)
 8005552:	5ccb      	ldrb	r3, [r1, r3]
 8005554:	f003 031f 	and.w	r3, r3, #31
 8005558:	fa22 f303 	lsr.w	r3, r2, r3
 800555c:	4a4e      	ldr	r2, [pc, #312]	; (8005698 <HAL_RCC_OscConfig+0x278>)
 800555e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005560:	4b4e      	ldr	r3, [pc, #312]	; (800569c <HAL_RCC_OscConfig+0x27c>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4618      	mov	r0, r3
 8005566:	f7fe fb5d 	bl	8003c24 <HAL_InitTick>
 800556a:	4603      	mov	r3, r0
 800556c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800556e:	7bfb      	ldrb	r3, [r7, #15]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d052      	beq.n	800561a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005574:	7bfb      	ldrb	r3, [r7, #15]
 8005576:	e327      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d032      	beq.n	80055e6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005580:	4b43      	ldr	r3, [pc, #268]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a42      	ldr	r2, [pc, #264]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005586:	f043 0301 	orr.w	r3, r3, #1
 800558a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800558c:	f7fe fb9a 	bl	8003cc4 <HAL_GetTick>
 8005590:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005592:	e008      	b.n	80055a6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005594:	f7fe fb96 	bl	8003cc4 <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d901      	bls.n	80055a6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e310      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80055a6:	4b3a      	ldr	r3, [pc, #232]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0302 	and.w	r3, r3, #2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d0f0      	beq.n	8005594 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055b2:	4b37      	ldr	r3, [pc, #220]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a36      	ldr	r2, [pc, #216]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80055b8:	f043 0308 	orr.w	r3, r3, #8
 80055bc:	6013      	str	r3, [r2, #0]
 80055be:	4b34      	ldr	r3, [pc, #208]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	4931      	ldr	r1, [pc, #196]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80055cc:	4313      	orrs	r3, r2
 80055ce:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055d0:	4b2f      	ldr	r3, [pc, #188]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	69db      	ldr	r3, [r3, #28]
 80055dc:	021b      	lsls	r3, r3, #8
 80055de:	492c      	ldr	r1, [pc, #176]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	604b      	str	r3, [r1, #4]
 80055e4:	e01a      	b.n	800561c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80055e6:	4b2a      	ldr	r3, [pc, #168]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a29      	ldr	r2, [pc, #164]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 80055ec:	f023 0301 	bic.w	r3, r3, #1
 80055f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80055f2:	f7fe fb67 	bl	8003cc4 <HAL_GetTick>
 80055f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80055f8:	e008      	b.n	800560c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80055fa:	f7fe fb63 	bl	8003cc4 <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	2b02      	cmp	r3, #2
 8005606:	d901      	bls.n	800560c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e2dd      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800560c:	4b20      	ldr	r3, [pc, #128]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0302 	and.w	r3, r3, #2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1f0      	bne.n	80055fa <HAL_RCC_OscConfig+0x1da>
 8005618:	e000      	b.n	800561c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800561a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0301 	and.w	r3, r3, #1
 8005624:	2b00      	cmp	r3, #0
 8005626:	d074      	beq.n	8005712 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	2b08      	cmp	r3, #8
 800562c:	d005      	beq.n	800563a <HAL_RCC_OscConfig+0x21a>
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	2b0c      	cmp	r3, #12
 8005632:	d10e      	bne.n	8005652 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	2b03      	cmp	r3, #3
 8005638:	d10b      	bne.n	8005652 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800563a:	4b15      	ldr	r3, [pc, #84]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d064      	beq.n	8005710 <HAL_RCC_OscConfig+0x2f0>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d160      	bne.n	8005710 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e2ba      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800565a:	d106      	bne.n	800566a <HAL_RCC_OscConfig+0x24a>
 800565c:	4b0c      	ldr	r3, [pc, #48]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a0b      	ldr	r2, [pc, #44]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005662:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005666:	6013      	str	r3, [r2, #0]
 8005668:	e026      	b.n	80056b8 <HAL_RCC_OscConfig+0x298>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005672:	d115      	bne.n	80056a0 <HAL_RCC_OscConfig+0x280>
 8005674:	4b06      	ldr	r3, [pc, #24]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a05      	ldr	r2, [pc, #20]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 800567a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800567e:	6013      	str	r3, [r2, #0]
 8005680:	4b03      	ldr	r3, [pc, #12]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a02      	ldr	r2, [pc, #8]	; (8005690 <HAL_RCC_OscConfig+0x270>)
 8005686:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800568a:	6013      	str	r3, [r2, #0]
 800568c:	e014      	b.n	80056b8 <HAL_RCC_OscConfig+0x298>
 800568e:	bf00      	nop
 8005690:	40021000 	.word	0x40021000
 8005694:	0800aa60 	.word	0x0800aa60
 8005698:	20000000 	.word	0x20000000
 800569c:	20000004 	.word	0x20000004
 80056a0:	4ba0      	ldr	r3, [pc, #640]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a9f      	ldr	r2, [pc, #636]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80056a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056aa:	6013      	str	r3, [r2, #0]
 80056ac:	4b9d      	ldr	r3, [pc, #628]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a9c      	ldr	r2, [pc, #624]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80056b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d013      	beq.n	80056e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c0:	f7fe fb00 	bl	8003cc4 <HAL_GetTick>
 80056c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056c6:	e008      	b.n	80056da <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056c8:	f7fe fafc 	bl	8003cc4 <HAL_GetTick>
 80056cc:	4602      	mov	r2, r0
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	1ad3      	subs	r3, r2, r3
 80056d2:	2b64      	cmp	r3, #100	; 0x64
 80056d4:	d901      	bls.n	80056da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e276      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056da:	4b92      	ldr	r3, [pc, #584]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d0f0      	beq.n	80056c8 <HAL_RCC_OscConfig+0x2a8>
 80056e6:	e014      	b.n	8005712 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e8:	f7fe faec 	bl	8003cc4 <HAL_GetTick>
 80056ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056ee:	e008      	b.n	8005702 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056f0:	f7fe fae8 	bl	8003cc4 <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	2b64      	cmp	r3, #100	; 0x64
 80056fc:	d901      	bls.n	8005702 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e262      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005702:	4b88      	ldr	r3, [pc, #544]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d1f0      	bne.n	80056f0 <HAL_RCC_OscConfig+0x2d0>
 800570e:	e000      	b.n	8005712 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005710:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d060      	beq.n	80057e0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	2b04      	cmp	r3, #4
 8005722:	d005      	beq.n	8005730 <HAL_RCC_OscConfig+0x310>
 8005724:	69bb      	ldr	r3, [r7, #24]
 8005726:	2b0c      	cmp	r3, #12
 8005728:	d119      	bne.n	800575e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	2b02      	cmp	r3, #2
 800572e:	d116      	bne.n	800575e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005730:	4b7c      	ldr	r3, [pc, #496]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005738:	2b00      	cmp	r3, #0
 800573a:	d005      	beq.n	8005748 <HAL_RCC_OscConfig+0x328>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d101      	bne.n	8005748 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e23f      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005748:	4b76      	ldr	r3, [pc, #472]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	061b      	lsls	r3, r3, #24
 8005756:	4973      	ldr	r1, [pc, #460]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005758:	4313      	orrs	r3, r2
 800575a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800575c:	e040      	b.n	80057e0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d023      	beq.n	80057ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005766:	4b6f      	ldr	r3, [pc, #444]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a6e      	ldr	r2, [pc, #440]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 800576c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005770:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005772:	f7fe faa7 	bl	8003cc4 <HAL_GetTick>
 8005776:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005778:	e008      	b.n	800578c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800577a:	f7fe faa3 	bl	8003cc4 <HAL_GetTick>
 800577e:	4602      	mov	r2, r0
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	2b02      	cmp	r3, #2
 8005786:	d901      	bls.n	800578c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e21d      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800578c:	4b65      	ldr	r3, [pc, #404]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005794:	2b00      	cmp	r3, #0
 8005796:	d0f0      	beq.n	800577a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005798:	4b62      	ldr	r3, [pc, #392]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	691b      	ldr	r3, [r3, #16]
 80057a4:	061b      	lsls	r3, r3, #24
 80057a6:	495f      	ldr	r1, [pc, #380]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80057a8:	4313      	orrs	r3, r2
 80057aa:	604b      	str	r3, [r1, #4]
 80057ac:	e018      	b.n	80057e0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057ae:	4b5d      	ldr	r3, [pc, #372]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a5c      	ldr	r2, [pc, #368]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80057b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ba:	f7fe fa83 	bl	8003cc4 <HAL_GetTick>
 80057be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057c0:	e008      	b.n	80057d4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057c2:	f7fe fa7f 	bl	8003cc4 <HAL_GetTick>
 80057c6:	4602      	mov	r2, r0
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	1ad3      	subs	r3, r2, r3
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	d901      	bls.n	80057d4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80057d0:	2303      	movs	r3, #3
 80057d2:	e1f9      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057d4:	4b53      	ldr	r3, [pc, #332]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1f0      	bne.n	80057c2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0308 	and.w	r3, r3, #8
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d03c      	beq.n	8005866 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d01c      	beq.n	800582e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057f4:	4b4b      	ldr	r3, [pc, #300]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80057f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057fa:	4a4a      	ldr	r2, [pc, #296]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80057fc:	f043 0301 	orr.w	r3, r3, #1
 8005800:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005804:	f7fe fa5e 	bl	8003cc4 <HAL_GetTick>
 8005808:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800580c:	f7fe fa5a 	bl	8003cc4 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e1d4      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800581e:	4b41      	ldr	r3, [pc, #260]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005820:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005824:	f003 0302 	and.w	r3, r3, #2
 8005828:	2b00      	cmp	r3, #0
 800582a:	d0ef      	beq.n	800580c <HAL_RCC_OscConfig+0x3ec>
 800582c:	e01b      	b.n	8005866 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800582e:	4b3d      	ldr	r3, [pc, #244]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005830:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005834:	4a3b      	ldr	r2, [pc, #236]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005836:	f023 0301 	bic.w	r3, r3, #1
 800583a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800583e:	f7fe fa41 	bl	8003cc4 <HAL_GetTick>
 8005842:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005844:	e008      	b.n	8005858 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005846:	f7fe fa3d 	bl	8003cc4 <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b02      	cmp	r3, #2
 8005852:	d901      	bls.n	8005858 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e1b7      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005858:	4b32      	ldr	r3, [pc, #200]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 800585a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800585e:	f003 0302 	and.w	r3, r3, #2
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1ef      	bne.n	8005846 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 0304 	and.w	r3, r3, #4
 800586e:	2b00      	cmp	r3, #0
 8005870:	f000 80a6 	beq.w	80059c0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005874:	2300      	movs	r3, #0
 8005876:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005878:	4b2a      	ldr	r3, [pc, #168]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 800587a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800587c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d10d      	bne.n	80058a0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005884:	4b27      	ldr	r3, [pc, #156]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005888:	4a26      	ldr	r2, [pc, #152]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 800588a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800588e:	6593      	str	r3, [r2, #88]	; 0x58
 8005890:	4b24      	ldr	r3, [pc, #144]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005898:	60bb      	str	r3, [r7, #8]
 800589a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800589c:	2301      	movs	r3, #1
 800589e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058a0:	4b21      	ldr	r3, [pc, #132]	; (8005928 <HAL_RCC_OscConfig+0x508>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d118      	bne.n	80058de <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058ac:	4b1e      	ldr	r3, [pc, #120]	; (8005928 <HAL_RCC_OscConfig+0x508>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a1d      	ldr	r2, [pc, #116]	; (8005928 <HAL_RCC_OscConfig+0x508>)
 80058b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058b8:	f7fe fa04 	bl	8003cc4 <HAL_GetTick>
 80058bc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058be:	e008      	b.n	80058d2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058c0:	f7fe fa00 	bl	8003cc4 <HAL_GetTick>
 80058c4:	4602      	mov	r2, r0
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d901      	bls.n	80058d2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e17a      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058d2:	4b15      	ldr	r3, [pc, #84]	; (8005928 <HAL_RCC_OscConfig+0x508>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d0f0      	beq.n	80058c0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d108      	bne.n	80058f8 <HAL_RCC_OscConfig+0x4d8>
 80058e6:	4b0f      	ldr	r3, [pc, #60]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80058e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ec:	4a0d      	ldr	r2, [pc, #52]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 80058ee:	f043 0301 	orr.w	r3, r3, #1
 80058f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058f6:	e029      	b.n	800594c <HAL_RCC_OscConfig+0x52c>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	2b05      	cmp	r3, #5
 80058fe:	d115      	bne.n	800592c <HAL_RCC_OscConfig+0x50c>
 8005900:	4b08      	ldr	r3, [pc, #32]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005906:	4a07      	ldr	r2, [pc, #28]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005908:	f043 0304 	orr.w	r3, r3, #4
 800590c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005910:	4b04      	ldr	r3, [pc, #16]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005916:	4a03      	ldr	r2, [pc, #12]	; (8005924 <HAL_RCC_OscConfig+0x504>)
 8005918:	f043 0301 	orr.w	r3, r3, #1
 800591c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005920:	e014      	b.n	800594c <HAL_RCC_OscConfig+0x52c>
 8005922:	bf00      	nop
 8005924:	40021000 	.word	0x40021000
 8005928:	40007000 	.word	0x40007000
 800592c:	4b9c      	ldr	r3, [pc, #624]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 800592e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005932:	4a9b      	ldr	r2, [pc, #620]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005934:	f023 0301 	bic.w	r3, r3, #1
 8005938:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800593c:	4b98      	ldr	r3, [pc, #608]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 800593e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005942:	4a97      	ldr	r2, [pc, #604]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005944:	f023 0304 	bic.w	r3, r3, #4
 8005948:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d016      	beq.n	8005982 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005954:	f7fe f9b6 	bl	8003cc4 <HAL_GetTick>
 8005958:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800595a:	e00a      	b.n	8005972 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800595c:	f7fe f9b2 	bl	8003cc4 <HAL_GetTick>
 8005960:	4602      	mov	r2, r0
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	1ad3      	subs	r3, r2, r3
 8005966:	f241 3288 	movw	r2, #5000	; 0x1388
 800596a:	4293      	cmp	r3, r2
 800596c:	d901      	bls.n	8005972 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e12a      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005972:	4b8b      	ldr	r3, [pc, #556]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005974:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005978:	f003 0302 	and.w	r3, r3, #2
 800597c:	2b00      	cmp	r3, #0
 800597e:	d0ed      	beq.n	800595c <HAL_RCC_OscConfig+0x53c>
 8005980:	e015      	b.n	80059ae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005982:	f7fe f99f 	bl	8003cc4 <HAL_GetTick>
 8005986:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005988:	e00a      	b.n	80059a0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800598a:	f7fe f99b 	bl	8003cc4 <HAL_GetTick>
 800598e:	4602      	mov	r2, r0
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	1ad3      	subs	r3, r2, r3
 8005994:	f241 3288 	movw	r2, #5000	; 0x1388
 8005998:	4293      	cmp	r3, r2
 800599a:	d901      	bls.n	80059a0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e113      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80059a0:	4b7f      	ldr	r3, [pc, #508]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 80059a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059a6:	f003 0302 	and.w	r3, r3, #2
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1ed      	bne.n	800598a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059ae:	7ffb      	ldrb	r3, [r7, #31]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d105      	bne.n	80059c0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059b4:	4b7a      	ldr	r3, [pc, #488]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 80059b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059b8:	4a79      	ldr	r2, [pc, #484]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 80059ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059be:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 80fe 	beq.w	8005bc6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	f040 80d0 	bne.w	8005b74 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80059d4:	4b72      	ldr	r3, [pc, #456]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	f003 0203 	and.w	r2, r3, #3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d130      	bne.n	8005a4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f2:	3b01      	subs	r3, #1
 80059f4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d127      	bne.n	8005a4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a04:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d11f      	bne.n	8005a4a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005a14:	2a07      	cmp	r2, #7
 8005a16:	bf14      	ite	ne
 8005a18:	2201      	movne	r2, #1
 8005a1a:	2200      	moveq	r2, #0
 8005a1c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d113      	bne.n	8005a4a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a2c:	085b      	lsrs	r3, r3, #1
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d109      	bne.n	8005a4a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a40:	085b      	lsrs	r3, r3, #1
 8005a42:	3b01      	subs	r3, #1
 8005a44:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d06e      	beq.n	8005b28 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	2b0c      	cmp	r3, #12
 8005a4e:	d069      	beq.n	8005b24 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005a50:	4b53      	ldr	r3, [pc, #332]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d105      	bne.n	8005a68 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005a5c:	4b50      	ldr	r3, [pc, #320]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d001      	beq.n	8005a6c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e0ad      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005a6c:	4b4c      	ldr	r3, [pc, #304]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a4b      	ldr	r2, [pc, #300]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005a72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a76:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005a78:	f7fe f924 	bl	8003cc4 <HAL_GetTick>
 8005a7c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a7e:	e008      	b.n	8005a92 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a80:	f7fe f920 	bl	8003cc4 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d901      	bls.n	8005a92 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e09a      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a92:	4b43      	ldr	r3, [pc, #268]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1f0      	bne.n	8005a80 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a9e:	4b40      	ldr	r3, [pc, #256]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005aa0:	68da      	ldr	r2, [r3, #12]
 8005aa2:	4b40      	ldr	r3, [pc, #256]	; (8005ba4 <HAL_RCC_OscConfig+0x784>)
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005aae:	3a01      	subs	r2, #1
 8005ab0:	0112      	lsls	r2, r2, #4
 8005ab2:	4311      	orrs	r1, r2
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ab8:	0212      	lsls	r2, r2, #8
 8005aba:	4311      	orrs	r1, r2
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005ac0:	0852      	lsrs	r2, r2, #1
 8005ac2:	3a01      	subs	r2, #1
 8005ac4:	0552      	lsls	r2, r2, #21
 8005ac6:	4311      	orrs	r1, r2
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005acc:	0852      	lsrs	r2, r2, #1
 8005ace:	3a01      	subs	r2, #1
 8005ad0:	0652      	lsls	r2, r2, #25
 8005ad2:	4311      	orrs	r1, r2
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ad8:	0912      	lsrs	r2, r2, #4
 8005ada:	0452      	lsls	r2, r2, #17
 8005adc:	430a      	orrs	r2, r1
 8005ade:	4930      	ldr	r1, [pc, #192]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005ae4:	4b2e      	ldr	r3, [pc, #184]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a2d      	ldr	r2, [pc, #180]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005aea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005aee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005af0:	4b2b      	ldr	r3, [pc, #172]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	4a2a      	ldr	r2, [pc, #168]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005af6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005afa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005afc:	f7fe f8e2 	bl	8003cc4 <HAL_GetTick>
 8005b00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b02:	e008      	b.n	8005b16 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b04:	f7fe f8de 	bl	8003cc4 <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	2b02      	cmp	r3, #2
 8005b10:	d901      	bls.n	8005b16 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e058      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b16:	4b22      	ldr	r3, [pc, #136]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d0f0      	beq.n	8005b04 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b22:	e050      	b.n	8005bc6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e04f      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b28:	4b1d      	ldr	r3, [pc, #116]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d148      	bne.n	8005bc6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005b34:	4b1a      	ldr	r3, [pc, #104]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a19      	ldr	r2, [pc, #100]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005b3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b3e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b40:	4b17      	ldr	r3, [pc, #92]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	4a16      	ldr	r2, [pc, #88]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005b46:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b4a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005b4c:	f7fe f8ba 	bl	8003cc4 <HAL_GetTick>
 8005b50:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b52:	e008      	b.n	8005b66 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b54:	f7fe f8b6 	bl	8003cc4 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	2b02      	cmp	r3, #2
 8005b60:	d901      	bls.n	8005b66 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e030      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b66:	4b0e      	ldr	r3, [pc, #56]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d0f0      	beq.n	8005b54 <HAL_RCC_OscConfig+0x734>
 8005b72:	e028      	b.n	8005bc6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	2b0c      	cmp	r3, #12
 8005b78:	d023      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b7a:	4b09      	ldr	r3, [pc, #36]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a08      	ldr	r2, [pc, #32]	; (8005ba0 <HAL_RCC_OscConfig+0x780>)
 8005b80:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b86:	f7fe f89d 	bl	8003cc4 <HAL_GetTick>
 8005b8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b8c:	e00c      	b.n	8005ba8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b8e:	f7fe f899 	bl	8003cc4 <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d905      	bls.n	8005ba8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	e013      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
 8005ba0:	40021000 	.word	0x40021000
 8005ba4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ba8:	4b09      	ldr	r3, [pc, #36]	; (8005bd0 <HAL_RCC_OscConfig+0x7b0>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d1ec      	bne.n	8005b8e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005bb4:	4b06      	ldr	r3, [pc, #24]	; (8005bd0 <HAL_RCC_OscConfig+0x7b0>)
 8005bb6:	68da      	ldr	r2, [r3, #12]
 8005bb8:	4905      	ldr	r1, [pc, #20]	; (8005bd0 <HAL_RCC_OscConfig+0x7b0>)
 8005bba:	4b06      	ldr	r3, [pc, #24]	; (8005bd4 <HAL_RCC_OscConfig+0x7b4>)
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	60cb      	str	r3, [r1, #12]
 8005bc0:	e001      	b.n	8005bc6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e000      	b.n	8005bc8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005bc6:	2300      	movs	r3, #0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3720      	adds	r7, #32
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	40021000 	.word	0x40021000
 8005bd4:	feeefffc 	.word	0xfeeefffc

08005bd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d101      	bne.n	8005bec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e0e7      	b.n	8005dbc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bec:	4b75      	ldr	r3, [pc, #468]	; (8005dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0307 	and.w	r3, r3, #7
 8005bf4:	683a      	ldr	r2, [r7, #0]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d910      	bls.n	8005c1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bfa:	4b72      	ldr	r3, [pc, #456]	; (8005dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f023 0207 	bic.w	r2, r3, #7
 8005c02:	4970      	ldr	r1, [pc, #448]	; (8005dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c0a:	4b6e      	ldr	r3, [pc, #440]	; (8005dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 0307 	and.w	r3, r3, #7
 8005c12:	683a      	ldr	r2, [r7, #0]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d001      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e0cf      	b.n	8005dbc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0302 	and.w	r3, r3, #2
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d010      	beq.n	8005c4a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	689a      	ldr	r2, [r3, #8]
 8005c2c:	4b66      	ldr	r3, [pc, #408]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d908      	bls.n	8005c4a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c38:	4b63      	ldr	r3, [pc, #396]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	4960      	ldr	r1, [pc, #384]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005c46:	4313      	orrs	r3, r2
 8005c48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 0301 	and.w	r3, r3, #1
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d04c      	beq.n	8005cf0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	2b03      	cmp	r3, #3
 8005c5c:	d107      	bne.n	8005c6e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c5e:	4b5a      	ldr	r3, [pc, #360]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d121      	bne.n	8005cae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e0a6      	b.n	8005dbc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d107      	bne.n	8005c86 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c76:	4b54      	ldr	r3, [pc, #336]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d115      	bne.n	8005cae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e09a      	b.n	8005dbc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d107      	bne.n	8005c9e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005c8e:	4b4e      	ldr	r3, [pc, #312]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0302 	and.w	r3, r3, #2
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d109      	bne.n	8005cae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e08e      	b.n	8005dbc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c9e:	4b4a      	ldr	r3, [pc, #296]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d101      	bne.n	8005cae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e086      	b.n	8005dbc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005cae:	4b46      	ldr	r3, [pc, #280]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f023 0203 	bic.w	r2, r3, #3
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	4943      	ldr	r1, [pc, #268]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cc0:	f7fe f800 	bl	8003cc4 <HAL_GetTick>
 8005cc4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cc6:	e00a      	b.n	8005cde <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cc8:	f7fd fffc 	bl	8003cc4 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d901      	bls.n	8005cde <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e06e      	b.n	8005dbc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cde:	4b3a      	ldr	r3, [pc, #232]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	f003 020c 	and.w	r2, r3, #12
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	009b      	lsls	r3, r3, #2
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d1eb      	bne.n	8005cc8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0302 	and.w	r3, r3, #2
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d010      	beq.n	8005d1e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	689a      	ldr	r2, [r3, #8]
 8005d00:	4b31      	ldr	r3, [pc, #196]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d208      	bcs.n	8005d1e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d0c:	4b2e      	ldr	r3, [pc, #184]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	492b      	ldr	r1, [pc, #172]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d1e:	4b29      	ldr	r3, [pc, #164]	; (8005dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d210      	bcs.n	8005d4e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d2c:	4b25      	ldr	r3, [pc, #148]	; (8005dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f023 0207 	bic.w	r2, r3, #7
 8005d34:	4923      	ldr	r1, [pc, #140]	; (8005dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d3c:	4b21      	ldr	r3, [pc, #132]	; (8005dc4 <HAL_RCC_ClockConfig+0x1ec>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 0307 	and.w	r3, r3, #7
 8005d44:	683a      	ldr	r2, [r7, #0]
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d001      	beq.n	8005d4e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e036      	b.n	8005dbc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0304 	and.w	r3, r3, #4
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d008      	beq.n	8005d6c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d5a:	4b1b      	ldr	r3, [pc, #108]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	4918      	ldr	r1, [pc, #96]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0308 	and.w	r3, r3, #8
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d009      	beq.n	8005d8c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d78:	4b13      	ldr	r3, [pc, #76]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	00db      	lsls	r3, r3, #3
 8005d86:	4910      	ldr	r1, [pc, #64]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d8c:	f000 f824 	bl	8005dd8 <HAL_RCC_GetSysClockFreq>
 8005d90:	4602      	mov	r2, r0
 8005d92:	4b0d      	ldr	r3, [pc, #52]	; (8005dc8 <HAL_RCC_ClockConfig+0x1f0>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	091b      	lsrs	r3, r3, #4
 8005d98:	f003 030f 	and.w	r3, r3, #15
 8005d9c:	490b      	ldr	r1, [pc, #44]	; (8005dcc <HAL_RCC_ClockConfig+0x1f4>)
 8005d9e:	5ccb      	ldrb	r3, [r1, r3]
 8005da0:	f003 031f 	and.w	r3, r3, #31
 8005da4:	fa22 f303 	lsr.w	r3, r2, r3
 8005da8:	4a09      	ldr	r2, [pc, #36]	; (8005dd0 <HAL_RCC_ClockConfig+0x1f8>)
 8005daa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005dac:	4b09      	ldr	r3, [pc, #36]	; (8005dd4 <HAL_RCC_ClockConfig+0x1fc>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7fd ff37 	bl	8003c24 <HAL_InitTick>
 8005db6:	4603      	mov	r3, r0
 8005db8:	72fb      	strb	r3, [r7, #11]

  return status;
 8005dba:	7afb      	ldrb	r3, [r7, #11]
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3710      	adds	r7, #16
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	40022000 	.word	0x40022000
 8005dc8:	40021000 	.word	0x40021000
 8005dcc:	0800aa60 	.word	0x0800aa60
 8005dd0:	20000000 	.word	0x20000000
 8005dd4:	20000004 	.word	0x20000004

08005dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b089      	sub	sp, #36	; 0x24
 8005ddc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	61fb      	str	r3, [r7, #28]
 8005de2:	2300      	movs	r3, #0
 8005de4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005de6:	4b3e      	ldr	r3, [pc, #248]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f003 030c 	and.w	r3, r3, #12
 8005dee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005df0:	4b3b      	ldr	r3, [pc, #236]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	f003 0303 	and.w	r3, r3, #3
 8005df8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d005      	beq.n	8005e0c <HAL_RCC_GetSysClockFreq+0x34>
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	2b0c      	cmp	r3, #12
 8005e04:	d121      	bne.n	8005e4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d11e      	bne.n	8005e4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005e0c:	4b34      	ldr	r3, [pc, #208]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0308 	and.w	r3, r3, #8
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d107      	bne.n	8005e28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005e18:	4b31      	ldr	r3, [pc, #196]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e1e:	0a1b      	lsrs	r3, r3, #8
 8005e20:	f003 030f 	and.w	r3, r3, #15
 8005e24:	61fb      	str	r3, [r7, #28]
 8005e26:	e005      	b.n	8005e34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005e28:	4b2d      	ldr	r3, [pc, #180]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	091b      	lsrs	r3, r3, #4
 8005e2e:	f003 030f 	and.w	r3, r3, #15
 8005e32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005e34:	4a2b      	ldr	r2, [pc, #172]	; (8005ee4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d10d      	bne.n	8005e60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005e48:	e00a      	b.n	8005e60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	2b04      	cmp	r3, #4
 8005e4e:	d102      	bne.n	8005e56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005e50:	4b25      	ldr	r3, [pc, #148]	; (8005ee8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005e52:	61bb      	str	r3, [r7, #24]
 8005e54:	e004      	b.n	8005e60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d101      	bne.n	8005e60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005e5c:	4b23      	ldr	r3, [pc, #140]	; (8005eec <HAL_RCC_GetSysClockFreq+0x114>)
 8005e5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	2b0c      	cmp	r3, #12
 8005e64:	d134      	bne.n	8005ed0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e66:	4b1e      	ldr	r3, [pc, #120]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	f003 0303 	and.w	r3, r3, #3
 8005e6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	2b02      	cmp	r3, #2
 8005e74:	d003      	beq.n	8005e7e <HAL_RCC_GetSysClockFreq+0xa6>
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	2b03      	cmp	r3, #3
 8005e7a:	d003      	beq.n	8005e84 <HAL_RCC_GetSysClockFreq+0xac>
 8005e7c:	e005      	b.n	8005e8a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005e7e:	4b1a      	ldr	r3, [pc, #104]	; (8005ee8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005e80:	617b      	str	r3, [r7, #20]
      break;
 8005e82:	e005      	b.n	8005e90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005e84:	4b19      	ldr	r3, [pc, #100]	; (8005eec <HAL_RCC_GetSysClockFreq+0x114>)
 8005e86:	617b      	str	r3, [r7, #20]
      break;
 8005e88:	e002      	b.n	8005e90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005e8a:	69fb      	ldr	r3, [r7, #28]
 8005e8c:	617b      	str	r3, [r7, #20]
      break;
 8005e8e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e90:	4b13      	ldr	r3, [pc, #76]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	091b      	lsrs	r3, r3, #4
 8005e96:	f003 0307 	and.w	r3, r3, #7
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005e9e:	4b10      	ldr	r3, [pc, #64]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	0a1b      	lsrs	r3, r3, #8
 8005ea4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	fb03 f202 	mul.w	r2, r3, r2
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005eb6:	4b0a      	ldr	r3, [pc, #40]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	0e5b      	lsrs	r3, r3, #25
 8005ebc:	f003 0303 	and.w	r3, r3, #3
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	005b      	lsls	r3, r3, #1
 8005ec4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ece:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005ed0:	69bb      	ldr	r3, [r7, #24]
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3724      	adds	r7, #36	; 0x24
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	40021000 	.word	0x40021000
 8005ee4:	0800aa78 	.word	0x0800aa78
 8005ee8:	00f42400 	.word	0x00f42400
 8005eec:	007a1200 	.word	0x007a1200

08005ef0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ef4:	4b03      	ldr	r3, [pc, #12]	; (8005f04 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	20000000 	.word	0x20000000

08005f08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005f0c:	f7ff fff0 	bl	8005ef0 <HAL_RCC_GetHCLKFreq>
 8005f10:	4602      	mov	r2, r0
 8005f12:	4b06      	ldr	r3, [pc, #24]	; (8005f2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	0a1b      	lsrs	r3, r3, #8
 8005f18:	f003 0307 	and.w	r3, r3, #7
 8005f1c:	4904      	ldr	r1, [pc, #16]	; (8005f30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f1e:	5ccb      	ldrb	r3, [r1, r3]
 8005f20:	f003 031f 	and.w	r3, r3, #31
 8005f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	40021000 	.word	0x40021000
 8005f30:	0800aa70 	.word	0x0800aa70

08005f34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005f38:	f7ff ffda 	bl	8005ef0 <HAL_RCC_GetHCLKFreq>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	4b06      	ldr	r3, [pc, #24]	; (8005f58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	0adb      	lsrs	r3, r3, #11
 8005f44:	f003 0307 	and.w	r3, r3, #7
 8005f48:	4904      	ldr	r1, [pc, #16]	; (8005f5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005f4a:	5ccb      	ldrb	r3, [r1, r3]
 8005f4c:	f003 031f 	and.w	r3, r3, #31
 8005f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	40021000 	.word	0x40021000
 8005f5c:	0800aa70 	.word	0x0800aa70

08005f60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b086      	sub	sp, #24
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005f68:	2300      	movs	r3, #0
 8005f6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005f6c:	4b2a      	ldr	r3, [pc, #168]	; (8006018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005f6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d003      	beq.n	8005f80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005f78:	f7ff f9ee 	bl	8005358 <HAL_PWREx_GetVoltageRange>
 8005f7c:	6178      	str	r0, [r7, #20]
 8005f7e:	e014      	b.n	8005faa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f80:	4b25      	ldr	r3, [pc, #148]	; (8006018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f84:	4a24      	ldr	r2, [pc, #144]	; (8006018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f8a:	6593      	str	r3, [r2, #88]	; 0x58
 8005f8c:	4b22      	ldr	r3, [pc, #136]	; (8006018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f94:	60fb      	str	r3, [r7, #12]
 8005f96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005f98:	f7ff f9de 	bl	8005358 <HAL_PWREx_GetVoltageRange>
 8005f9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005f9e:	4b1e      	ldr	r3, [pc, #120]	; (8006018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fa2:	4a1d      	ldr	r2, [pc, #116]	; (8006018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005fa4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fa8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fb0:	d10b      	bne.n	8005fca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2b80      	cmp	r3, #128	; 0x80
 8005fb6:	d919      	bls.n	8005fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2ba0      	cmp	r3, #160	; 0xa0
 8005fbc:	d902      	bls.n	8005fc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005fbe:	2302      	movs	r3, #2
 8005fc0:	613b      	str	r3, [r7, #16]
 8005fc2:	e013      	b.n	8005fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	613b      	str	r3, [r7, #16]
 8005fc8:	e010      	b.n	8005fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2b80      	cmp	r3, #128	; 0x80
 8005fce:	d902      	bls.n	8005fd6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	613b      	str	r3, [r7, #16]
 8005fd4:	e00a      	b.n	8005fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2b80      	cmp	r3, #128	; 0x80
 8005fda:	d102      	bne.n	8005fe2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005fdc:	2302      	movs	r3, #2
 8005fde:	613b      	str	r3, [r7, #16]
 8005fe0:	e004      	b.n	8005fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2b70      	cmp	r3, #112	; 0x70
 8005fe6:	d101      	bne.n	8005fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005fe8:	2301      	movs	r3, #1
 8005fea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005fec:	4b0b      	ldr	r3, [pc, #44]	; (800601c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f023 0207 	bic.w	r2, r3, #7
 8005ff4:	4909      	ldr	r1, [pc, #36]	; (800601c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005ffc:	4b07      	ldr	r3, [pc, #28]	; (800601c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0307 	and.w	r3, r3, #7
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	429a      	cmp	r2, r3
 8006008:	d001      	beq.n	800600e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e000      	b.n	8006010 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800600e:	2300      	movs	r3, #0
}
 8006010:	4618      	mov	r0, r3
 8006012:	3718      	adds	r7, #24
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	40021000 	.word	0x40021000
 800601c:	40022000 	.word	0x40022000

08006020 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b086      	sub	sp, #24
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006028:	2300      	movs	r3, #0
 800602a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800602c:	2300      	movs	r3, #0
 800602e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006038:	2b00      	cmp	r3, #0
 800603a:	d041      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006040:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006044:	d02a      	beq.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006046:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800604a:	d824      	bhi.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800604c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006050:	d008      	beq.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006052:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006056:	d81e      	bhi.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00a      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800605c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006060:	d010      	beq.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006062:	e018      	b.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006064:	4b86      	ldr	r3, [pc, #536]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	4a85      	ldr	r2, [pc, #532]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800606a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800606e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006070:	e015      	b.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	3304      	adds	r3, #4
 8006076:	2100      	movs	r1, #0
 8006078:	4618      	mov	r0, r3
 800607a:	f000 fabb 	bl	80065f4 <RCCEx_PLLSAI1_Config>
 800607e:	4603      	mov	r3, r0
 8006080:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006082:	e00c      	b.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	3320      	adds	r3, #32
 8006088:	2100      	movs	r1, #0
 800608a:	4618      	mov	r0, r3
 800608c:	f000 fba6 	bl	80067dc <RCCEx_PLLSAI2_Config>
 8006090:	4603      	mov	r3, r0
 8006092:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006094:	e003      	b.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	74fb      	strb	r3, [r7, #19]
      break;
 800609a:	e000      	b.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800609c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800609e:	7cfb      	ldrb	r3, [r7, #19]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10b      	bne.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80060a4:	4b76      	ldr	r3, [pc, #472]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060b2:	4973      	ldr	r1, [pc, #460]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060b4:	4313      	orrs	r3, r2
 80060b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80060ba:	e001      	b.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060bc:	7cfb      	ldrb	r3, [r7, #19]
 80060be:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d041      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060d0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80060d4:	d02a      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80060d6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80060da:	d824      	bhi.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80060dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80060e0:	d008      	beq.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80060e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80060e6:	d81e      	bhi.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00a      	beq.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80060ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80060f0:	d010      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80060f2:	e018      	b.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80060f4:	4b62      	ldr	r3, [pc, #392]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	4a61      	ldr	r2, [pc, #388]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060fe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006100:	e015      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	3304      	adds	r3, #4
 8006106:	2100      	movs	r1, #0
 8006108:	4618      	mov	r0, r3
 800610a:	f000 fa73 	bl	80065f4 <RCCEx_PLLSAI1_Config>
 800610e:	4603      	mov	r3, r0
 8006110:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006112:	e00c      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	3320      	adds	r3, #32
 8006118:	2100      	movs	r1, #0
 800611a:	4618      	mov	r0, r3
 800611c:	f000 fb5e 	bl	80067dc <RCCEx_PLLSAI2_Config>
 8006120:	4603      	mov	r3, r0
 8006122:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006124:	e003      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	74fb      	strb	r3, [r7, #19]
      break;
 800612a:	e000      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800612c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800612e:	7cfb      	ldrb	r3, [r7, #19]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d10b      	bne.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006134:	4b52      	ldr	r3, [pc, #328]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800613a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006142:	494f      	ldr	r1, [pc, #316]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006144:	4313      	orrs	r3, r2
 8006146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800614a:	e001      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800614c:	7cfb      	ldrb	r3, [r7, #19]
 800614e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006158:	2b00      	cmp	r3, #0
 800615a:	f000 80a0 	beq.w	800629e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800615e:	2300      	movs	r3, #0
 8006160:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006162:	4b47      	ldr	r3, [pc, #284]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d101      	bne.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800616e:	2301      	movs	r3, #1
 8006170:	e000      	b.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006172:	2300      	movs	r3, #0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00d      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006178:	4b41      	ldr	r3, [pc, #260]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800617a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800617c:	4a40      	ldr	r2, [pc, #256]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800617e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006182:	6593      	str	r3, [r2, #88]	; 0x58
 8006184:	4b3e      	ldr	r3, [pc, #248]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800618c:	60bb      	str	r3, [r7, #8]
 800618e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006190:	2301      	movs	r3, #1
 8006192:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006194:	4b3b      	ldr	r3, [pc, #236]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a3a      	ldr	r2, [pc, #232]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800619a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800619e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80061a0:	f7fd fd90 	bl	8003cc4 <HAL_GetTick>
 80061a4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80061a6:	e009      	b.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061a8:	f7fd fd8c 	bl	8003cc4 <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d902      	bls.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	74fb      	strb	r3, [r7, #19]
        break;
 80061ba:	e005      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80061bc:	4b31      	ldr	r3, [pc, #196]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d0ef      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80061c8:	7cfb      	ldrb	r3, [r7, #19]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d15c      	bne.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80061ce:	4b2c      	ldr	r3, [pc, #176]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061d8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d01f      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d019      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80061ec:	4b24      	ldr	r3, [pc, #144]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061f6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80061f8:	4b21      	ldr	r3, [pc, #132]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061fe:	4a20      	ldr	r2, [pc, #128]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006204:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006208:	4b1d      	ldr	r3, [pc, #116]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800620a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800620e:	4a1c      	ldr	r2, [pc, #112]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006210:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006214:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006218:	4a19      	ldr	r2, [pc, #100]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	f003 0301 	and.w	r3, r3, #1
 8006226:	2b00      	cmp	r3, #0
 8006228:	d016      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800622a:	f7fd fd4b 	bl	8003cc4 <HAL_GetTick>
 800622e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006230:	e00b      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006232:	f7fd fd47 	bl	8003cc4 <HAL_GetTick>
 8006236:	4602      	mov	r2, r0
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	1ad3      	subs	r3, r2, r3
 800623c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006240:	4293      	cmp	r3, r2
 8006242:	d902      	bls.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	74fb      	strb	r3, [r7, #19]
            break;
 8006248:	e006      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800624a:	4b0d      	ldr	r3, [pc, #52]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800624c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006250:	f003 0302 	and.w	r3, r3, #2
 8006254:	2b00      	cmp	r3, #0
 8006256:	d0ec      	beq.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006258:	7cfb      	ldrb	r3, [r7, #19]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10c      	bne.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800625e:	4b08      	ldr	r3, [pc, #32]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006264:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800626e:	4904      	ldr	r1, [pc, #16]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006270:	4313      	orrs	r3, r2
 8006272:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006276:	e009      	b.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006278:	7cfb      	ldrb	r3, [r7, #19]
 800627a:	74bb      	strb	r3, [r7, #18]
 800627c:	e006      	b.n	800628c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800627e:	bf00      	nop
 8006280:	40021000 	.word	0x40021000
 8006284:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006288:	7cfb      	ldrb	r3, [r7, #19]
 800628a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800628c:	7c7b      	ldrb	r3, [r7, #17]
 800628e:	2b01      	cmp	r3, #1
 8006290:	d105      	bne.n	800629e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006292:	4b9e      	ldr	r3, [pc, #632]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006296:	4a9d      	ldr	r2, [pc, #628]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006298:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800629c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00a      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062aa:	4b98      	ldr	r3, [pc, #608]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062b0:	f023 0203 	bic.w	r2, r3, #3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b8:	4994      	ldr	r1, [pc, #592]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ba:	4313      	orrs	r3, r2
 80062bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0302 	and.w	r3, r3, #2
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00a      	beq.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80062cc:	4b8f      	ldr	r3, [pc, #572]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062d2:	f023 020c 	bic.w	r2, r3, #12
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062da:	498c      	ldr	r1, [pc, #560]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062dc:	4313      	orrs	r3, r2
 80062de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0304 	and.w	r3, r3, #4
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00a      	beq.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80062ee:	4b87      	ldr	r3, [pc, #540]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062f4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062fc:	4983      	ldr	r1, [pc, #524]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062fe:	4313      	orrs	r3, r2
 8006300:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0308 	and.w	r3, r3, #8
 800630c:	2b00      	cmp	r3, #0
 800630e:	d00a      	beq.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006310:	4b7e      	ldr	r3, [pc, #504]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006316:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800631e:	497b      	ldr	r1, [pc, #492]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006320:	4313      	orrs	r3, r2
 8006322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 0310 	and.w	r3, r3, #16
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00a      	beq.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006332:	4b76      	ldr	r3, [pc, #472]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006338:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006340:	4972      	ldr	r1, [pc, #456]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006342:	4313      	orrs	r3, r2
 8006344:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0320 	and.w	r3, r3, #32
 8006350:	2b00      	cmp	r3, #0
 8006352:	d00a      	beq.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006354:	4b6d      	ldr	r3, [pc, #436]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800635a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006362:	496a      	ldr	r1, [pc, #424]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006364:	4313      	orrs	r3, r2
 8006366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00a      	beq.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006376:	4b65      	ldr	r3, [pc, #404]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800637c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006384:	4961      	ldr	r1, [pc, #388]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006386:	4313      	orrs	r3, r2
 8006388:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006394:	2b00      	cmp	r3, #0
 8006396:	d00a      	beq.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006398:	4b5c      	ldr	r3, [pc, #368]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800639a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800639e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063a6:	4959      	ldr	r1, [pc, #356]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063a8:	4313      	orrs	r3, r2
 80063aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00a      	beq.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063ba:	4b54      	ldr	r3, [pc, #336]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063c0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063c8:	4950      	ldr	r1, [pc, #320]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063ca:	4313      	orrs	r3, r2
 80063cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d00a      	beq.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063dc:	4b4b      	ldr	r3, [pc, #300]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063e2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ea:	4948      	ldr	r1, [pc, #288]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063ec:	4313      	orrs	r3, r2
 80063ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d00a      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063fe:	4b43      	ldr	r3, [pc, #268]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006404:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800640c:	493f      	ldr	r1, [pc, #252]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800640e:	4313      	orrs	r3, r2
 8006410:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800641c:	2b00      	cmp	r3, #0
 800641e:	d028      	beq.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006420:	4b3a      	ldr	r3, [pc, #232]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006426:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800642e:	4937      	ldr	r1, [pc, #220]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006430:	4313      	orrs	r3, r2
 8006432:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800643a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800643e:	d106      	bne.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006440:	4b32      	ldr	r3, [pc, #200]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	4a31      	ldr	r2, [pc, #196]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006446:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800644a:	60d3      	str	r3, [r2, #12]
 800644c:	e011      	b.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006452:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006456:	d10c      	bne.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	3304      	adds	r3, #4
 800645c:	2101      	movs	r1, #1
 800645e:	4618      	mov	r0, r3
 8006460:	f000 f8c8 	bl	80065f4 <RCCEx_PLLSAI1_Config>
 8006464:	4603      	mov	r3, r0
 8006466:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006468:	7cfb      	ldrb	r3, [r7, #19]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d001      	beq.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800646e:	7cfb      	ldrb	r3, [r7, #19]
 8006470:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d028      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800647e:	4b23      	ldr	r3, [pc, #140]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006480:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006484:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800648c:	491f      	ldr	r1, [pc, #124]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800648e:	4313      	orrs	r3, r2
 8006490:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006498:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800649c:	d106      	bne.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800649e:	4b1b      	ldr	r3, [pc, #108]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	4a1a      	ldr	r2, [pc, #104]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064a8:	60d3      	str	r3, [r2, #12]
 80064aa:	e011      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064b4:	d10c      	bne.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	3304      	adds	r3, #4
 80064ba:	2101      	movs	r1, #1
 80064bc:	4618      	mov	r0, r3
 80064be:	f000 f899 	bl	80065f4 <RCCEx_PLLSAI1_Config>
 80064c2:	4603      	mov	r3, r0
 80064c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064c6:	7cfb      	ldrb	r3, [r7, #19]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d001      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80064cc:	7cfb      	ldrb	r3, [r7, #19]
 80064ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d02b      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80064dc:	4b0b      	ldr	r3, [pc, #44]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064ea:	4908      	ldr	r1, [pc, #32]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064ec:	4313      	orrs	r3, r2
 80064ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064fa:	d109      	bne.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064fc:	4b03      	ldr	r3, [pc, #12]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	4a02      	ldr	r2, [pc, #8]	; (800650c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006502:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006506:	60d3      	str	r3, [r2, #12]
 8006508:	e014      	b.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800650a:	bf00      	nop
 800650c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006514:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006518:	d10c      	bne.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	3304      	adds	r3, #4
 800651e:	2101      	movs	r1, #1
 8006520:	4618      	mov	r0, r3
 8006522:	f000 f867 	bl	80065f4 <RCCEx_PLLSAI1_Config>
 8006526:	4603      	mov	r3, r0
 8006528:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800652a:	7cfb      	ldrb	r3, [r7, #19]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d001      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006530:	7cfb      	ldrb	r3, [r7, #19]
 8006532:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800653c:	2b00      	cmp	r3, #0
 800653e:	d02f      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006540:	4b2b      	ldr	r3, [pc, #172]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006546:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800654e:	4928      	ldr	r1, [pc, #160]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006550:	4313      	orrs	r3, r2
 8006552:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800655a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800655e:	d10d      	bne.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	3304      	adds	r3, #4
 8006564:	2102      	movs	r1, #2
 8006566:	4618      	mov	r0, r3
 8006568:	f000 f844 	bl	80065f4 <RCCEx_PLLSAI1_Config>
 800656c:	4603      	mov	r3, r0
 800656e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006570:	7cfb      	ldrb	r3, [r7, #19]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d014      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006576:	7cfb      	ldrb	r3, [r7, #19]
 8006578:	74bb      	strb	r3, [r7, #18]
 800657a:	e011      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006580:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006584:	d10c      	bne.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	3320      	adds	r3, #32
 800658a:	2102      	movs	r1, #2
 800658c:	4618      	mov	r0, r3
 800658e:	f000 f925 	bl	80067dc <RCCEx_PLLSAI2_Config>
 8006592:	4603      	mov	r3, r0
 8006594:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006596:	7cfb      	ldrb	r3, [r7, #19]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d001      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800659c:	7cfb      	ldrb	r3, [r7, #19]
 800659e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d00a      	beq.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80065ac:	4b10      	ldr	r3, [pc, #64]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80065ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065b2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80065ba:	490d      	ldr	r1, [pc, #52]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80065bc:	4313      	orrs	r3, r2
 80065be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00b      	beq.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80065ce:	4b08      	ldr	r3, [pc, #32]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80065d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065d4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065de:	4904      	ldr	r1, [pc, #16]	; (80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80065e0:	4313      	orrs	r3, r2
 80065e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80065e6:	7cbb      	ldrb	r3, [r7, #18]
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3718      	adds	r7, #24
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	40021000 	.word	0x40021000

080065f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80065fe:	2300      	movs	r3, #0
 8006600:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006602:	4b75      	ldr	r3, [pc, #468]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006604:	68db      	ldr	r3, [r3, #12]
 8006606:	f003 0303 	and.w	r3, r3, #3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d018      	beq.n	8006640 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800660e:	4b72      	ldr	r3, [pc, #456]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	f003 0203 	and.w	r2, r3, #3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	429a      	cmp	r2, r3
 800661c:	d10d      	bne.n	800663a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
       ||
 8006622:	2b00      	cmp	r3, #0
 8006624:	d009      	beq.n	800663a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006626:	4b6c      	ldr	r3, [pc, #432]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	091b      	lsrs	r3, r3, #4
 800662c:	f003 0307 	and.w	r3, r3, #7
 8006630:	1c5a      	adds	r2, r3, #1
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	685b      	ldr	r3, [r3, #4]
       ||
 8006636:	429a      	cmp	r2, r3
 8006638:	d047      	beq.n	80066ca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	73fb      	strb	r3, [r7, #15]
 800663e:	e044      	b.n	80066ca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2b03      	cmp	r3, #3
 8006646:	d018      	beq.n	800667a <RCCEx_PLLSAI1_Config+0x86>
 8006648:	2b03      	cmp	r3, #3
 800664a:	d825      	bhi.n	8006698 <RCCEx_PLLSAI1_Config+0xa4>
 800664c:	2b01      	cmp	r3, #1
 800664e:	d002      	beq.n	8006656 <RCCEx_PLLSAI1_Config+0x62>
 8006650:	2b02      	cmp	r3, #2
 8006652:	d009      	beq.n	8006668 <RCCEx_PLLSAI1_Config+0x74>
 8006654:	e020      	b.n	8006698 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006656:	4b60      	ldr	r3, [pc, #384]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 0302 	and.w	r3, r3, #2
 800665e:	2b00      	cmp	r3, #0
 8006660:	d11d      	bne.n	800669e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006666:	e01a      	b.n	800669e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006668:	4b5b      	ldr	r3, [pc, #364]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006670:	2b00      	cmp	r3, #0
 8006672:	d116      	bne.n	80066a2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006678:	e013      	b.n	80066a2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800667a:	4b57      	ldr	r3, [pc, #348]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d10f      	bne.n	80066a6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006686:	4b54      	ldr	r3, [pc, #336]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d109      	bne.n	80066a6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006696:	e006      	b.n	80066a6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	73fb      	strb	r3, [r7, #15]
      break;
 800669c:	e004      	b.n	80066a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800669e:	bf00      	nop
 80066a0:	e002      	b.n	80066a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80066a2:	bf00      	nop
 80066a4:	e000      	b.n	80066a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80066a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d10d      	bne.n	80066ca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80066ae:	4b4a      	ldr	r3, [pc, #296]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6819      	ldr	r1, [r3, #0]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	3b01      	subs	r3, #1
 80066c0:	011b      	lsls	r3, r3, #4
 80066c2:	430b      	orrs	r3, r1
 80066c4:	4944      	ldr	r1, [pc, #272]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066c6:	4313      	orrs	r3, r2
 80066c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80066ca:	7bfb      	ldrb	r3, [r7, #15]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d17d      	bne.n	80067cc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80066d0:	4b41      	ldr	r3, [pc, #260]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a40      	ldr	r2, [pc, #256]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066d6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80066da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066dc:	f7fd faf2 	bl	8003cc4 <HAL_GetTick>
 80066e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80066e2:	e009      	b.n	80066f8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80066e4:	f7fd faee 	bl	8003cc4 <HAL_GetTick>
 80066e8:	4602      	mov	r2, r0
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	2b02      	cmp	r3, #2
 80066f0:	d902      	bls.n	80066f8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	73fb      	strb	r3, [r7, #15]
        break;
 80066f6:	e005      	b.n	8006704 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80066f8:	4b37      	ldr	r3, [pc, #220]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006700:	2b00      	cmp	r3, #0
 8006702:	d1ef      	bne.n	80066e4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006704:	7bfb      	ldrb	r3, [r7, #15]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d160      	bne.n	80067cc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d111      	bne.n	8006734 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006710:	4b31      	ldr	r3, [pc, #196]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006712:	691b      	ldr	r3, [r3, #16]
 8006714:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006718:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	6892      	ldr	r2, [r2, #8]
 8006720:	0211      	lsls	r1, r2, #8
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	68d2      	ldr	r2, [r2, #12]
 8006726:	0912      	lsrs	r2, r2, #4
 8006728:	0452      	lsls	r2, r2, #17
 800672a:	430a      	orrs	r2, r1
 800672c:	492a      	ldr	r1, [pc, #168]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800672e:	4313      	orrs	r3, r2
 8006730:	610b      	str	r3, [r1, #16]
 8006732:	e027      	b.n	8006784 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	2b01      	cmp	r3, #1
 8006738:	d112      	bne.n	8006760 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800673a:	4b27      	ldr	r3, [pc, #156]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006742:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	6892      	ldr	r2, [r2, #8]
 800674a:	0211      	lsls	r1, r2, #8
 800674c:	687a      	ldr	r2, [r7, #4]
 800674e:	6912      	ldr	r2, [r2, #16]
 8006750:	0852      	lsrs	r2, r2, #1
 8006752:	3a01      	subs	r2, #1
 8006754:	0552      	lsls	r2, r2, #21
 8006756:	430a      	orrs	r2, r1
 8006758:	491f      	ldr	r1, [pc, #124]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800675a:	4313      	orrs	r3, r2
 800675c:	610b      	str	r3, [r1, #16]
 800675e:	e011      	b.n	8006784 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006760:	4b1d      	ldr	r3, [pc, #116]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006762:	691b      	ldr	r3, [r3, #16]
 8006764:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006768:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	6892      	ldr	r2, [r2, #8]
 8006770:	0211      	lsls	r1, r2, #8
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	6952      	ldr	r2, [r2, #20]
 8006776:	0852      	lsrs	r2, r2, #1
 8006778:	3a01      	subs	r2, #1
 800677a:	0652      	lsls	r2, r2, #25
 800677c:	430a      	orrs	r2, r1
 800677e:	4916      	ldr	r1, [pc, #88]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006780:	4313      	orrs	r3, r2
 8006782:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006784:	4b14      	ldr	r3, [pc, #80]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a13      	ldr	r2, [pc, #76]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800678a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800678e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006790:	f7fd fa98 	bl	8003cc4 <HAL_GetTick>
 8006794:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006796:	e009      	b.n	80067ac <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006798:	f7fd fa94 	bl	8003cc4 <HAL_GetTick>
 800679c:	4602      	mov	r2, r0
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d902      	bls.n	80067ac <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80067a6:	2303      	movs	r3, #3
 80067a8:	73fb      	strb	r3, [r7, #15]
          break;
 80067aa:	e005      	b.n	80067b8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80067ac:	4b0a      	ldr	r3, [pc, #40]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d0ef      	beq.n	8006798 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80067b8:	7bfb      	ldrb	r3, [r7, #15]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d106      	bne.n	80067cc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80067be:	4b06      	ldr	r3, [pc, #24]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067c0:	691a      	ldr	r2, [r3, #16]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	4904      	ldr	r1, [pc, #16]	; (80067d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067c8:	4313      	orrs	r3, r2
 80067ca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80067cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3710      	adds	r7, #16
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	40021000 	.word	0x40021000

080067dc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b084      	sub	sp, #16
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80067e6:	2300      	movs	r3, #0
 80067e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80067ea:	4b6a      	ldr	r3, [pc, #424]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	f003 0303 	and.w	r3, r3, #3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d018      	beq.n	8006828 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80067f6:	4b67      	ldr	r3, [pc, #412]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	f003 0203 	and.w	r2, r3, #3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	429a      	cmp	r2, r3
 8006804:	d10d      	bne.n	8006822 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
       ||
 800680a:	2b00      	cmp	r3, #0
 800680c:	d009      	beq.n	8006822 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800680e:	4b61      	ldr	r3, [pc, #388]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	091b      	lsrs	r3, r3, #4
 8006814:	f003 0307 	and.w	r3, r3, #7
 8006818:	1c5a      	adds	r2, r3, #1
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685b      	ldr	r3, [r3, #4]
       ||
 800681e:	429a      	cmp	r2, r3
 8006820:	d047      	beq.n	80068b2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	73fb      	strb	r3, [r7, #15]
 8006826:	e044      	b.n	80068b2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	2b03      	cmp	r3, #3
 800682e:	d018      	beq.n	8006862 <RCCEx_PLLSAI2_Config+0x86>
 8006830:	2b03      	cmp	r3, #3
 8006832:	d825      	bhi.n	8006880 <RCCEx_PLLSAI2_Config+0xa4>
 8006834:	2b01      	cmp	r3, #1
 8006836:	d002      	beq.n	800683e <RCCEx_PLLSAI2_Config+0x62>
 8006838:	2b02      	cmp	r3, #2
 800683a:	d009      	beq.n	8006850 <RCCEx_PLLSAI2_Config+0x74>
 800683c:	e020      	b.n	8006880 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800683e:	4b55      	ldr	r3, [pc, #340]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f003 0302 	and.w	r3, r3, #2
 8006846:	2b00      	cmp	r3, #0
 8006848:	d11d      	bne.n	8006886 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800684e:	e01a      	b.n	8006886 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006850:	4b50      	ldr	r3, [pc, #320]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006858:	2b00      	cmp	r3, #0
 800685a:	d116      	bne.n	800688a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006860:	e013      	b.n	800688a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006862:	4b4c      	ldr	r3, [pc, #304]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800686a:	2b00      	cmp	r3, #0
 800686c:	d10f      	bne.n	800688e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800686e:	4b49      	ldr	r3, [pc, #292]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d109      	bne.n	800688e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800687e:	e006      	b.n	800688e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	73fb      	strb	r3, [r7, #15]
      break;
 8006884:	e004      	b.n	8006890 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006886:	bf00      	nop
 8006888:	e002      	b.n	8006890 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800688a:	bf00      	nop
 800688c:	e000      	b.n	8006890 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800688e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006890:	7bfb      	ldrb	r3, [r7, #15]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10d      	bne.n	80068b2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006896:	4b3f      	ldr	r3, [pc, #252]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6819      	ldr	r1, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	3b01      	subs	r3, #1
 80068a8:	011b      	lsls	r3, r3, #4
 80068aa:	430b      	orrs	r3, r1
 80068ac:	4939      	ldr	r1, [pc, #228]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068ae:	4313      	orrs	r3, r2
 80068b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80068b2:	7bfb      	ldrb	r3, [r7, #15]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d167      	bne.n	8006988 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80068b8:	4b36      	ldr	r3, [pc, #216]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a35      	ldr	r2, [pc, #212]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068c4:	f7fd f9fe 	bl	8003cc4 <HAL_GetTick>
 80068c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80068ca:	e009      	b.n	80068e0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80068cc:	f7fd f9fa 	bl	8003cc4 <HAL_GetTick>
 80068d0:	4602      	mov	r2, r0
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	1ad3      	subs	r3, r2, r3
 80068d6:	2b02      	cmp	r3, #2
 80068d8:	d902      	bls.n	80068e0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80068da:	2303      	movs	r3, #3
 80068dc:	73fb      	strb	r3, [r7, #15]
        break;
 80068de:	e005      	b.n	80068ec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80068e0:	4b2c      	ldr	r3, [pc, #176]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1ef      	bne.n	80068cc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d14a      	bne.n	8006988 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d111      	bne.n	800691c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80068f8:	4b26      	ldr	r3, [pc, #152]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 80068fa:	695b      	ldr	r3, [r3, #20]
 80068fc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006900:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006904:	687a      	ldr	r2, [r7, #4]
 8006906:	6892      	ldr	r2, [r2, #8]
 8006908:	0211      	lsls	r1, r2, #8
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	68d2      	ldr	r2, [r2, #12]
 800690e:	0912      	lsrs	r2, r2, #4
 8006910:	0452      	lsls	r2, r2, #17
 8006912:	430a      	orrs	r2, r1
 8006914:	491f      	ldr	r1, [pc, #124]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006916:	4313      	orrs	r3, r2
 8006918:	614b      	str	r3, [r1, #20]
 800691a:	e011      	b.n	8006940 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800691c:	4b1d      	ldr	r3, [pc, #116]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 800691e:	695b      	ldr	r3, [r3, #20]
 8006920:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006924:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	6892      	ldr	r2, [r2, #8]
 800692c:	0211      	lsls	r1, r2, #8
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	6912      	ldr	r2, [r2, #16]
 8006932:	0852      	lsrs	r2, r2, #1
 8006934:	3a01      	subs	r2, #1
 8006936:	0652      	lsls	r2, r2, #25
 8006938:	430a      	orrs	r2, r1
 800693a:	4916      	ldr	r1, [pc, #88]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 800693c:	4313      	orrs	r3, r2
 800693e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006940:	4b14      	ldr	r3, [pc, #80]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a13      	ldr	r2, [pc, #76]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006946:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800694a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800694c:	f7fd f9ba 	bl	8003cc4 <HAL_GetTick>
 8006950:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006952:	e009      	b.n	8006968 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006954:	f7fd f9b6 	bl	8003cc4 <HAL_GetTick>
 8006958:	4602      	mov	r2, r0
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	1ad3      	subs	r3, r2, r3
 800695e:	2b02      	cmp	r3, #2
 8006960:	d902      	bls.n	8006968 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006962:	2303      	movs	r3, #3
 8006964:	73fb      	strb	r3, [r7, #15]
          break;
 8006966:	e005      	b.n	8006974 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006968:	4b0a      	ldr	r3, [pc, #40]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006970:	2b00      	cmp	r3, #0
 8006972:	d0ef      	beq.n	8006954 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006974:	7bfb      	ldrb	r3, [r7, #15]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d106      	bne.n	8006988 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800697a:	4b06      	ldr	r3, [pc, #24]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 800697c:	695a      	ldr	r2, [r3, #20]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	4904      	ldr	r1, [pc, #16]	; (8006994 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006984:	4313      	orrs	r3, r2
 8006986:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006988:	7bfb      	ldrb	r3, [r7, #15]
}
 800698a:	4618      	mov	r0, r3
 800698c:	3710      	adds	r7, #16
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	40021000 	.word	0x40021000

08006998 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b082      	sub	sp, #8
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d101      	bne.n	80069aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e040      	b.n	8006a2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d106      	bne.n	80069c0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f7fc ff4e 	bl	800385c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2224      	movs	r2, #36	; 0x24
 80069c4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f022 0201 	bic.w	r2, r2, #1
 80069d4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 fbc2 	bl	8007160 <UART_SetConfig>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d101      	bne.n	80069e6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e022      	b.n	8006a2c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d002      	beq.n	80069f4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 fe6e 	bl	80076d0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	685a      	ldr	r2, [r3, #4]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006a02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	689a      	ldr	r2, [r3, #8]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f042 0201 	orr.w	r2, r2, #1
 8006a22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f000 fef5 	bl	8007814 <UART_CheckIdleState>
 8006a2a:	4603      	mov	r3, r0
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3708      	adds	r7, #8
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b08a      	sub	sp, #40	; 0x28
 8006a38:	af02      	add	r7, sp, #8
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	60b9      	str	r1, [r7, #8]
 8006a3e:	603b      	str	r3, [r7, #0]
 8006a40:	4613      	mov	r3, r2
 8006a42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a48:	2b20      	cmp	r3, #32
 8006a4a:	f040 8082 	bne.w	8006b52 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d002      	beq.n	8006a5a <HAL_UART_Transmit+0x26>
 8006a54:	88fb      	ldrh	r3, [r7, #6]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d101      	bne.n	8006a5e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e07a      	b.n	8006b54 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d101      	bne.n	8006a6c <HAL_UART_Transmit+0x38>
 8006a68:	2302      	movs	r3, #2
 8006a6a:	e073      	b.n	8006b54 <HAL_UART_Transmit+0x120>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2200      	movs	r2, #0
 8006a78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2221      	movs	r2, #33	; 0x21
 8006a80:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a82:	f7fd f91f 	bl	8003cc4 <HAL_GetTick>
 8006a86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	88fa      	ldrh	r2, [r7, #6]
 8006a8c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	88fa      	ldrh	r2, [r7, #6]
 8006a94:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aa0:	d108      	bne.n	8006ab4 <HAL_UART_Transmit+0x80>
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	691b      	ldr	r3, [r3, #16]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d104      	bne.n	8006ab4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	61bb      	str	r3, [r7, #24]
 8006ab2:	e003      	b.n	8006abc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006ac4:	e02d      	b.n	8006b22 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	9300      	str	r3, [sp, #0]
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	2200      	movs	r2, #0
 8006ace:	2180      	movs	r1, #128	; 0x80
 8006ad0:	68f8      	ldr	r0, [r7, #12]
 8006ad2:	f000 fee8 	bl	80078a6 <UART_WaitOnFlagUntilTimeout>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d001      	beq.n	8006ae0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e039      	b.n	8006b54 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006ae0:	69fb      	ldr	r3, [r7, #28]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10b      	bne.n	8006afe <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	881a      	ldrh	r2, [r3, #0]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006af2:	b292      	uxth	r2, r2
 8006af4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	3302      	adds	r3, #2
 8006afa:	61bb      	str	r3, [r7, #24]
 8006afc:	e008      	b.n	8006b10 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	781a      	ldrb	r2, [r3, #0]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	b292      	uxth	r2, r2
 8006b08:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	b29a      	uxth	r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d1cb      	bne.n	8006ac6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	9300      	str	r3, [sp, #0]
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	2200      	movs	r2, #0
 8006b36:	2140      	movs	r1, #64	; 0x40
 8006b38:	68f8      	ldr	r0, [r7, #12]
 8006b3a:	f000 feb4 	bl	80078a6 <UART_WaitOnFlagUntilTimeout>
 8006b3e:	4603      	mov	r3, r0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d001      	beq.n	8006b48 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e005      	b.n	8006b54 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2220      	movs	r2, #32
 8006b4c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	e000      	b.n	8006b54 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006b52:	2302      	movs	r3, #2
  }
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3720      	adds	r7, #32
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b0ba      	sub	sp, #232	; 0xe8
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	69db      	ldr	r3, [r3, #28]
 8006b6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006b82:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006b86:	f640 030f 	movw	r3, #2063	; 0x80f
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006b90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d115      	bne.n	8006bc4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b9c:	f003 0320 	and.w	r3, r3, #32
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d00f      	beq.n	8006bc4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ba8:	f003 0320 	and.w	r3, r3, #32
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d009      	beq.n	8006bc4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	f000 82a6 	beq.w	8007106 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	4798      	blx	r3
      }
      return;
 8006bc2:	e2a0      	b.n	8007106 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006bc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f000 8117 	beq.w	8006dfc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006bce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006bd2:	f003 0301 	and.w	r3, r3, #1
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d106      	bne.n	8006be8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006bda:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006bde:	4b85      	ldr	r3, [pc, #532]	; (8006df4 <HAL_UART_IRQHandler+0x298>)
 8006be0:	4013      	ands	r3, r2
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f000 810a 	beq.w	8006dfc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006bec:	f003 0301 	and.w	r3, r3, #1
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d011      	beq.n	8006c18 <HAL_UART_IRQHandler+0xbc>
 8006bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d00b      	beq.n	8006c18 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2201      	movs	r2, #1
 8006c06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c0e:	f043 0201 	orr.w	r2, r3, #1
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c1c:	f003 0302 	and.w	r3, r3, #2
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d011      	beq.n	8006c48 <HAL_UART_IRQHandler+0xec>
 8006c24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c28:	f003 0301 	and.w	r3, r3, #1
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d00b      	beq.n	8006c48 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2202      	movs	r2, #2
 8006c36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c3e:	f043 0204 	orr.w	r2, r3, #4
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c4c:	f003 0304 	and.w	r3, r3, #4
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d011      	beq.n	8006c78 <HAL_UART_IRQHandler+0x11c>
 8006c54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c58:	f003 0301 	and.w	r3, r3, #1
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00b      	beq.n	8006c78 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2204      	movs	r2, #4
 8006c66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c6e:	f043 0202 	orr.w	r2, r3, #2
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006c78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c7c:	f003 0308 	and.w	r3, r3, #8
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d017      	beq.n	8006cb4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c88:	f003 0320 	and.w	r3, r3, #32
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d105      	bne.n	8006c9c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006c90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c94:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d00b      	beq.n	8006cb4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	2208      	movs	r2, #8
 8006ca2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006caa:	f043 0208 	orr.w	r2, r3, #8
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d012      	beq.n	8006ce6 <HAL_UART_IRQHandler+0x18a>
 8006cc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cc4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d00c      	beq.n	8006ce6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006cd4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cdc:	f043 0220 	orr.w	r2, r3, #32
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	f000 820c 	beq.w	800710a <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006cf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cf6:	f003 0320 	and.w	r3, r3, #32
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00d      	beq.n	8006d1a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006cfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d02:	f003 0320 	and.w	r3, r3, #32
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d007      	beq.n	8006d1a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d003      	beq.n	8006d1a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d20:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d2e:	2b40      	cmp	r3, #64	; 0x40
 8006d30:	d005      	beq.n	8006d3e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006d32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d36:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d04f      	beq.n	8006dde <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 fe75 	bl	8007a2e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d4e:	2b40      	cmp	r3, #64	; 0x40
 8006d50:	d141      	bne.n	8006dd6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	3308      	adds	r3, #8
 8006d58:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006d60:	e853 3f00 	ldrex	r3, [r3]
 8006d64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006d68:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	3308      	adds	r3, #8
 8006d7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006d7e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006d82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006d8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006d8e:	e841 2300 	strex	r3, r2, [r1]
 8006d92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006d96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1d9      	bne.n	8006d52 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d013      	beq.n	8006dce <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006daa:	4a13      	ldr	r2, [pc, #76]	; (8006df8 <HAL_UART_IRQHandler+0x29c>)
 8006dac:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006db2:	4618      	mov	r0, r3
 8006db4:	f7fd f905 	bl	8003fc2 <HAL_DMA_Abort_IT>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d017      	beq.n	8006dee <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc4:	687a      	ldr	r2, [r7, #4]
 8006dc6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006dc8:	4610      	mov	r0, r2
 8006dca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dcc:	e00f      	b.n	8006dee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 f9b0 	bl	8007134 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dd4:	e00b      	b.n	8006dee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 f9ac 	bl	8007134 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ddc:	e007      	b.n	8006dee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 f9a8 	bl	8007134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006dec:	e18d      	b.n	800710a <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dee:	bf00      	nop
    return;
 8006df0:	e18b      	b.n	800710a <HAL_UART_IRQHandler+0x5ae>
 8006df2:	bf00      	nop
 8006df4:	04000120 	.word	0x04000120
 8006df8:	08007af5 	.word	0x08007af5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	f040 8146 	bne.w	8007092 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e0a:	f003 0310 	and.w	r3, r3, #16
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	f000 813f 	beq.w	8007092 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006e14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e18:	f003 0310 	and.w	r3, r3, #16
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	f000 8138 	beq.w	8007092 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	2210      	movs	r2, #16
 8006e28:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e34:	2b40      	cmp	r3, #64	; 0x40
 8006e36:	f040 80b4 	bne.w	8006fa2 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006e46:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	f000 815f 	beq.w	800710e <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006e56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	f080 8157 	bcs.w	800710e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006e66:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0320 	and.w	r3, r3, #32
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f040 8085 	bne.w	8006f86 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006e88:	e853 3f00 	ldrex	r3, [r3]
 8006e8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006e90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006e94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006ea6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006eaa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006eb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006eb6:	e841 2300 	strex	r3, r2, [r1]
 8006eba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006ebe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d1da      	bne.n	8006e7c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	3308      	adds	r3, #8
 8006ecc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ece:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ed0:	e853 3f00 	ldrex	r3, [r3]
 8006ed4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006ed6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006ed8:	f023 0301 	bic.w	r3, r3, #1
 8006edc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006eea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006eee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006ef2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006ef6:	e841 2300 	strex	r3, r2, [r1]
 8006efa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006efc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1e1      	bne.n	8006ec6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	3308      	adds	r3, #8
 8006f08:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f0c:	e853 3f00 	ldrex	r3, [r3]
 8006f10:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006f12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	3308      	adds	r3, #8
 8006f22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006f26:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006f28:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f2a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006f2c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006f2e:	e841 2300 	strex	r3, r2, [r1]
 8006f32:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006f34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d1e3      	bne.n	8006f02 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2220      	movs	r2, #32
 8006f3e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f4e:	e853 3f00 	ldrex	r3, [r3]
 8006f52:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006f54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f56:	f023 0310 	bic.w	r3, r3, #16
 8006f5a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	461a      	mov	r2, r3
 8006f64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f68:	65bb      	str	r3, [r7, #88]	; 0x58
 8006f6a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f6c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006f6e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006f70:	e841 2300 	strex	r3, r2, [r1]
 8006f74:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006f76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d1e4      	bne.n	8006f46 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7fc ffe0 	bl	8003f46 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	1ad3      	subs	r3, r2, r3
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	4619      	mov	r1, r3
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f000 f8d4 	bl	8007148 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006fa0:	e0b5      	b.n	800710e <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	1ad3      	subs	r3, r2, r3
 8006fb2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	f000 80a7 	beq.w	8007112 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8006fc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 80a2 	beq.w	8007112 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd6:	e853 3f00 	ldrex	r3, [r3]
 8006fda:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006fdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fde:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006fe2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	461a      	mov	r2, r3
 8006fec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006ff0:	647b      	str	r3, [r7, #68]	; 0x44
 8006ff2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006ff6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ff8:	e841 2300 	strex	r3, r2, [r1]
 8006ffc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006ffe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007000:	2b00      	cmp	r3, #0
 8007002:	d1e4      	bne.n	8006fce <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	3308      	adds	r3, #8
 800700a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800700e:	e853 3f00 	ldrex	r3, [r3]
 8007012:	623b      	str	r3, [r7, #32]
   return(result);
 8007014:	6a3b      	ldr	r3, [r7, #32]
 8007016:	f023 0301 	bic.w	r3, r3, #1
 800701a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	3308      	adds	r3, #8
 8007024:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007028:	633a      	str	r2, [r7, #48]	; 0x30
 800702a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800702e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007030:	e841 2300 	strex	r3, r2, [r1]
 8007034:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007038:	2b00      	cmp	r3, #0
 800703a:	d1e3      	bne.n	8007004 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2220      	movs	r2, #32
 8007040:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	e853 3f00 	ldrex	r3, [r3]
 800705a:	60fb      	str	r3, [r7, #12]
   return(result);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f023 0310 	bic.w	r3, r3, #16
 8007062:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	461a      	mov	r2, r3
 800706c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007070:	61fb      	str	r3, [r7, #28]
 8007072:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007074:	69b9      	ldr	r1, [r7, #24]
 8007076:	69fa      	ldr	r2, [r7, #28]
 8007078:	e841 2300 	strex	r3, r2, [r1]
 800707c:	617b      	str	r3, [r7, #20]
   return(result);
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d1e4      	bne.n	800704e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007084:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007088:	4619      	mov	r1, r3
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 f85c 	bl	8007148 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007090:	e03f      	b.n	8007112 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007096:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00e      	beq.n	80070bc <HAL_UART_IRQHandler+0x560>
 800709e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80070a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d008      	beq.n	80070bc <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80070b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f000 fd5d 	bl	8007b74 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80070ba:	e02d      	b.n	8007118 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80070bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d00e      	beq.n	80070e6 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80070c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d008      	beq.n	80070e6 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d01c      	beq.n	8007116 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	4798      	blx	r3
    }
    return;
 80070e4:	e017      	b.n	8007116 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80070e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d012      	beq.n	8007118 <HAL_UART_IRQHandler+0x5bc>
 80070f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d00c      	beq.n	8007118 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 fd0e 	bl	8007b20 <UART_EndTransmit_IT>
    return;
 8007104:	e008      	b.n	8007118 <HAL_UART_IRQHandler+0x5bc>
      return;
 8007106:	bf00      	nop
 8007108:	e006      	b.n	8007118 <HAL_UART_IRQHandler+0x5bc>
    return;
 800710a:	bf00      	nop
 800710c:	e004      	b.n	8007118 <HAL_UART_IRQHandler+0x5bc>
      return;
 800710e:	bf00      	nop
 8007110:	e002      	b.n	8007118 <HAL_UART_IRQHandler+0x5bc>
      return;
 8007112:	bf00      	nop
 8007114:	e000      	b.n	8007118 <HAL_UART_IRQHandler+0x5bc>
    return;
 8007116:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007118:	37e8      	adds	r7, #232	; 0xe8
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop

08007120 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007120:	b480      	push	{r7}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007128:	bf00      	nop
 800712a:	370c      	adds	r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800713c:	bf00      	nop
 800713e:	370c      	adds	r7, #12
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	460b      	mov	r3, r1
 8007152:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007154:	bf00      	nop
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007164:	b08a      	sub	sp, #40	; 0x28
 8007166:	af00      	add	r7, sp, #0
 8007168:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800716a:	2300      	movs	r3, #0
 800716c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	689a      	ldr	r2, [r3, #8]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	691b      	ldr	r3, [r3, #16]
 8007178:	431a      	orrs	r2, r3
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	695b      	ldr	r3, [r3, #20]
 800717e:	431a      	orrs	r2, r3
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	69db      	ldr	r3, [r3, #28]
 8007184:	4313      	orrs	r3, r2
 8007186:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	4ba4      	ldr	r3, [pc, #656]	; (8007420 <UART_SetConfig+0x2c0>)
 8007190:	4013      	ands	r3, r2
 8007192:	68fa      	ldr	r2, [r7, #12]
 8007194:	6812      	ldr	r2, [r2, #0]
 8007196:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007198:	430b      	orrs	r3, r1
 800719a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	68da      	ldr	r2, [r3, #12]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	699b      	ldr	r3, [r3, #24]
 80071b6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a99      	ldr	r2, [pc, #612]	; (8007424 <UART_SetConfig+0x2c4>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d004      	beq.n	80071cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	6a1b      	ldr	r3, [r3, #32]
 80071c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071c8:	4313      	orrs	r3, r2
 80071ca:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071dc:	430a      	orrs	r2, r1
 80071de:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a90      	ldr	r2, [pc, #576]	; (8007428 <UART_SetConfig+0x2c8>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d126      	bne.n	8007238 <UART_SetConfig+0xd8>
 80071ea:	4b90      	ldr	r3, [pc, #576]	; (800742c <UART_SetConfig+0x2cc>)
 80071ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071f0:	f003 0303 	and.w	r3, r3, #3
 80071f4:	2b03      	cmp	r3, #3
 80071f6:	d81b      	bhi.n	8007230 <UART_SetConfig+0xd0>
 80071f8:	a201      	add	r2, pc, #4	; (adr r2, 8007200 <UART_SetConfig+0xa0>)
 80071fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071fe:	bf00      	nop
 8007200:	08007211 	.word	0x08007211
 8007204:	08007221 	.word	0x08007221
 8007208:	08007219 	.word	0x08007219
 800720c:	08007229 	.word	0x08007229
 8007210:	2301      	movs	r3, #1
 8007212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007216:	e116      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007218:	2302      	movs	r3, #2
 800721a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800721e:	e112      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007220:	2304      	movs	r3, #4
 8007222:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007226:	e10e      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007228:	2308      	movs	r3, #8
 800722a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800722e:	e10a      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007230:	2310      	movs	r3, #16
 8007232:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007236:	e106      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a7c      	ldr	r2, [pc, #496]	; (8007430 <UART_SetConfig+0x2d0>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d138      	bne.n	80072b4 <UART_SetConfig+0x154>
 8007242:	4b7a      	ldr	r3, [pc, #488]	; (800742c <UART_SetConfig+0x2cc>)
 8007244:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007248:	f003 030c 	and.w	r3, r3, #12
 800724c:	2b0c      	cmp	r3, #12
 800724e:	d82d      	bhi.n	80072ac <UART_SetConfig+0x14c>
 8007250:	a201      	add	r2, pc, #4	; (adr r2, 8007258 <UART_SetConfig+0xf8>)
 8007252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007256:	bf00      	nop
 8007258:	0800728d 	.word	0x0800728d
 800725c:	080072ad 	.word	0x080072ad
 8007260:	080072ad 	.word	0x080072ad
 8007264:	080072ad 	.word	0x080072ad
 8007268:	0800729d 	.word	0x0800729d
 800726c:	080072ad 	.word	0x080072ad
 8007270:	080072ad 	.word	0x080072ad
 8007274:	080072ad 	.word	0x080072ad
 8007278:	08007295 	.word	0x08007295
 800727c:	080072ad 	.word	0x080072ad
 8007280:	080072ad 	.word	0x080072ad
 8007284:	080072ad 	.word	0x080072ad
 8007288:	080072a5 	.word	0x080072a5
 800728c:	2300      	movs	r3, #0
 800728e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007292:	e0d8      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007294:	2302      	movs	r3, #2
 8007296:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800729a:	e0d4      	b.n	8007446 <UART_SetConfig+0x2e6>
 800729c:	2304      	movs	r3, #4
 800729e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072a2:	e0d0      	b.n	8007446 <UART_SetConfig+0x2e6>
 80072a4:	2308      	movs	r3, #8
 80072a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072aa:	e0cc      	b.n	8007446 <UART_SetConfig+0x2e6>
 80072ac:	2310      	movs	r3, #16
 80072ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072b2:	e0c8      	b.n	8007446 <UART_SetConfig+0x2e6>
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a5e      	ldr	r2, [pc, #376]	; (8007434 <UART_SetConfig+0x2d4>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d125      	bne.n	800730a <UART_SetConfig+0x1aa>
 80072be:	4b5b      	ldr	r3, [pc, #364]	; (800742c <UART_SetConfig+0x2cc>)
 80072c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072c4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80072c8:	2b30      	cmp	r3, #48	; 0x30
 80072ca:	d016      	beq.n	80072fa <UART_SetConfig+0x19a>
 80072cc:	2b30      	cmp	r3, #48	; 0x30
 80072ce:	d818      	bhi.n	8007302 <UART_SetConfig+0x1a2>
 80072d0:	2b20      	cmp	r3, #32
 80072d2:	d00a      	beq.n	80072ea <UART_SetConfig+0x18a>
 80072d4:	2b20      	cmp	r3, #32
 80072d6:	d814      	bhi.n	8007302 <UART_SetConfig+0x1a2>
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d002      	beq.n	80072e2 <UART_SetConfig+0x182>
 80072dc:	2b10      	cmp	r3, #16
 80072de:	d008      	beq.n	80072f2 <UART_SetConfig+0x192>
 80072e0:	e00f      	b.n	8007302 <UART_SetConfig+0x1a2>
 80072e2:	2300      	movs	r3, #0
 80072e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072e8:	e0ad      	b.n	8007446 <UART_SetConfig+0x2e6>
 80072ea:	2302      	movs	r3, #2
 80072ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072f0:	e0a9      	b.n	8007446 <UART_SetConfig+0x2e6>
 80072f2:	2304      	movs	r3, #4
 80072f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072f8:	e0a5      	b.n	8007446 <UART_SetConfig+0x2e6>
 80072fa:	2308      	movs	r3, #8
 80072fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007300:	e0a1      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007302:	2310      	movs	r3, #16
 8007304:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007308:	e09d      	b.n	8007446 <UART_SetConfig+0x2e6>
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	4a4a      	ldr	r2, [pc, #296]	; (8007438 <UART_SetConfig+0x2d8>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d125      	bne.n	8007360 <UART_SetConfig+0x200>
 8007314:	4b45      	ldr	r3, [pc, #276]	; (800742c <UART_SetConfig+0x2cc>)
 8007316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800731a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800731e:	2bc0      	cmp	r3, #192	; 0xc0
 8007320:	d016      	beq.n	8007350 <UART_SetConfig+0x1f0>
 8007322:	2bc0      	cmp	r3, #192	; 0xc0
 8007324:	d818      	bhi.n	8007358 <UART_SetConfig+0x1f8>
 8007326:	2b80      	cmp	r3, #128	; 0x80
 8007328:	d00a      	beq.n	8007340 <UART_SetConfig+0x1e0>
 800732a:	2b80      	cmp	r3, #128	; 0x80
 800732c:	d814      	bhi.n	8007358 <UART_SetConfig+0x1f8>
 800732e:	2b00      	cmp	r3, #0
 8007330:	d002      	beq.n	8007338 <UART_SetConfig+0x1d8>
 8007332:	2b40      	cmp	r3, #64	; 0x40
 8007334:	d008      	beq.n	8007348 <UART_SetConfig+0x1e8>
 8007336:	e00f      	b.n	8007358 <UART_SetConfig+0x1f8>
 8007338:	2300      	movs	r3, #0
 800733a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800733e:	e082      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007340:	2302      	movs	r3, #2
 8007342:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007346:	e07e      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007348:	2304      	movs	r3, #4
 800734a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800734e:	e07a      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007350:	2308      	movs	r3, #8
 8007352:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007356:	e076      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007358:	2310      	movs	r3, #16
 800735a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800735e:	e072      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a35      	ldr	r2, [pc, #212]	; (800743c <UART_SetConfig+0x2dc>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d12a      	bne.n	80073c0 <UART_SetConfig+0x260>
 800736a:	4b30      	ldr	r3, [pc, #192]	; (800742c <UART_SetConfig+0x2cc>)
 800736c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007370:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007374:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007378:	d01a      	beq.n	80073b0 <UART_SetConfig+0x250>
 800737a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800737e:	d81b      	bhi.n	80073b8 <UART_SetConfig+0x258>
 8007380:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007384:	d00c      	beq.n	80073a0 <UART_SetConfig+0x240>
 8007386:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800738a:	d815      	bhi.n	80073b8 <UART_SetConfig+0x258>
 800738c:	2b00      	cmp	r3, #0
 800738e:	d003      	beq.n	8007398 <UART_SetConfig+0x238>
 8007390:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007394:	d008      	beq.n	80073a8 <UART_SetConfig+0x248>
 8007396:	e00f      	b.n	80073b8 <UART_SetConfig+0x258>
 8007398:	2300      	movs	r3, #0
 800739a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800739e:	e052      	b.n	8007446 <UART_SetConfig+0x2e6>
 80073a0:	2302      	movs	r3, #2
 80073a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80073a6:	e04e      	b.n	8007446 <UART_SetConfig+0x2e6>
 80073a8:	2304      	movs	r3, #4
 80073aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80073ae:	e04a      	b.n	8007446 <UART_SetConfig+0x2e6>
 80073b0:	2308      	movs	r3, #8
 80073b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80073b6:	e046      	b.n	8007446 <UART_SetConfig+0x2e6>
 80073b8:	2310      	movs	r3, #16
 80073ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80073be:	e042      	b.n	8007446 <UART_SetConfig+0x2e6>
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a17      	ldr	r2, [pc, #92]	; (8007424 <UART_SetConfig+0x2c4>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d13a      	bne.n	8007440 <UART_SetConfig+0x2e0>
 80073ca:	4b18      	ldr	r3, [pc, #96]	; (800742c <UART_SetConfig+0x2cc>)
 80073cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073d0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80073d4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80073d8:	d01a      	beq.n	8007410 <UART_SetConfig+0x2b0>
 80073da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80073de:	d81b      	bhi.n	8007418 <UART_SetConfig+0x2b8>
 80073e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073e4:	d00c      	beq.n	8007400 <UART_SetConfig+0x2a0>
 80073e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073ea:	d815      	bhi.n	8007418 <UART_SetConfig+0x2b8>
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d003      	beq.n	80073f8 <UART_SetConfig+0x298>
 80073f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073f4:	d008      	beq.n	8007408 <UART_SetConfig+0x2a8>
 80073f6:	e00f      	b.n	8007418 <UART_SetConfig+0x2b8>
 80073f8:	2300      	movs	r3, #0
 80073fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80073fe:	e022      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007400:	2302      	movs	r3, #2
 8007402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007406:	e01e      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007408:	2304      	movs	r3, #4
 800740a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800740e:	e01a      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007410:	2308      	movs	r3, #8
 8007412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007416:	e016      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007418:	2310      	movs	r3, #16
 800741a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800741e:	e012      	b.n	8007446 <UART_SetConfig+0x2e6>
 8007420:	efff69f3 	.word	0xefff69f3
 8007424:	40008000 	.word	0x40008000
 8007428:	40013800 	.word	0x40013800
 800742c:	40021000 	.word	0x40021000
 8007430:	40004400 	.word	0x40004400
 8007434:	40004800 	.word	0x40004800
 8007438:	40004c00 	.word	0x40004c00
 800743c:	40005000 	.word	0x40005000
 8007440:	2310      	movs	r3, #16
 8007442:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a9f      	ldr	r2, [pc, #636]	; (80076c8 <UART_SetConfig+0x568>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d17a      	bne.n	8007546 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007450:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007454:	2b08      	cmp	r3, #8
 8007456:	d824      	bhi.n	80074a2 <UART_SetConfig+0x342>
 8007458:	a201      	add	r2, pc, #4	; (adr r2, 8007460 <UART_SetConfig+0x300>)
 800745a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800745e:	bf00      	nop
 8007460:	08007485 	.word	0x08007485
 8007464:	080074a3 	.word	0x080074a3
 8007468:	0800748d 	.word	0x0800748d
 800746c:	080074a3 	.word	0x080074a3
 8007470:	08007493 	.word	0x08007493
 8007474:	080074a3 	.word	0x080074a3
 8007478:	080074a3 	.word	0x080074a3
 800747c:	080074a3 	.word	0x080074a3
 8007480:	0800749b 	.word	0x0800749b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007484:	f7fe fd40 	bl	8005f08 <HAL_RCC_GetPCLK1Freq>
 8007488:	61f8      	str	r0, [r7, #28]
        break;
 800748a:	e010      	b.n	80074ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800748c:	4b8f      	ldr	r3, [pc, #572]	; (80076cc <UART_SetConfig+0x56c>)
 800748e:	61fb      	str	r3, [r7, #28]
        break;
 8007490:	e00d      	b.n	80074ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007492:	f7fe fca1 	bl	8005dd8 <HAL_RCC_GetSysClockFreq>
 8007496:	61f8      	str	r0, [r7, #28]
        break;
 8007498:	e009      	b.n	80074ae <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800749a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800749e:	61fb      	str	r3, [r7, #28]
        break;
 80074a0:	e005      	b.n	80074ae <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80074a2:	2300      	movs	r3, #0
 80074a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80074ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80074ae:	69fb      	ldr	r3, [r7, #28]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	f000 80fb 	beq.w	80076ac <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	685a      	ldr	r2, [r3, #4]
 80074ba:	4613      	mov	r3, r2
 80074bc:	005b      	lsls	r3, r3, #1
 80074be:	4413      	add	r3, r2
 80074c0:	69fa      	ldr	r2, [r7, #28]
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d305      	bcc.n	80074d2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80074cc:	69fa      	ldr	r2, [r7, #28]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d903      	bls.n	80074da <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80074d8:	e0e8      	b.n	80076ac <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	2200      	movs	r2, #0
 80074de:	461c      	mov	r4, r3
 80074e0:	4615      	mov	r5, r2
 80074e2:	f04f 0200 	mov.w	r2, #0
 80074e6:	f04f 0300 	mov.w	r3, #0
 80074ea:	022b      	lsls	r3, r5, #8
 80074ec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80074f0:	0222      	lsls	r2, r4, #8
 80074f2:	68f9      	ldr	r1, [r7, #12]
 80074f4:	6849      	ldr	r1, [r1, #4]
 80074f6:	0849      	lsrs	r1, r1, #1
 80074f8:	2000      	movs	r0, #0
 80074fa:	4688      	mov	r8, r1
 80074fc:	4681      	mov	r9, r0
 80074fe:	eb12 0a08 	adds.w	sl, r2, r8
 8007502:	eb43 0b09 	adc.w	fp, r3, r9
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	603b      	str	r3, [r7, #0]
 800750e:	607a      	str	r2, [r7, #4]
 8007510:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007514:	4650      	mov	r0, sl
 8007516:	4659      	mov	r1, fp
 8007518:	f7f9 fb46 	bl	8000ba8 <__aeabi_uldivmod>
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4613      	mov	r3, r2
 8007522:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007524:	69bb      	ldr	r3, [r7, #24]
 8007526:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800752a:	d308      	bcc.n	800753e <UART_SetConfig+0x3de>
 800752c:	69bb      	ldr	r3, [r7, #24]
 800752e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007532:	d204      	bcs.n	800753e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	69ba      	ldr	r2, [r7, #24]
 800753a:	60da      	str	r2, [r3, #12]
 800753c:	e0b6      	b.n	80076ac <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007544:	e0b2      	b.n	80076ac <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	69db      	ldr	r3, [r3, #28]
 800754a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800754e:	d15e      	bne.n	800760e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007550:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007554:	2b08      	cmp	r3, #8
 8007556:	d828      	bhi.n	80075aa <UART_SetConfig+0x44a>
 8007558:	a201      	add	r2, pc, #4	; (adr r2, 8007560 <UART_SetConfig+0x400>)
 800755a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800755e:	bf00      	nop
 8007560:	08007585 	.word	0x08007585
 8007564:	0800758d 	.word	0x0800758d
 8007568:	08007595 	.word	0x08007595
 800756c:	080075ab 	.word	0x080075ab
 8007570:	0800759b 	.word	0x0800759b
 8007574:	080075ab 	.word	0x080075ab
 8007578:	080075ab 	.word	0x080075ab
 800757c:	080075ab 	.word	0x080075ab
 8007580:	080075a3 	.word	0x080075a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007584:	f7fe fcc0 	bl	8005f08 <HAL_RCC_GetPCLK1Freq>
 8007588:	61f8      	str	r0, [r7, #28]
        break;
 800758a:	e014      	b.n	80075b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800758c:	f7fe fcd2 	bl	8005f34 <HAL_RCC_GetPCLK2Freq>
 8007590:	61f8      	str	r0, [r7, #28]
        break;
 8007592:	e010      	b.n	80075b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007594:	4b4d      	ldr	r3, [pc, #308]	; (80076cc <UART_SetConfig+0x56c>)
 8007596:	61fb      	str	r3, [r7, #28]
        break;
 8007598:	e00d      	b.n	80075b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800759a:	f7fe fc1d 	bl	8005dd8 <HAL_RCC_GetSysClockFreq>
 800759e:	61f8      	str	r0, [r7, #28]
        break;
 80075a0:	e009      	b.n	80075b6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80075a6:	61fb      	str	r3, [r7, #28]
        break;
 80075a8:	e005      	b.n	80075b6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80075aa:	2300      	movs	r3, #0
 80075ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80075b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d077      	beq.n	80076ac <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80075bc:	69fb      	ldr	r3, [r7, #28]
 80075be:	005a      	lsls	r2, r3, #1
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	085b      	lsrs	r3, r3, #1
 80075c6:	441a      	add	r2, r3
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80075d0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	2b0f      	cmp	r3, #15
 80075d6:	d916      	bls.n	8007606 <UART_SetConfig+0x4a6>
 80075d8:	69bb      	ldr	r3, [r7, #24]
 80075da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075de:	d212      	bcs.n	8007606 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	f023 030f 	bic.w	r3, r3, #15
 80075e8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	085b      	lsrs	r3, r3, #1
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	f003 0307 	and.w	r3, r3, #7
 80075f4:	b29a      	uxth	r2, r3
 80075f6:	8afb      	ldrh	r3, [r7, #22]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	8afa      	ldrh	r2, [r7, #22]
 8007602:	60da      	str	r2, [r3, #12]
 8007604:	e052      	b.n	80076ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800760c:	e04e      	b.n	80076ac <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800760e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007612:	2b08      	cmp	r3, #8
 8007614:	d827      	bhi.n	8007666 <UART_SetConfig+0x506>
 8007616:	a201      	add	r2, pc, #4	; (adr r2, 800761c <UART_SetConfig+0x4bc>)
 8007618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800761c:	08007641 	.word	0x08007641
 8007620:	08007649 	.word	0x08007649
 8007624:	08007651 	.word	0x08007651
 8007628:	08007667 	.word	0x08007667
 800762c:	08007657 	.word	0x08007657
 8007630:	08007667 	.word	0x08007667
 8007634:	08007667 	.word	0x08007667
 8007638:	08007667 	.word	0x08007667
 800763c:	0800765f 	.word	0x0800765f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007640:	f7fe fc62 	bl	8005f08 <HAL_RCC_GetPCLK1Freq>
 8007644:	61f8      	str	r0, [r7, #28]
        break;
 8007646:	e014      	b.n	8007672 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007648:	f7fe fc74 	bl	8005f34 <HAL_RCC_GetPCLK2Freq>
 800764c:	61f8      	str	r0, [r7, #28]
        break;
 800764e:	e010      	b.n	8007672 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007650:	4b1e      	ldr	r3, [pc, #120]	; (80076cc <UART_SetConfig+0x56c>)
 8007652:	61fb      	str	r3, [r7, #28]
        break;
 8007654:	e00d      	b.n	8007672 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007656:	f7fe fbbf 	bl	8005dd8 <HAL_RCC_GetSysClockFreq>
 800765a:	61f8      	str	r0, [r7, #28]
        break;
 800765c:	e009      	b.n	8007672 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800765e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007662:	61fb      	str	r3, [r7, #28]
        break;
 8007664:	e005      	b.n	8007672 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007666:	2300      	movs	r3, #0
 8007668:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800766a:	2301      	movs	r3, #1
 800766c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007670:	bf00      	nop
    }

    if (pclk != 0U)
 8007672:	69fb      	ldr	r3, [r7, #28]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d019      	beq.n	80076ac <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	085a      	lsrs	r2, r3, #1
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	441a      	add	r2, r3
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	fbb2 f3f3 	udiv	r3, r2, r3
 800768a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800768c:	69bb      	ldr	r3, [r7, #24]
 800768e:	2b0f      	cmp	r3, #15
 8007690:	d909      	bls.n	80076a6 <UART_SetConfig+0x546>
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007698:	d205      	bcs.n	80076a6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	b29a      	uxth	r2, r3
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	60da      	str	r2, [r3, #12]
 80076a4:	e002      	b.n	80076ac <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2200      	movs	r2, #0
 80076b0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2200      	movs	r2, #0
 80076b6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80076b8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3728      	adds	r7, #40	; 0x28
 80076c0:	46bd      	mov	sp, r7
 80076c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076c6:	bf00      	nop
 80076c8:	40008000 	.word	0x40008000
 80076cc:	00f42400 	.word	0x00f42400

080076d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b083      	sub	sp, #12
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076dc:	f003 0301 	and.w	r3, r3, #1
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d00a      	beq.n	80076fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	430a      	orrs	r2, r1
 80076f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fe:	f003 0302 	and.w	r3, r3, #2
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00a      	beq.n	800771c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	430a      	orrs	r2, r1
 800771a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007720:	f003 0304 	and.w	r3, r3, #4
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00a      	beq.n	800773e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	430a      	orrs	r2, r1
 800773c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007742:	f003 0308 	and.w	r3, r3, #8
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00a      	beq.n	8007760 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	430a      	orrs	r2, r1
 800775e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007764:	f003 0310 	and.w	r3, r3, #16
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00a      	beq.n	8007782 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	689b      	ldr	r3, [r3, #8]
 8007772:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	430a      	orrs	r2, r1
 8007780:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007786:	f003 0320 	and.w	r3, r3, #32
 800778a:	2b00      	cmp	r3, #0
 800778c:	d00a      	beq.n	80077a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	689b      	ldr	r3, [r3, #8]
 8007794:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	430a      	orrs	r2, r1
 80077a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d01a      	beq.n	80077e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	430a      	orrs	r2, r1
 80077c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80077ce:	d10a      	bne.n	80077e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	430a      	orrs	r2, r1
 80077e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d00a      	beq.n	8007808 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	430a      	orrs	r2, r1
 8007806:	605a      	str	r2, [r3, #4]
  }
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b086      	sub	sp, #24
 8007818:	af02      	add	r7, sp, #8
 800781a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007824:	f7fc fa4e 	bl	8003cc4 <HAL_GetTick>
 8007828:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0308 	and.w	r3, r3, #8
 8007834:	2b08      	cmp	r3, #8
 8007836:	d10e      	bne.n	8007856 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007838:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2200      	movs	r2, #0
 8007842:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 f82d 	bl	80078a6 <UART_WaitOnFlagUntilTimeout>
 800784c:	4603      	mov	r3, r0
 800784e:	2b00      	cmp	r3, #0
 8007850:	d001      	beq.n	8007856 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007852:	2303      	movs	r3, #3
 8007854:	e023      	b.n	800789e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0304 	and.w	r3, r3, #4
 8007860:	2b04      	cmp	r3, #4
 8007862:	d10e      	bne.n	8007882 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007864:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007868:	9300      	str	r3, [sp, #0]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 f817 	bl	80078a6 <UART_WaitOnFlagUntilTimeout>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d001      	beq.n	8007882 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	e00d      	b.n	800789e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2220      	movs	r2, #32
 8007886:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2220      	movs	r2, #32
 800788c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2200      	movs	r2, #0
 8007892:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2200      	movs	r2, #0
 8007898:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800789c:	2300      	movs	r3, #0
}
 800789e:	4618      	mov	r0, r3
 80078a0:	3710      	adds	r7, #16
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}

080078a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80078a6:	b580      	push	{r7, lr}
 80078a8:	b09c      	sub	sp, #112	; 0x70
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	60f8      	str	r0, [r7, #12]
 80078ae:	60b9      	str	r1, [r7, #8]
 80078b0:	603b      	str	r3, [r7, #0]
 80078b2:	4613      	mov	r3, r2
 80078b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078b6:	e0a5      	b.n	8007a04 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80078ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078be:	f000 80a1 	beq.w	8007a04 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078c2:	f7fc f9ff 	bl	8003cc4 <HAL_GetTick>
 80078c6:	4602      	mov	r2, r0
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	1ad3      	subs	r3, r2, r3
 80078cc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d302      	bcc.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x32>
 80078d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d13e      	bne.n	8007956 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078e0:	e853 3f00 	ldrex	r3, [r3]
 80078e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80078e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80078ec:	667b      	str	r3, [r7, #100]	; 0x64
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	461a      	mov	r2, r3
 80078f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80078f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80078f8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80078fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80078fe:	e841 2300 	strex	r3, r2, [r1]
 8007902:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007904:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1e6      	bne.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	3308      	adds	r3, #8
 8007910:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007912:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007914:	e853 3f00 	ldrex	r3, [r3]
 8007918:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800791a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800791c:	f023 0301 	bic.w	r3, r3, #1
 8007920:	663b      	str	r3, [r7, #96]	; 0x60
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	3308      	adds	r3, #8
 8007928:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800792a:	64ba      	str	r2, [r7, #72]	; 0x48
 800792c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007930:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007932:	e841 2300 	strex	r3, r2, [r1]
 8007936:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007938:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1e5      	bne.n	800790a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2220      	movs	r2, #32
 8007942:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2220      	movs	r2, #32
 8007948:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2200      	movs	r2, #0
 800794e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	e067      	b.n	8007a26 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f003 0304 	and.w	r3, r3, #4
 8007960:	2b00      	cmp	r3, #0
 8007962:	d04f      	beq.n	8007a04 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	69db      	ldr	r3, [r3, #28]
 800796a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800796e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007972:	d147      	bne.n	8007a04 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800797c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007986:	e853 3f00 	ldrex	r3, [r3]
 800798a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800798c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800798e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007992:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	461a      	mov	r2, r3
 800799a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800799c:	637b      	str	r3, [r7, #52]	; 0x34
 800799e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80079a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80079a4:	e841 2300 	strex	r3, r2, [r1]
 80079a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80079aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d1e6      	bne.n	800797e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	3308      	adds	r3, #8
 80079b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	e853 3f00 	ldrex	r3, [r3]
 80079be:	613b      	str	r3, [r7, #16]
   return(result);
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	f023 0301 	bic.w	r3, r3, #1
 80079c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	3308      	adds	r3, #8
 80079ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80079d0:	623a      	str	r2, [r7, #32]
 80079d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d4:	69f9      	ldr	r1, [r7, #28]
 80079d6:	6a3a      	ldr	r2, [r7, #32]
 80079d8:	e841 2300 	strex	r3, r2, [r1]
 80079dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80079de:	69bb      	ldr	r3, [r7, #24]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d1e5      	bne.n	80079b0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2220      	movs	r2, #32
 80079e8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2220      	movs	r2, #32
 80079ee:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2220      	movs	r2, #32
 80079f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007a00:	2303      	movs	r3, #3
 8007a02:	e010      	b.n	8007a26 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	69da      	ldr	r2, [r3, #28]
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	4013      	ands	r3, r2
 8007a0e:	68ba      	ldr	r2, [r7, #8]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	bf0c      	ite	eq
 8007a14:	2301      	moveq	r3, #1
 8007a16:	2300      	movne	r3, #0
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	79fb      	ldrb	r3, [r7, #7]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	f43f af4a 	beq.w	80078b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3770      	adds	r7, #112	; 0x70
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}

08007a2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	b095      	sub	sp, #84	; 0x54
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a3e:	e853 3f00 	ldrex	r3, [r3]
 8007a42:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	461a      	mov	r2, r3
 8007a52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a54:	643b      	str	r3, [r7, #64]	; 0x40
 8007a56:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a58:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007a5a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007a5c:	e841 2300 	strex	r3, r2, [r1]
 8007a60:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d1e6      	bne.n	8007a36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	3308      	adds	r3, #8
 8007a6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a70:	6a3b      	ldr	r3, [r7, #32]
 8007a72:	e853 3f00 	ldrex	r3, [r3]
 8007a76:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a78:	69fb      	ldr	r3, [r7, #28]
 8007a7a:	f023 0301 	bic.w	r3, r3, #1
 8007a7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	3308      	adds	r3, #8
 8007a86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a88:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007a8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a90:	e841 2300 	strex	r3, r2, [r1]
 8007a94:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d1e5      	bne.n	8007a68 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d118      	bne.n	8007ad6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	e853 3f00 	ldrex	r3, [r3]
 8007ab0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	f023 0310 	bic.w	r3, r3, #16
 8007ab8:	647b      	str	r3, [r7, #68]	; 0x44
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	461a      	mov	r2, r3
 8007ac0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ac2:	61bb      	str	r3, [r7, #24]
 8007ac4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac6:	6979      	ldr	r1, [r7, #20]
 8007ac8:	69ba      	ldr	r2, [r7, #24]
 8007aca:	e841 2300 	strex	r3, r2, [r1]
 8007ace:	613b      	str	r3, [r7, #16]
   return(result);
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1e6      	bne.n	8007aa4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	665a      	str	r2, [r3, #100]	; 0x64
}
 8007ae8:	bf00      	nop
 8007aea:	3754      	adds	r7, #84	; 0x54
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr

08007af4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b084      	sub	sp, #16
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b00:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b12:	68f8      	ldr	r0, [r7, #12]
 8007b14:	f7ff fb0e 	bl	8007134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b18:	bf00      	nop
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b088      	sub	sp, #32
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	e853 3f00 	ldrex	r3, [r3]
 8007b34:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b3c:	61fb      	str	r3, [r7, #28]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	461a      	mov	r2, r3
 8007b44:	69fb      	ldr	r3, [r7, #28]
 8007b46:	61bb      	str	r3, [r7, #24]
 8007b48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b4a:	6979      	ldr	r1, [r7, #20]
 8007b4c:	69ba      	ldr	r2, [r7, #24]
 8007b4e:	e841 2300 	strex	r3, r2, [r1]
 8007b52:	613b      	str	r3, [r7, #16]
   return(result);
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d1e6      	bne.n	8007b28 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2220      	movs	r2, #32
 8007b5e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2200      	movs	r2, #0
 8007b64:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f7ff fada 	bl	8007120 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b6c:	bf00      	nop
 8007b6e:	3720      	adds	r7, #32
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007b7c:	bf00      	nop
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <__errno>:
 8007b88:	4b01      	ldr	r3, [pc, #4]	; (8007b90 <__errno+0x8>)
 8007b8a:	6818      	ldr	r0, [r3, #0]
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	2000000c 	.word	0x2000000c

08007b94 <__libc_init_array>:
 8007b94:	b570      	push	{r4, r5, r6, lr}
 8007b96:	4d0d      	ldr	r5, [pc, #52]	; (8007bcc <__libc_init_array+0x38>)
 8007b98:	4c0d      	ldr	r4, [pc, #52]	; (8007bd0 <__libc_init_array+0x3c>)
 8007b9a:	1b64      	subs	r4, r4, r5
 8007b9c:	10a4      	asrs	r4, r4, #2
 8007b9e:	2600      	movs	r6, #0
 8007ba0:	42a6      	cmp	r6, r4
 8007ba2:	d109      	bne.n	8007bb8 <__libc_init_array+0x24>
 8007ba4:	4d0b      	ldr	r5, [pc, #44]	; (8007bd4 <__libc_init_array+0x40>)
 8007ba6:	4c0c      	ldr	r4, [pc, #48]	; (8007bd8 <__libc_init_array+0x44>)
 8007ba8:	f002 fe30 	bl	800a80c <_init>
 8007bac:	1b64      	subs	r4, r4, r5
 8007bae:	10a4      	asrs	r4, r4, #2
 8007bb0:	2600      	movs	r6, #0
 8007bb2:	42a6      	cmp	r6, r4
 8007bb4:	d105      	bne.n	8007bc2 <__libc_init_array+0x2e>
 8007bb6:	bd70      	pop	{r4, r5, r6, pc}
 8007bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bbc:	4798      	blx	r3
 8007bbe:	3601      	adds	r6, #1
 8007bc0:	e7ee      	b.n	8007ba0 <__libc_init_array+0xc>
 8007bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bc6:	4798      	blx	r3
 8007bc8:	3601      	adds	r6, #1
 8007bca:	e7f2      	b.n	8007bb2 <__libc_init_array+0x1e>
 8007bcc:	0800aeb4 	.word	0x0800aeb4
 8007bd0:	0800aeb4 	.word	0x0800aeb4
 8007bd4:	0800aeb4 	.word	0x0800aeb4
 8007bd8:	0800aeb8 	.word	0x0800aeb8

08007bdc <__itoa>:
 8007bdc:	1e93      	subs	r3, r2, #2
 8007bde:	2b22      	cmp	r3, #34	; 0x22
 8007be0:	b510      	push	{r4, lr}
 8007be2:	460c      	mov	r4, r1
 8007be4:	d904      	bls.n	8007bf0 <__itoa+0x14>
 8007be6:	2300      	movs	r3, #0
 8007be8:	700b      	strb	r3, [r1, #0]
 8007bea:	461c      	mov	r4, r3
 8007bec:	4620      	mov	r0, r4
 8007bee:	bd10      	pop	{r4, pc}
 8007bf0:	2a0a      	cmp	r2, #10
 8007bf2:	d109      	bne.n	8007c08 <__itoa+0x2c>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	da07      	bge.n	8007c08 <__itoa+0x2c>
 8007bf8:	232d      	movs	r3, #45	; 0x2d
 8007bfa:	700b      	strb	r3, [r1, #0]
 8007bfc:	4240      	negs	r0, r0
 8007bfe:	2101      	movs	r1, #1
 8007c00:	4421      	add	r1, r4
 8007c02:	f000 fd15 	bl	8008630 <__utoa>
 8007c06:	e7f1      	b.n	8007bec <__itoa+0x10>
 8007c08:	2100      	movs	r1, #0
 8007c0a:	e7f9      	b.n	8007c00 <__itoa+0x24>

08007c0c <itoa>:
 8007c0c:	f7ff bfe6 	b.w	8007bdc <__itoa>

08007c10 <memset>:
 8007c10:	4402      	add	r2, r0
 8007c12:	4603      	mov	r3, r0
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d100      	bne.n	8007c1a <memset+0xa>
 8007c18:	4770      	bx	lr
 8007c1a:	f803 1b01 	strb.w	r1, [r3], #1
 8007c1e:	e7f9      	b.n	8007c14 <memset+0x4>

08007c20 <__cvt>:
 8007c20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c24:	ec55 4b10 	vmov	r4, r5, d0
 8007c28:	2d00      	cmp	r5, #0
 8007c2a:	460e      	mov	r6, r1
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	462b      	mov	r3, r5
 8007c30:	bfbb      	ittet	lt
 8007c32:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007c36:	461d      	movlt	r5, r3
 8007c38:	2300      	movge	r3, #0
 8007c3a:	232d      	movlt	r3, #45	; 0x2d
 8007c3c:	700b      	strb	r3, [r1, #0]
 8007c3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c40:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007c44:	4691      	mov	r9, r2
 8007c46:	f023 0820 	bic.w	r8, r3, #32
 8007c4a:	bfbc      	itt	lt
 8007c4c:	4622      	movlt	r2, r4
 8007c4e:	4614      	movlt	r4, r2
 8007c50:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007c54:	d005      	beq.n	8007c62 <__cvt+0x42>
 8007c56:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007c5a:	d100      	bne.n	8007c5e <__cvt+0x3e>
 8007c5c:	3601      	adds	r6, #1
 8007c5e:	2102      	movs	r1, #2
 8007c60:	e000      	b.n	8007c64 <__cvt+0x44>
 8007c62:	2103      	movs	r1, #3
 8007c64:	ab03      	add	r3, sp, #12
 8007c66:	9301      	str	r3, [sp, #4]
 8007c68:	ab02      	add	r3, sp, #8
 8007c6a:	9300      	str	r3, [sp, #0]
 8007c6c:	ec45 4b10 	vmov	d0, r4, r5
 8007c70:	4653      	mov	r3, sl
 8007c72:	4632      	mov	r2, r6
 8007c74:	f000 fe6c 	bl	8008950 <_dtoa_r>
 8007c78:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007c7c:	4607      	mov	r7, r0
 8007c7e:	d102      	bne.n	8007c86 <__cvt+0x66>
 8007c80:	f019 0f01 	tst.w	r9, #1
 8007c84:	d022      	beq.n	8007ccc <__cvt+0xac>
 8007c86:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007c8a:	eb07 0906 	add.w	r9, r7, r6
 8007c8e:	d110      	bne.n	8007cb2 <__cvt+0x92>
 8007c90:	783b      	ldrb	r3, [r7, #0]
 8007c92:	2b30      	cmp	r3, #48	; 0x30
 8007c94:	d10a      	bne.n	8007cac <__cvt+0x8c>
 8007c96:	2200      	movs	r2, #0
 8007c98:	2300      	movs	r3, #0
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	4629      	mov	r1, r5
 8007c9e:	f7f8 ff13 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ca2:	b918      	cbnz	r0, 8007cac <__cvt+0x8c>
 8007ca4:	f1c6 0601 	rsb	r6, r6, #1
 8007ca8:	f8ca 6000 	str.w	r6, [sl]
 8007cac:	f8da 3000 	ldr.w	r3, [sl]
 8007cb0:	4499      	add	r9, r3
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	4629      	mov	r1, r5
 8007cba:	f7f8 ff05 	bl	8000ac8 <__aeabi_dcmpeq>
 8007cbe:	b108      	cbz	r0, 8007cc4 <__cvt+0xa4>
 8007cc0:	f8cd 900c 	str.w	r9, [sp, #12]
 8007cc4:	2230      	movs	r2, #48	; 0x30
 8007cc6:	9b03      	ldr	r3, [sp, #12]
 8007cc8:	454b      	cmp	r3, r9
 8007cca:	d307      	bcc.n	8007cdc <__cvt+0xbc>
 8007ccc:	9b03      	ldr	r3, [sp, #12]
 8007cce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007cd0:	1bdb      	subs	r3, r3, r7
 8007cd2:	4638      	mov	r0, r7
 8007cd4:	6013      	str	r3, [r2, #0]
 8007cd6:	b004      	add	sp, #16
 8007cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cdc:	1c59      	adds	r1, r3, #1
 8007cde:	9103      	str	r1, [sp, #12]
 8007ce0:	701a      	strb	r2, [r3, #0]
 8007ce2:	e7f0      	b.n	8007cc6 <__cvt+0xa6>

08007ce4 <__exponent>:
 8007ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	2900      	cmp	r1, #0
 8007cea:	bfb8      	it	lt
 8007cec:	4249      	neglt	r1, r1
 8007cee:	f803 2b02 	strb.w	r2, [r3], #2
 8007cf2:	bfb4      	ite	lt
 8007cf4:	222d      	movlt	r2, #45	; 0x2d
 8007cf6:	222b      	movge	r2, #43	; 0x2b
 8007cf8:	2909      	cmp	r1, #9
 8007cfa:	7042      	strb	r2, [r0, #1]
 8007cfc:	dd2a      	ble.n	8007d54 <__exponent+0x70>
 8007cfe:	f10d 0407 	add.w	r4, sp, #7
 8007d02:	46a4      	mov	ip, r4
 8007d04:	270a      	movs	r7, #10
 8007d06:	46a6      	mov	lr, r4
 8007d08:	460a      	mov	r2, r1
 8007d0a:	fb91 f6f7 	sdiv	r6, r1, r7
 8007d0e:	fb07 1516 	mls	r5, r7, r6, r1
 8007d12:	3530      	adds	r5, #48	; 0x30
 8007d14:	2a63      	cmp	r2, #99	; 0x63
 8007d16:	f104 34ff 	add.w	r4, r4, #4294967295
 8007d1a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007d1e:	4631      	mov	r1, r6
 8007d20:	dcf1      	bgt.n	8007d06 <__exponent+0x22>
 8007d22:	3130      	adds	r1, #48	; 0x30
 8007d24:	f1ae 0502 	sub.w	r5, lr, #2
 8007d28:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007d2c:	1c44      	adds	r4, r0, #1
 8007d2e:	4629      	mov	r1, r5
 8007d30:	4561      	cmp	r1, ip
 8007d32:	d30a      	bcc.n	8007d4a <__exponent+0x66>
 8007d34:	f10d 0209 	add.w	r2, sp, #9
 8007d38:	eba2 020e 	sub.w	r2, r2, lr
 8007d3c:	4565      	cmp	r5, ip
 8007d3e:	bf88      	it	hi
 8007d40:	2200      	movhi	r2, #0
 8007d42:	4413      	add	r3, r2
 8007d44:	1a18      	subs	r0, r3, r0
 8007d46:	b003      	add	sp, #12
 8007d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d4e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007d52:	e7ed      	b.n	8007d30 <__exponent+0x4c>
 8007d54:	2330      	movs	r3, #48	; 0x30
 8007d56:	3130      	adds	r1, #48	; 0x30
 8007d58:	7083      	strb	r3, [r0, #2]
 8007d5a:	70c1      	strb	r1, [r0, #3]
 8007d5c:	1d03      	adds	r3, r0, #4
 8007d5e:	e7f1      	b.n	8007d44 <__exponent+0x60>

08007d60 <_printf_float>:
 8007d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d64:	ed2d 8b02 	vpush	{d8}
 8007d68:	b08d      	sub	sp, #52	; 0x34
 8007d6a:	460c      	mov	r4, r1
 8007d6c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007d70:	4616      	mov	r6, r2
 8007d72:	461f      	mov	r7, r3
 8007d74:	4605      	mov	r5, r0
 8007d76:	f001 fd91 	bl	800989c <_localeconv_r>
 8007d7a:	f8d0 a000 	ldr.w	sl, [r0]
 8007d7e:	4650      	mov	r0, sl
 8007d80:	f7f8 fa26 	bl	80001d0 <strlen>
 8007d84:	2300      	movs	r3, #0
 8007d86:	930a      	str	r3, [sp, #40]	; 0x28
 8007d88:	6823      	ldr	r3, [r4, #0]
 8007d8a:	9305      	str	r3, [sp, #20]
 8007d8c:	f8d8 3000 	ldr.w	r3, [r8]
 8007d90:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007d94:	3307      	adds	r3, #7
 8007d96:	f023 0307 	bic.w	r3, r3, #7
 8007d9a:	f103 0208 	add.w	r2, r3, #8
 8007d9e:	f8c8 2000 	str.w	r2, [r8]
 8007da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007daa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007dae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007db2:	9307      	str	r3, [sp, #28]
 8007db4:	f8cd 8018 	str.w	r8, [sp, #24]
 8007db8:	ee08 0a10 	vmov	s16, r0
 8007dbc:	4b9f      	ldr	r3, [pc, #636]	; (800803c <_printf_float+0x2dc>)
 8007dbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc6:	f7f8 feb1 	bl	8000b2c <__aeabi_dcmpun>
 8007dca:	bb88      	cbnz	r0, 8007e30 <_printf_float+0xd0>
 8007dcc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007dd0:	4b9a      	ldr	r3, [pc, #616]	; (800803c <_printf_float+0x2dc>)
 8007dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8007dd6:	f7f8 fe8b 	bl	8000af0 <__aeabi_dcmple>
 8007dda:	bb48      	cbnz	r0, 8007e30 <_printf_float+0xd0>
 8007ddc:	2200      	movs	r2, #0
 8007dde:	2300      	movs	r3, #0
 8007de0:	4640      	mov	r0, r8
 8007de2:	4649      	mov	r1, r9
 8007de4:	f7f8 fe7a 	bl	8000adc <__aeabi_dcmplt>
 8007de8:	b110      	cbz	r0, 8007df0 <_printf_float+0x90>
 8007dea:	232d      	movs	r3, #45	; 0x2d
 8007dec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007df0:	4b93      	ldr	r3, [pc, #588]	; (8008040 <_printf_float+0x2e0>)
 8007df2:	4894      	ldr	r0, [pc, #592]	; (8008044 <_printf_float+0x2e4>)
 8007df4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007df8:	bf94      	ite	ls
 8007dfa:	4698      	movls	r8, r3
 8007dfc:	4680      	movhi	r8, r0
 8007dfe:	2303      	movs	r3, #3
 8007e00:	6123      	str	r3, [r4, #16]
 8007e02:	9b05      	ldr	r3, [sp, #20]
 8007e04:	f023 0204 	bic.w	r2, r3, #4
 8007e08:	6022      	str	r2, [r4, #0]
 8007e0a:	f04f 0900 	mov.w	r9, #0
 8007e0e:	9700      	str	r7, [sp, #0]
 8007e10:	4633      	mov	r3, r6
 8007e12:	aa0b      	add	r2, sp, #44	; 0x2c
 8007e14:	4621      	mov	r1, r4
 8007e16:	4628      	mov	r0, r5
 8007e18:	f000 f9d8 	bl	80081cc <_printf_common>
 8007e1c:	3001      	adds	r0, #1
 8007e1e:	f040 8090 	bne.w	8007f42 <_printf_float+0x1e2>
 8007e22:	f04f 30ff 	mov.w	r0, #4294967295
 8007e26:	b00d      	add	sp, #52	; 0x34
 8007e28:	ecbd 8b02 	vpop	{d8}
 8007e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e30:	4642      	mov	r2, r8
 8007e32:	464b      	mov	r3, r9
 8007e34:	4640      	mov	r0, r8
 8007e36:	4649      	mov	r1, r9
 8007e38:	f7f8 fe78 	bl	8000b2c <__aeabi_dcmpun>
 8007e3c:	b140      	cbz	r0, 8007e50 <_printf_float+0xf0>
 8007e3e:	464b      	mov	r3, r9
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	bfbc      	itt	lt
 8007e44:	232d      	movlt	r3, #45	; 0x2d
 8007e46:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007e4a:	487f      	ldr	r0, [pc, #508]	; (8008048 <_printf_float+0x2e8>)
 8007e4c:	4b7f      	ldr	r3, [pc, #508]	; (800804c <_printf_float+0x2ec>)
 8007e4e:	e7d1      	b.n	8007df4 <_printf_float+0x94>
 8007e50:	6863      	ldr	r3, [r4, #4]
 8007e52:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007e56:	9206      	str	r2, [sp, #24]
 8007e58:	1c5a      	adds	r2, r3, #1
 8007e5a:	d13f      	bne.n	8007edc <_printf_float+0x17c>
 8007e5c:	2306      	movs	r3, #6
 8007e5e:	6063      	str	r3, [r4, #4]
 8007e60:	9b05      	ldr	r3, [sp, #20]
 8007e62:	6861      	ldr	r1, [r4, #4]
 8007e64:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007e68:	2300      	movs	r3, #0
 8007e6a:	9303      	str	r3, [sp, #12]
 8007e6c:	ab0a      	add	r3, sp, #40	; 0x28
 8007e6e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007e72:	ab09      	add	r3, sp, #36	; 0x24
 8007e74:	ec49 8b10 	vmov	d0, r8, r9
 8007e78:	9300      	str	r3, [sp, #0]
 8007e7a:	6022      	str	r2, [r4, #0]
 8007e7c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007e80:	4628      	mov	r0, r5
 8007e82:	f7ff fecd 	bl	8007c20 <__cvt>
 8007e86:	9b06      	ldr	r3, [sp, #24]
 8007e88:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e8a:	2b47      	cmp	r3, #71	; 0x47
 8007e8c:	4680      	mov	r8, r0
 8007e8e:	d108      	bne.n	8007ea2 <_printf_float+0x142>
 8007e90:	1cc8      	adds	r0, r1, #3
 8007e92:	db02      	blt.n	8007e9a <_printf_float+0x13a>
 8007e94:	6863      	ldr	r3, [r4, #4]
 8007e96:	4299      	cmp	r1, r3
 8007e98:	dd41      	ble.n	8007f1e <_printf_float+0x1be>
 8007e9a:	f1ab 0b02 	sub.w	fp, fp, #2
 8007e9e:	fa5f fb8b 	uxtb.w	fp, fp
 8007ea2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007ea6:	d820      	bhi.n	8007eea <_printf_float+0x18a>
 8007ea8:	3901      	subs	r1, #1
 8007eaa:	465a      	mov	r2, fp
 8007eac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007eb0:	9109      	str	r1, [sp, #36]	; 0x24
 8007eb2:	f7ff ff17 	bl	8007ce4 <__exponent>
 8007eb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007eb8:	1813      	adds	r3, r2, r0
 8007eba:	2a01      	cmp	r2, #1
 8007ebc:	4681      	mov	r9, r0
 8007ebe:	6123      	str	r3, [r4, #16]
 8007ec0:	dc02      	bgt.n	8007ec8 <_printf_float+0x168>
 8007ec2:	6822      	ldr	r2, [r4, #0]
 8007ec4:	07d2      	lsls	r2, r2, #31
 8007ec6:	d501      	bpl.n	8007ecc <_printf_float+0x16c>
 8007ec8:	3301      	adds	r3, #1
 8007eca:	6123      	str	r3, [r4, #16]
 8007ecc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d09c      	beq.n	8007e0e <_printf_float+0xae>
 8007ed4:	232d      	movs	r3, #45	; 0x2d
 8007ed6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007eda:	e798      	b.n	8007e0e <_printf_float+0xae>
 8007edc:	9a06      	ldr	r2, [sp, #24]
 8007ede:	2a47      	cmp	r2, #71	; 0x47
 8007ee0:	d1be      	bne.n	8007e60 <_printf_float+0x100>
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d1bc      	bne.n	8007e60 <_printf_float+0x100>
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	e7b9      	b.n	8007e5e <_printf_float+0xfe>
 8007eea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007eee:	d118      	bne.n	8007f22 <_printf_float+0x1c2>
 8007ef0:	2900      	cmp	r1, #0
 8007ef2:	6863      	ldr	r3, [r4, #4]
 8007ef4:	dd0b      	ble.n	8007f0e <_printf_float+0x1ae>
 8007ef6:	6121      	str	r1, [r4, #16]
 8007ef8:	b913      	cbnz	r3, 8007f00 <_printf_float+0x1a0>
 8007efa:	6822      	ldr	r2, [r4, #0]
 8007efc:	07d0      	lsls	r0, r2, #31
 8007efe:	d502      	bpl.n	8007f06 <_printf_float+0x1a6>
 8007f00:	3301      	adds	r3, #1
 8007f02:	440b      	add	r3, r1
 8007f04:	6123      	str	r3, [r4, #16]
 8007f06:	65a1      	str	r1, [r4, #88]	; 0x58
 8007f08:	f04f 0900 	mov.w	r9, #0
 8007f0c:	e7de      	b.n	8007ecc <_printf_float+0x16c>
 8007f0e:	b913      	cbnz	r3, 8007f16 <_printf_float+0x1b6>
 8007f10:	6822      	ldr	r2, [r4, #0]
 8007f12:	07d2      	lsls	r2, r2, #31
 8007f14:	d501      	bpl.n	8007f1a <_printf_float+0x1ba>
 8007f16:	3302      	adds	r3, #2
 8007f18:	e7f4      	b.n	8007f04 <_printf_float+0x1a4>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e7f2      	b.n	8007f04 <_printf_float+0x1a4>
 8007f1e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007f22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f24:	4299      	cmp	r1, r3
 8007f26:	db05      	blt.n	8007f34 <_printf_float+0x1d4>
 8007f28:	6823      	ldr	r3, [r4, #0]
 8007f2a:	6121      	str	r1, [r4, #16]
 8007f2c:	07d8      	lsls	r0, r3, #31
 8007f2e:	d5ea      	bpl.n	8007f06 <_printf_float+0x1a6>
 8007f30:	1c4b      	adds	r3, r1, #1
 8007f32:	e7e7      	b.n	8007f04 <_printf_float+0x1a4>
 8007f34:	2900      	cmp	r1, #0
 8007f36:	bfd4      	ite	le
 8007f38:	f1c1 0202 	rsble	r2, r1, #2
 8007f3c:	2201      	movgt	r2, #1
 8007f3e:	4413      	add	r3, r2
 8007f40:	e7e0      	b.n	8007f04 <_printf_float+0x1a4>
 8007f42:	6823      	ldr	r3, [r4, #0]
 8007f44:	055a      	lsls	r2, r3, #21
 8007f46:	d407      	bmi.n	8007f58 <_printf_float+0x1f8>
 8007f48:	6923      	ldr	r3, [r4, #16]
 8007f4a:	4642      	mov	r2, r8
 8007f4c:	4631      	mov	r1, r6
 8007f4e:	4628      	mov	r0, r5
 8007f50:	47b8      	blx	r7
 8007f52:	3001      	adds	r0, #1
 8007f54:	d12c      	bne.n	8007fb0 <_printf_float+0x250>
 8007f56:	e764      	b.n	8007e22 <_printf_float+0xc2>
 8007f58:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007f5c:	f240 80e0 	bls.w	8008120 <_printf_float+0x3c0>
 8007f60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007f64:	2200      	movs	r2, #0
 8007f66:	2300      	movs	r3, #0
 8007f68:	f7f8 fdae 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d034      	beq.n	8007fda <_printf_float+0x27a>
 8007f70:	4a37      	ldr	r2, [pc, #220]	; (8008050 <_printf_float+0x2f0>)
 8007f72:	2301      	movs	r3, #1
 8007f74:	4631      	mov	r1, r6
 8007f76:	4628      	mov	r0, r5
 8007f78:	47b8      	blx	r7
 8007f7a:	3001      	adds	r0, #1
 8007f7c:	f43f af51 	beq.w	8007e22 <_printf_float+0xc2>
 8007f80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007f84:	429a      	cmp	r2, r3
 8007f86:	db02      	blt.n	8007f8e <_printf_float+0x22e>
 8007f88:	6823      	ldr	r3, [r4, #0]
 8007f8a:	07d8      	lsls	r0, r3, #31
 8007f8c:	d510      	bpl.n	8007fb0 <_printf_float+0x250>
 8007f8e:	ee18 3a10 	vmov	r3, s16
 8007f92:	4652      	mov	r2, sl
 8007f94:	4631      	mov	r1, r6
 8007f96:	4628      	mov	r0, r5
 8007f98:	47b8      	blx	r7
 8007f9a:	3001      	adds	r0, #1
 8007f9c:	f43f af41 	beq.w	8007e22 <_printf_float+0xc2>
 8007fa0:	f04f 0800 	mov.w	r8, #0
 8007fa4:	f104 091a 	add.w	r9, r4, #26
 8007fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007faa:	3b01      	subs	r3, #1
 8007fac:	4543      	cmp	r3, r8
 8007fae:	dc09      	bgt.n	8007fc4 <_printf_float+0x264>
 8007fb0:	6823      	ldr	r3, [r4, #0]
 8007fb2:	079b      	lsls	r3, r3, #30
 8007fb4:	f100 8105 	bmi.w	80081c2 <_printf_float+0x462>
 8007fb8:	68e0      	ldr	r0, [r4, #12]
 8007fba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fbc:	4298      	cmp	r0, r3
 8007fbe:	bfb8      	it	lt
 8007fc0:	4618      	movlt	r0, r3
 8007fc2:	e730      	b.n	8007e26 <_printf_float+0xc6>
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	464a      	mov	r2, r9
 8007fc8:	4631      	mov	r1, r6
 8007fca:	4628      	mov	r0, r5
 8007fcc:	47b8      	blx	r7
 8007fce:	3001      	adds	r0, #1
 8007fd0:	f43f af27 	beq.w	8007e22 <_printf_float+0xc2>
 8007fd4:	f108 0801 	add.w	r8, r8, #1
 8007fd8:	e7e6      	b.n	8007fa8 <_printf_float+0x248>
 8007fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	dc39      	bgt.n	8008054 <_printf_float+0x2f4>
 8007fe0:	4a1b      	ldr	r2, [pc, #108]	; (8008050 <_printf_float+0x2f0>)
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	4631      	mov	r1, r6
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	47b8      	blx	r7
 8007fea:	3001      	adds	r0, #1
 8007fec:	f43f af19 	beq.w	8007e22 <_printf_float+0xc2>
 8007ff0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	d102      	bne.n	8007ffe <_printf_float+0x29e>
 8007ff8:	6823      	ldr	r3, [r4, #0]
 8007ffa:	07d9      	lsls	r1, r3, #31
 8007ffc:	d5d8      	bpl.n	8007fb0 <_printf_float+0x250>
 8007ffe:	ee18 3a10 	vmov	r3, s16
 8008002:	4652      	mov	r2, sl
 8008004:	4631      	mov	r1, r6
 8008006:	4628      	mov	r0, r5
 8008008:	47b8      	blx	r7
 800800a:	3001      	adds	r0, #1
 800800c:	f43f af09 	beq.w	8007e22 <_printf_float+0xc2>
 8008010:	f04f 0900 	mov.w	r9, #0
 8008014:	f104 0a1a 	add.w	sl, r4, #26
 8008018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800801a:	425b      	negs	r3, r3
 800801c:	454b      	cmp	r3, r9
 800801e:	dc01      	bgt.n	8008024 <_printf_float+0x2c4>
 8008020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008022:	e792      	b.n	8007f4a <_printf_float+0x1ea>
 8008024:	2301      	movs	r3, #1
 8008026:	4652      	mov	r2, sl
 8008028:	4631      	mov	r1, r6
 800802a:	4628      	mov	r0, r5
 800802c:	47b8      	blx	r7
 800802e:	3001      	adds	r0, #1
 8008030:	f43f aef7 	beq.w	8007e22 <_printf_float+0xc2>
 8008034:	f109 0901 	add.w	r9, r9, #1
 8008038:	e7ee      	b.n	8008018 <_printf_float+0x2b8>
 800803a:	bf00      	nop
 800803c:	7fefffff 	.word	0x7fefffff
 8008040:	0800aaac 	.word	0x0800aaac
 8008044:	0800aab0 	.word	0x0800aab0
 8008048:	0800aab8 	.word	0x0800aab8
 800804c:	0800aab4 	.word	0x0800aab4
 8008050:	0800aabc 	.word	0x0800aabc
 8008054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008056:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008058:	429a      	cmp	r2, r3
 800805a:	bfa8      	it	ge
 800805c:	461a      	movge	r2, r3
 800805e:	2a00      	cmp	r2, #0
 8008060:	4691      	mov	r9, r2
 8008062:	dc37      	bgt.n	80080d4 <_printf_float+0x374>
 8008064:	f04f 0b00 	mov.w	fp, #0
 8008068:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800806c:	f104 021a 	add.w	r2, r4, #26
 8008070:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008072:	9305      	str	r3, [sp, #20]
 8008074:	eba3 0309 	sub.w	r3, r3, r9
 8008078:	455b      	cmp	r3, fp
 800807a:	dc33      	bgt.n	80080e4 <_printf_float+0x384>
 800807c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008080:	429a      	cmp	r2, r3
 8008082:	db3b      	blt.n	80080fc <_printf_float+0x39c>
 8008084:	6823      	ldr	r3, [r4, #0]
 8008086:	07da      	lsls	r2, r3, #31
 8008088:	d438      	bmi.n	80080fc <_printf_float+0x39c>
 800808a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800808c:	9a05      	ldr	r2, [sp, #20]
 800808e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008090:	1a9a      	subs	r2, r3, r2
 8008092:	eba3 0901 	sub.w	r9, r3, r1
 8008096:	4591      	cmp	r9, r2
 8008098:	bfa8      	it	ge
 800809a:	4691      	movge	r9, r2
 800809c:	f1b9 0f00 	cmp.w	r9, #0
 80080a0:	dc35      	bgt.n	800810e <_printf_float+0x3ae>
 80080a2:	f04f 0800 	mov.w	r8, #0
 80080a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080aa:	f104 0a1a 	add.w	sl, r4, #26
 80080ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80080b2:	1a9b      	subs	r3, r3, r2
 80080b4:	eba3 0309 	sub.w	r3, r3, r9
 80080b8:	4543      	cmp	r3, r8
 80080ba:	f77f af79 	ble.w	8007fb0 <_printf_float+0x250>
 80080be:	2301      	movs	r3, #1
 80080c0:	4652      	mov	r2, sl
 80080c2:	4631      	mov	r1, r6
 80080c4:	4628      	mov	r0, r5
 80080c6:	47b8      	blx	r7
 80080c8:	3001      	adds	r0, #1
 80080ca:	f43f aeaa 	beq.w	8007e22 <_printf_float+0xc2>
 80080ce:	f108 0801 	add.w	r8, r8, #1
 80080d2:	e7ec      	b.n	80080ae <_printf_float+0x34e>
 80080d4:	4613      	mov	r3, r2
 80080d6:	4631      	mov	r1, r6
 80080d8:	4642      	mov	r2, r8
 80080da:	4628      	mov	r0, r5
 80080dc:	47b8      	blx	r7
 80080de:	3001      	adds	r0, #1
 80080e0:	d1c0      	bne.n	8008064 <_printf_float+0x304>
 80080e2:	e69e      	b.n	8007e22 <_printf_float+0xc2>
 80080e4:	2301      	movs	r3, #1
 80080e6:	4631      	mov	r1, r6
 80080e8:	4628      	mov	r0, r5
 80080ea:	9205      	str	r2, [sp, #20]
 80080ec:	47b8      	blx	r7
 80080ee:	3001      	adds	r0, #1
 80080f0:	f43f ae97 	beq.w	8007e22 <_printf_float+0xc2>
 80080f4:	9a05      	ldr	r2, [sp, #20]
 80080f6:	f10b 0b01 	add.w	fp, fp, #1
 80080fa:	e7b9      	b.n	8008070 <_printf_float+0x310>
 80080fc:	ee18 3a10 	vmov	r3, s16
 8008100:	4652      	mov	r2, sl
 8008102:	4631      	mov	r1, r6
 8008104:	4628      	mov	r0, r5
 8008106:	47b8      	blx	r7
 8008108:	3001      	adds	r0, #1
 800810a:	d1be      	bne.n	800808a <_printf_float+0x32a>
 800810c:	e689      	b.n	8007e22 <_printf_float+0xc2>
 800810e:	9a05      	ldr	r2, [sp, #20]
 8008110:	464b      	mov	r3, r9
 8008112:	4442      	add	r2, r8
 8008114:	4631      	mov	r1, r6
 8008116:	4628      	mov	r0, r5
 8008118:	47b8      	blx	r7
 800811a:	3001      	adds	r0, #1
 800811c:	d1c1      	bne.n	80080a2 <_printf_float+0x342>
 800811e:	e680      	b.n	8007e22 <_printf_float+0xc2>
 8008120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008122:	2a01      	cmp	r2, #1
 8008124:	dc01      	bgt.n	800812a <_printf_float+0x3ca>
 8008126:	07db      	lsls	r3, r3, #31
 8008128:	d538      	bpl.n	800819c <_printf_float+0x43c>
 800812a:	2301      	movs	r3, #1
 800812c:	4642      	mov	r2, r8
 800812e:	4631      	mov	r1, r6
 8008130:	4628      	mov	r0, r5
 8008132:	47b8      	blx	r7
 8008134:	3001      	adds	r0, #1
 8008136:	f43f ae74 	beq.w	8007e22 <_printf_float+0xc2>
 800813a:	ee18 3a10 	vmov	r3, s16
 800813e:	4652      	mov	r2, sl
 8008140:	4631      	mov	r1, r6
 8008142:	4628      	mov	r0, r5
 8008144:	47b8      	blx	r7
 8008146:	3001      	adds	r0, #1
 8008148:	f43f ae6b 	beq.w	8007e22 <_printf_float+0xc2>
 800814c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008150:	2200      	movs	r2, #0
 8008152:	2300      	movs	r3, #0
 8008154:	f7f8 fcb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8008158:	b9d8      	cbnz	r0, 8008192 <_printf_float+0x432>
 800815a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800815c:	f108 0201 	add.w	r2, r8, #1
 8008160:	3b01      	subs	r3, #1
 8008162:	4631      	mov	r1, r6
 8008164:	4628      	mov	r0, r5
 8008166:	47b8      	blx	r7
 8008168:	3001      	adds	r0, #1
 800816a:	d10e      	bne.n	800818a <_printf_float+0x42a>
 800816c:	e659      	b.n	8007e22 <_printf_float+0xc2>
 800816e:	2301      	movs	r3, #1
 8008170:	4652      	mov	r2, sl
 8008172:	4631      	mov	r1, r6
 8008174:	4628      	mov	r0, r5
 8008176:	47b8      	blx	r7
 8008178:	3001      	adds	r0, #1
 800817a:	f43f ae52 	beq.w	8007e22 <_printf_float+0xc2>
 800817e:	f108 0801 	add.w	r8, r8, #1
 8008182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008184:	3b01      	subs	r3, #1
 8008186:	4543      	cmp	r3, r8
 8008188:	dcf1      	bgt.n	800816e <_printf_float+0x40e>
 800818a:	464b      	mov	r3, r9
 800818c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008190:	e6dc      	b.n	8007f4c <_printf_float+0x1ec>
 8008192:	f04f 0800 	mov.w	r8, #0
 8008196:	f104 0a1a 	add.w	sl, r4, #26
 800819a:	e7f2      	b.n	8008182 <_printf_float+0x422>
 800819c:	2301      	movs	r3, #1
 800819e:	4642      	mov	r2, r8
 80081a0:	e7df      	b.n	8008162 <_printf_float+0x402>
 80081a2:	2301      	movs	r3, #1
 80081a4:	464a      	mov	r2, r9
 80081a6:	4631      	mov	r1, r6
 80081a8:	4628      	mov	r0, r5
 80081aa:	47b8      	blx	r7
 80081ac:	3001      	adds	r0, #1
 80081ae:	f43f ae38 	beq.w	8007e22 <_printf_float+0xc2>
 80081b2:	f108 0801 	add.w	r8, r8, #1
 80081b6:	68e3      	ldr	r3, [r4, #12]
 80081b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80081ba:	1a5b      	subs	r3, r3, r1
 80081bc:	4543      	cmp	r3, r8
 80081be:	dcf0      	bgt.n	80081a2 <_printf_float+0x442>
 80081c0:	e6fa      	b.n	8007fb8 <_printf_float+0x258>
 80081c2:	f04f 0800 	mov.w	r8, #0
 80081c6:	f104 0919 	add.w	r9, r4, #25
 80081ca:	e7f4      	b.n	80081b6 <_printf_float+0x456>

080081cc <_printf_common>:
 80081cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081d0:	4616      	mov	r6, r2
 80081d2:	4699      	mov	r9, r3
 80081d4:	688a      	ldr	r2, [r1, #8]
 80081d6:	690b      	ldr	r3, [r1, #16]
 80081d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80081dc:	4293      	cmp	r3, r2
 80081de:	bfb8      	it	lt
 80081e0:	4613      	movlt	r3, r2
 80081e2:	6033      	str	r3, [r6, #0]
 80081e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80081e8:	4607      	mov	r7, r0
 80081ea:	460c      	mov	r4, r1
 80081ec:	b10a      	cbz	r2, 80081f2 <_printf_common+0x26>
 80081ee:	3301      	adds	r3, #1
 80081f0:	6033      	str	r3, [r6, #0]
 80081f2:	6823      	ldr	r3, [r4, #0]
 80081f4:	0699      	lsls	r1, r3, #26
 80081f6:	bf42      	ittt	mi
 80081f8:	6833      	ldrmi	r3, [r6, #0]
 80081fa:	3302      	addmi	r3, #2
 80081fc:	6033      	strmi	r3, [r6, #0]
 80081fe:	6825      	ldr	r5, [r4, #0]
 8008200:	f015 0506 	ands.w	r5, r5, #6
 8008204:	d106      	bne.n	8008214 <_printf_common+0x48>
 8008206:	f104 0a19 	add.w	sl, r4, #25
 800820a:	68e3      	ldr	r3, [r4, #12]
 800820c:	6832      	ldr	r2, [r6, #0]
 800820e:	1a9b      	subs	r3, r3, r2
 8008210:	42ab      	cmp	r3, r5
 8008212:	dc26      	bgt.n	8008262 <_printf_common+0x96>
 8008214:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008218:	1e13      	subs	r3, r2, #0
 800821a:	6822      	ldr	r2, [r4, #0]
 800821c:	bf18      	it	ne
 800821e:	2301      	movne	r3, #1
 8008220:	0692      	lsls	r2, r2, #26
 8008222:	d42b      	bmi.n	800827c <_printf_common+0xb0>
 8008224:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008228:	4649      	mov	r1, r9
 800822a:	4638      	mov	r0, r7
 800822c:	47c0      	blx	r8
 800822e:	3001      	adds	r0, #1
 8008230:	d01e      	beq.n	8008270 <_printf_common+0xa4>
 8008232:	6823      	ldr	r3, [r4, #0]
 8008234:	68e5      	ldr	r5, [r4, #12]
 8008236:	6832      	ldr	r2, [r6, #0]
 8008238:	f003 0306 	and.w	r3, r3, #6
 800823c:	2b04      	cmp	r3, #4
 800823e:	bf08      	it	eq
 8008240:	1aad      	subeq	r5, r5, r2
 8008242:	68a3      	ldr	r3, [r4, #8]
 8008244:	6922      	ldr	r2, [r4, #16]
 8008246:	bf0c      	ite	eq
 8008248:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800824c:	2500      	movne	r5, #0
 800824e:	4293      	cmp	r3, r2
 8008250:	bfc4      	itt	gt
 8008252:	1a9b      	subgt	r3, r3, r2
 8008254:	18ed      	addgt	r5, r5, r3
 8008256:	2600      	movs	r6, #0
 8008258:	341a      	adds	r4, #26
 800825a:	42b5      	cmp	r5, r6
 800825c:	d11a      	bne.n	8008294 <_printf_common+0xc8>
 800825e:	2000      	movs	r0, #0
 8008260:	e008      	b.n	8008274 <_printf_common+0xa8>
 8008262:	2301      	movs	r3, #1
 8008264:	4652      	mov	r2, sl
 8008266:	4649      	mov	r1, r9
 8008268:	4638      	mov	r0, r7
 800826a:	47c0      	blx	r8
 800826c:	3001      	adds	r0, #1
 800826e:	d103      	bne.n	8008278 <_printf_common+0xac>
 8008270:	f04f 30ff 	mov.w	r0, #4294967295
 8008274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008278:	3501      	adds	r5, #1
 800827a:	e7c6      	b.n	800820a <_printf_common+0x3e>
 800827c:	18e1      	adds	r1, r4, r3
 800827e:	1c5a      	adds	r2, r3, #1
 8008280:	2030      	movs	r0, #48	; 0x30
 8008282:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008286:	4422      	add	r2, r4
 8008288:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800828c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008290:	3302      	adds	r3, #2
 8008292:	e7c7      	b.n	8008224 <_printf_common+0x58>
 8008294:	2301      	movs	r3, #1
 8008296:	4622      	mov	r2, r4
 8008298:	4649      	mov	r1, r9
 800829a:	4638      	mov	r0, r7
 800829c:	47c0      	blx	r8
 800829e:	3001      	adds	r0, #1
 80082a0:	d0e6      	beq.n	8008270 <_printf_common+0xa4>
 80082a2:	3601      	adds	r6, #1
 80082a4:	e7d9      	b.n	800825a <_printf_common+0x8e>
	...

080082a8 <_printf_i>:
 80082a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082ac:	7e0f      	ldrb	r7, [r1, #24]
 80082ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80082b0:	2f78      	cmp	r7, #120	; 0x78
 80082b2:	4691      	mov	r9, r2
 80082b4:	4680      	mov	r8, r0
 80082b6:	460c      	mov	r4, r1
 80082b8:	469a      	mov	sl, r3
 80082ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80082be:	d807      	bhi.n	80082d0 <_printf_i+0x28>
 80082c0:	2f62      	cmp	r7, #98	; 0x62
 80082c2:	d80a      	bhi.n	80082da <_printf_i+0x32>
 80082c4:	2f00      	cmp	r7, #0
 80082c6:	f000 80d8 	beq.w	800847a <_printf_i+0x1d2>
 80082ca:	2f58      	cmp	r7, #88	; 0x58
 80082cc:	f000 80a3 	beq.w	8008416 <_printf_i+0x16e>
 80082d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80082d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80082d8:	e03a      	b.n	8008350 <_printf_i+0xa8>
 80082da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80082de:	2b15      	cmp	r3, #21
 80082e0:	d8f6      	bhi.n	80082d0 <_printf_i+0x28>
 80082e2:	a101      	add	r1, pc, #4	; (adr r1, 80082e8 <_printf_i+0x40>)
 80082e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80082e8:	08008341 	.word	0x08008341
 80082ec:	08008355 	.word	0x08008355
 80082f0:	080082d1 	.word	0x080082d1
 80082f4:	080082d1 	.word	0x080082d1
 80082f8:	080082d1 	.word	0x080082d1
 80082fc:	080082d1 	.word	0x080082d1
 8008300:	08008355 	.word	0x08008355
 8008304:	080082d1 	.word	0x080082d1
 8008308:	080082d1 	.word	0x080082d1
 800830c:	080082d1 	.word	0x080082d1
 8008310:	080082d1 	.word	0x080082d1
 8008314:	08008461 	.word	0x08008461
 8008318:	08008385 	.word	0x08008385
 800831c:	08008443 	.word	0x08008443
 8008320:	080082d1 	.word	0x080082d1
 8008324:	080082d1 	.word	0x080082d1
 8008328:	08008483 	.word	0x08008483
 800832c:	080082d1 	.word	0x080082d1
 8008330:	08008385 	.word	0x08008385
 8008334:	080082d1 	.word	0x080082d1
 8008338:	080082d1 	.word	0x080082d1
 800833c:	0800844b 	.word	0x0800844b
 8008340:	682b      	ldr	r3, [r5, #0]
 8008342:	1d1a      	adds	r2, r3, #4
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	602a      	str	r2, [r5, #0]
 8008348:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800834c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008350:	2301      	movs	r3, #1
 8008352:	e0a3      	b.n	800849c <_printf_i+0x1f4>
 8008354:	6820      	ldr	r0, [r4, #0]
 8008356:	6829      	ldr	r1, [r5, #0]
 8008358:	0606      	lsls	r6, r0, #24
 800835a:	f101 0304 	add.w	r3, r1, #4
 800835e:	d50a      	bpl.n	8008376 <_printf_i+0xce>
 8008360:	680e      	ldr	r6, [r1, #0]
 8008362:	602b      	str	r3, [r5, #0]
 8008364:	2e00      	cmp	r6, #0
 8008366:	da03      	bge.n	8008370 <_printf_i+0xc8>
 8008368:	232d      	movs	r3, #45	; 0x2d
 800836a:	4276      	negs	r6, r6
 800836c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008370:	485e      	ldr	r0, [pc, #376]	; (80084ec <_printf_i+0x244>)
 8008372:	230a      	movs	r3, #10
 8008374:	e019      	b.n	80083aa <_printf_i+0x102>
 8008376:	680e      	ldr	r6, [r1, #0]
 8008378:	602b      	str	r3, [r5, #0]
 800837a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800837e:	bf18      	it	ne
 8008380:	b236      	sxthne	r6, r6
 8008382:	e7ef      	b.n	8008364 <_printf_i+0xbc>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	6820      	ldr	r0, [r4, #0]
 8008388:	1d19      	adds	r1, r3, #4
 800838a:	6029      	str	r1, [r5, #0]
 800838c:	0601      	lsls	r1, r0, #24
 800838e:	d501      	bpl.n	8008394 <_printf_i+0xec>
 8008390:	681e      	ldr	r6, [r3, #0]
 8008392:	e002      	b.n	800839a <_printf_i+0xf2>
 8008394:	0646      	lsls	r6, r0, #25
 8008396:	d5fb      	bpl.n	8008390 <_printf_i+0xe8>
 8008398:	881e      	ldrh	r6, [r3, #0]
 800839a:	4854      	ldr	r0, [pc, #336]	; (80084ec <_printf_i+0x244>)
 800839c:	2f6f      	cmp	r7, #111	; 0x6f
 800839e:	bf0c      	ite	eq
 80083a0:	2308      	moveq	r3, #8
 80083a2:	230a      	movne	r3, #10
 80083a4:	2100      	movs	r1, #0
 80083a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80083aa:	6865      	ldr	r5, [r4, #4]
 80083ac:	60a5      	str	r5, [r4, #8]
 80083ae:	2d00      	cmp	r5, #0
 80083b0:	bfa2      	ittt	ge
 80083b2:	6821      	ldrge	r1, [r4, #0]
 80083b4:	f021 0104 	bicge.w	r1, r1, #4
 80083b8:	6021      	strge	r1, [r4, #0]
 80083ba:	b90e      	cbnz	r6, 80083c0 <_printf_i+0x118>
 80083bc:	2d00      	cmp	r5, #0
 80083be:	d04d      	beq.n	800845c <_printf_i+0x1b4>
 80083c0:	4615      	mov	r5, r2
 80083c2:	fbb6 f1f3 	udiv	r1, r6, r3
 80083c6:	fb03 6711 	mls	r7, r3, r1, r6
 80083ca:	5dc7      	ldrb	r7, [r0, r7]
 80083cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80083d0:	4637      	mov	r7, r6
 80083d2:	42bb      	cmp	r3, r7
 80083d4:	460e      	mov	r6, r1
 80083d6:	d9f4      	bls.n	80083c2 <_printf_i+0x11a>
 80083d8:	2b08      	cmp	r3, #8
 80083da:	d10b      	bne.n	80083f4 <_printf_i+0x14c>
 80083dc:	6823      	ldr	r3, [r4, #0]
 80083de:	07de      	lsls	r6, r3, #31
 80083e0:	d508      	bpl.n	80083f4 <_printf_i+0x14c>
 80083e2:	6923      	ldr	r3, [r4, #16]
 80083e4:	6861      	ldr	r1, [r4, #4]
 80083e6:	4299      	cmp	r1, r3
 80083e8:	bfde      	ittt	le
 80083ea:	2330      	movle	r3, #48	; 0x30
 80083ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 80083f0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80083f4:	1b52      	subs	r2, r2, r5
 80083f6:	6122      	str	r2, [r4, #16]
 80083f8:	f8cd a000 	str.w	sl, [sp]
 80083fc:	464b      	mov	r3, r9
 80083fe:	aa03      	add	r2, sp, #12
 8008400:	4621      	mov	r1, r4
 8008402:	4640      	mov	r0, r8
 8008404:	f7ff fee2 	bl	80081cc <_printf_common>
 8008408:	3001      	adds	r0, #1
 800840a:	d14c      	bne.n	80084a6 <_printf_i+0x1fe>
 800840c:	f04f 30ff 	mov.w	r0, #4294967295
 8008410:	b004      	add	sp, #16
 8008412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008416:	4835      	ldr	r0, [pc, #212]	; (80084ec <_printf_i+0x244>)
 8008418:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800841c:	6829      	ldr	r1, [r5, #0]
 800841e:	6823      	ldr	r3, [r4, #0]
 8008420:	f851 6b04 	ldr.w	r6, [r1], #4
 8008424:	6029      	str	r1, [r5, #0]
 8008426:	061d      	lsls	r5, r3, #24
 8008428:	d514      	bpl.n	8008454 <_printf_i+0x1ac>
 800842a:	07df      	lsls	r7, r3, #31
 800842c:	bf44      	itt	mi
 800842e:	f043 0320 	orrmi.w	r3, r3, #32
 8008432:	6023      	strmi	r3, [r4, #0]
 8008434:	b91e      	cbnz	r6, 800843e <_printf_i+0x196>
 8008436:	6823      	ldr	r3, [r4, #0]
 8008438:	f023 0320 	bic.w	r3, r3, #32
 800843c:	6023      	str	r3, [r4, #0]
 800843e:	2310      	movs	r3, #16
 8008440:	e7b0      	b.n	80083a4 <_printf_i+0xfc>
 8008442:	6823      	ldr	r3, [r4, #0]
 8008444:	f043 0320 	orr.w	r3, r3, #32
 8008448:	6023      	str	r3, [r4, #0]
 800844a:	2378      	movs	r3, #120	; 0x78
 800844c:	4828      	ldr	r0, [pc, #160]	; (80084f0 <_printf_i+0x248>)
 800844e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008452:	e7e3      	b.n	800841c <_printf_i+0x174>
 8008454:	0659      	lsls	r1, r3, #25
 8008456:	bf48      	it	mi
 8008458:	b2b6      	uxthmi	r6, r6
 800845a:	e7e6      	b.n	800842a <_printf_i+0x182>
 800845c:	4615      	mov	r5, r2
 800845e:	e7bb      	b.n	80083d8 <_printf_i+0x130>
 8008460:	682b      	ldr	r3, [r5, #0]
 8008462:	6826      	ldr	r6, [r4, #0]
 8008464:	6961      	ldr	r1, [r4, #20]
 8008466:	1d18      	adds	r0, r3, #4
 8008468:	6028      	str	r0, [r5, #0]
 800846a:	0635      	lsls	r5, r6, #24
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	d501      	bpl.n	8008474 <_printf_i+0x1cc>
 8008470:	6019      	str	r1, [r3, #0]
 8008472:	e002      	b.n	800847a <_printf_i+0x1d2>
 8008474:	0670      	lsls	r0, r6, #25
 8008476:	d5fb      	bpl.n	8008470 <_printf_i+0x1c8>
 8008478:	8019      	strh	r1, [r3, #0]
 800847a:	2300      	movs	r3, #0
 800847c:	6123      	str	r3, [r4, #16]
 800847e:	4615      	mov	r5, r2
 8008480:	e7ba      	b.n	80083f8 <_printf_i+0x150>
 8008482:	682b      	ldr	r3, [r5, #0]
 8008484:	1d1a      	adds	r2, r3, #4
 8008486:	602a      	str	r2, [r5, #0]
 8008488:	681d      	ldr	r5, [r3, #0]
 800848a:	6862      	ldr	r2, [r4, #4]
 800848c:	2100      	movs	r1, #0
 800848e:	4628      	mov	r0, r5
 8008490:	f7f7 fea6 	bl	80001e0 <memchr>
 8008494:	b108      	cbz	r0, 800849a <_printf_i+0x1f2>
 8008496:	1b40      	subs	r0, r0, r5
 8008498:	6060      	str	r0, [r4, #4]
 800849a:	6863      	ldr	r3, [r4, #4]
 800849c:	6123      	str	r3, [r4, #16]
 800849e:	2300      	movs	r3, #0
 80084a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084a4:	e7a8      	b.n	80083f8 <_printf_i+0x150>
 80084a6:	6923      	ldr	r3, [r4, #16]
 80084a8:	462a      	mov	r2, r5
 80084aa:	4649      	mov	r1, r9
 80084ac:	4640      	mov	r0, r8
 80084ae:	47d0      	blx	sl
 80084b0:	3001      	adds	r0, #1
 80084b2:	d0ab      	beq.n	800840c <_printf_i+0x164>
 80084b4:	6823      	ldr	r3, [r4, #0]
 80084b6:	079b      	lsls	r3, r3, #30
 80084b8:	d413      	bmi.n	80084e2 <_printf_i+0x23a>
 80084ba:	68e0      	ldr	r0, [r4, #12]
 80084bc:	9b03      	ldr	r3, [sp, #12]
 80084be:	4298      	cmp	r0, r3
 80084c0:	bfb8      	it	lt
 80084c2:	4618      	movlt	r0, r3
 80084c4:	e7a4      	b.n	8008410 <_printf_i+0x168>
 80084c6:	2301      	movs	r3, #1
 80084c8:	4632      	mov	r2, r6
 80084ca:	4649      	mov	r1, r9
 80084cc:	4640      	mov	r0, r8
 80084ce:	47d0      	blx	sl
 80084d0:	3001      	adds	r0, #1
 80084d2:	d09b      	beq.n	800840c <_printf_i+0x164>
 80084d4:	3501      	adds	r5, #1
 80084d6:	68e3      	ldr	r3, [r4, #12]
 80084d8:	9903      	ldr	r1, [sp, #12]
 80084da:	1a5b      	subs	r3, r3, r1
 80084dc:	42ab      	cmp	r3, r5
 80084de:	dcf2      	bgt.n	80084c6 <_printf_i+0x21e>
 80084e0:	e7eb      	b.n	80084ba <_printf_i+0x212>
 80084e2:	2500      	movs	r5, #0
 80084e4:	f104 0619 	add.w	r6, r4, #25
 80084e8:	e7f5      	b.n	80084d6 <_printf_i+0x22e>
 80084ea:	bf00      	nop
 80084ec:	0800aabe 	.word	0x0800aabe
 80084f0:	0800aacf 	.word	0x0800aacf

080084f4 <iprintf>:
 80084f4:	b40f      	push	{r0, r1, r2, r3}
 80084f6:	4b0a      	ldr	r3, [pc, #40]	; (8008520 <iprintf+0x2c>)
 80084f8:	b513      	push	{r0, r1, r4, lr}
 80084fa:	681c      	ldr	r4, [r3, #0]
 80084fc:	b124      	cbz	r4, 8008508 <iprintf+0x14>
 80084fe:	69a3      	ldr	r3, [r4, #24]
 8008500:	b913      	cbnz	r3, 8008508 <iprintf+0x14>
 8008502:	4620      	mov	r0, r4
 8008504:	f001 f92c 	bl	8009760 <__sinit>
 8008508:	ab05      	add	r3, sp, #20
 800850a:	9a04      	ldr	r2, [sp, #16]
 800850c:	68a1      	ldr	r1, [r4, #8]
 800850e:	9301      	str	r3, [sp, #4]
 8008510:	4620      	mov	r0, r4
 8008512:	f001 fee9 	bl	800a2e8 <_vfiprintf_r>
 8008516:	b002      	add	sp, #8
 8008518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800851c:	b004      	add	sp, #16
 800851e:	4770      	bx	lr
 8008520:	2000000c 	.word	0x2000000c

08008524 <_puts_r>:
 8008524:	b570      	push	{r4, r5, r6, lr}
 8008526:	460e      	mov	r6, r1
 8008528:	4605      	mov	r5, r0
 800852a:	b118      	cbz	r0, 8008534 <_puts_r+0x10>
 800852c:	6983      	ldr	r3, [r0, #24]
 800852e:	b90b      	cbnz	r3, 8008534 <_puts_r+0x10>
 8008530:	f001 f916 	bl	8009760 <__sinit>
 8008534:	69ab      	ldr	r3, [r5, #24]
 8008536:	68ac      	ldr	r4, [r5, #8]
 8008538:	b913      	cbnz	r3, 8008540 <_puts_r+0x1c>
 800853a:	4628      	mov	r0, r5
 800853c:	f001 f910 	bl	8009760 <__sinit>
 8008540:	4b2c      	ldr	r3, [pc, #176]	; (80085f4 <_puts_r+0xd0>)
 8008542:	429c      	cmp	r4, r3
 8008544:	d120      	bne.n	8008588 <_puts_r+0x64>
 8008546:	686c      	ldr	r4, [r5, #4]
 8008548:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800854a:	07db      	lsls	r3, r3, #31
 800854c:	d405      	bmi.n	800855a <_puts_r+0x36>
 800854e:	89a3      	ldrh	r3, [r4, #12]
 8008550:	0598      	lsls	r0, r3, #22
 8008552:	d402      	bmi.n	800855a <_puts_r+0x36>
 8008554:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008556:	f001 f9a6 	bl	80098a6 <__retarget_lock_acquire_recursive>
 800855a:	89a3      	ldrh	r3, [r4, #12]
 800855c:	0719      	lsls	r1, r3, #28
 800855e:	d51d      	bpl.n	800859c <_puts_r+0x78>
 8008560:	6923      	ldr	r3, [r4, #16]
 8008562:	b1db      	cbz	r3, 800859c <_puts_r+0x78>
 8008564:	3e01      	subs	r6, #1
 8008566:	68a3      	ldr	r3, [r4, #8]
 8008568:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800856c:	3b01      	subs	r3, #1
 800856e:	60a3      	str	r3, [r4, #8]
 8008570:	bb39      	cbnz	r1, 80085c2 <_puts_r+0x9e>
 8008572:	2b00      	cmp	r3, #0
 8008574:	da38      	bge.n	80085e8 <_puts_r+0xc4>
 8008576:	4622      	mov	r2, r4
 8008578:	210a      	movs	r1, #10
 800857a:	4628      	mov	r0, r5
 800857c:	f000 f89a 	bl	80086b4 <__swbuf_r>
 8008580:	3001      	adds	r0, #1
 8008582:	d011      	beq.n	80085a8 <_puts_r+0x84>
 8008584:	250a      	movs	r5, #10
 8008586:	e011      	b.n	80085ac <_puts_r+0x88>
 8008588:	4b1b      	ldr	r3, [pc, #108]	; (80085f8 <_puts_r+0xd4>)
 800858a:	429c      	cmp	r4, r3
 800858c:	d101      	bne.n	8008592 <_puts_r+0x6e>
 800858e:	68ac      	ldr	r4, [r5, #8]
 8008590:	e7da      	b.n	8008548 <_puts_r+0x24>
 8008592:	4b1a      	ldr	r3, [pc, #104]	; (80085fc <_puts_r+0xd8>)
 8008594:	429c      	cmp	r4, r3
 8008596:	bf08      	it	eq
 8008598:	68ec      	ldreq	r4, [r5, #12]
 800859a:	e7d5      	b.n	8008548 <_puts_r+0x24>
 800859c:	4621      	mov	r1, r4
 800859e:	4628      	mov	r0, r5
 80085a0:	f000 f8da 	bl	8008758 <__swsetup_r>
 80085a4:	2800      	cmp	r0, #0
 80085a6:	d0dd      	beq.n	8008564 <_puts_r+0x40>
 80085a8:	f04f 35ff 	mov.w	r5, #4294967295
 80085ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80085ae:	07da      	lsls	r2, r3, #31
 80085b0:	d405      	bmi.n	80085be <_puts_r+0x9a>
 80085b2:	89a3      	ldrh	r3, [r4, #12]
 80085b4:	059b      	lsls	r3, r3, #22
 80085b6:	d402      	bmi.n	80085be <_puts_r+0x9a>
 80085b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085ba:	f001 f975 	bl	80098a8 <__retarget_lock_release_recursive>
 80085be:	4628      	mov	r0, r5
 80085c0:	bd70      	pop	{r4, r5, r6, pc}
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	da04      	bge.n	80085d0 <_puts_r+0xac>
 80085c6:	69a2      	ldr	r2, [r4, #24]
 80085c8:	429a      	cmp	r2, r3
 80085ca:	dc06      	bgt.n	80085da <_puts_r+0xb6>
 80085cc:	290a      	cmp	r1, #10
 80085ce:	d004      	beq.n	80085da <_puts_r+0xb6>
 80085d0:	6823      	ldr	r3, [r4, #0]
 80085d2:	1c5a      	adds	r2, r3, #1
 80085d4:	6022      	str	r2, [r4, #0]
 80085d6:	7019      	strb	r1, [r3, #0]
 80085d8:	e7c5      	b.n	8008566 <_puts_r+0x42>
 80085da:	4622      	mov	r2, r4
 80085dc:	4628      	mov	r0, r5
 80085de:	f000 f869 	bl	80086b4 <__swbuf_r>
 80085e2:	3001      	adds	r0, #1
 80085e4:	d1bf      	bne.n	8008566 <_puts_r+0x42>
 80085e6:	e7df      	b.n	80085a8 <_puts_r+0x84>
 80085e8:	6823      	ldr	r3, [r4, #0]
 80085ea:	250a      	movs	r5, #10
 80085ec:	1c5a      	adds	r2, r3, #1
 80085ee:	6022      	str	r2, [r4, #0]
 80085f0:	701d      	strb	r5, [r3, #0]
 80085f2:	e7db      	b.n	80085ac <_puts_r+0x88>
 80085f4:	0800abb8 	.word	0x0800abb8
 80085f8:	0800abd8 	.word	0x0800abd8
 80085fc:	0800ab98 	.word	0x0800ab98

08008600 <puts>:
 8008600:	4b02      	ldr	r3, [pc, #8]	; (800860c <puts+0xc>)
 8008602:	4601      	mov	r1, r0
 8008604:	6818      	ldr	r0, [r3, #0]
 8008606:	f7ff bf8d 	b.w	8008524 <_puts_r>
 800860a:	bf00      	nop
 800860c:	2000000c 	.word	0x2000000c

08008610 <strcat>:
 8008610:	b510      	push	{r4, lr}
 8008612:	4602      	mov	r2, r0
 8008614:	7814      	ldrb	r4, [r2, #0]
 8008616:	4613      	mov	r3, r2
 8008618:	3201      	adds	r2, #1
 800861a:	2c00      	cmp	r4, #0
 800861c:	d1fa      	bne.n	8008614 <strcat+0x4>
 800861e:	3b01      	subs	r3, #1
 8008620:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008624:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008628:	2a00      	cmp	r2, #0
 800862a:	d1f9      	bne.n	8008620 <strcat+0x10>
 800862c:	bd10      	pop	{r4, pc}
	...

08008630 <__utoa>:
 8008630:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008632:	4c1f      	ldr	r4, [pc, #124]	; (80086b0 <__utoa+0x80>)
 8008634:	b08b      	sub	sp, #44	; 0x2c
 8008636:	4605      	mov	r5, r0
 8008638:	460b      	mov	r3, r1
 800863a:	466e      	mov	r6, sp
 800863c:	f104 0c20 	add.w	ip, r4, #32
 8008640:	6820      	ldr	r0, [r4, #0]
 8008642:	6861      	ldr	r1, [r4, #4]
 8008644:	4637      	mov	r7, r6
 8008646:	c703      	stmia	r7!, {r0, r1}
 8008648:	3408      	adds	r4, #8
 800864a:	4564      	cmp	r4, ip
 800864c:	463e      	mov	r6, r7
 800864e:	d1f7      	bne.n	8008640 <__utoa+0x10>
 8008650:	7921      	ldrb	r1, [r4, #4]
 8008652:	7139      	strb	r1, [r7, #4]
 8008654:	1e91      	subs	r1, r2, #2
 8008656:	6820      	ldr	r0, [r4, #0]
 8008658:	6038      	str	r0, [r7, #0]
 800865a:	2922      	cmp	r1, #34	; 0x22
 800865c:	f04f 0100 	mov.w	r1, #0
 8008660:	d904      	bls.n	800866c <__utoa+0x3c>
 8008662:	7019      	strb	r1, [r3, #0]
 8008664:	460b      	mov	r3, r1
 8008666:	4618      	mov	r0, r3
 8008668:	b00b      	add	sp, #44	; 0x2c
 800866a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800866c:	1e58      	subs	r0, r3, #1
 800866e:	4684      	mov	ip, r0
 8008670:	fbb5 f7f2 	udiv	r7, r5, r2
 8008674:	fb02 5617 	mls	r6, r2, r7, r5
 8008678:	3628      	adds	r6, #40	; 0x28
 800867a:	446e      	add	r6, sp
 800867c:	460c      	mov	r4, r1
 800867e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8008682:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8008686:	462e      	mov	r6, r5
 8008688:	42b2      	cmp	r2, r6
 800868a:	f101 0101 	add.w	r1, r1, #1
 800868e:	463d      	mov	r5, r7
 8008690:	d9ee      	bls.n	8008670 <__utoa+0x40>
 8008692:	2200      	movs	r2, #0
 8008694:	545a      	strb	r2, [r3, r1]
 8008696:	1919      	adds	r1, r3, r4
 8008698:	1aa5      	subs	r5, r4, r2
 800869a:	42aa      	cmp	r2, r5
 800869c:	dae3      	bge.n	8008666 <__utoa+0x36>
 800869e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80086a2:	780e      	ldrb	r6, [r1, #0]
 80086a4:	7006      	strb	r6, [r0, #0]
 80086a6:	3201      	adds	r2, #1
 80086a8:	f801 5901 	strb.w	r5, [r1], #-1
 80086ac:	e7f4      	b.n	8008698 <__utoa+0x68>
 80086ae:	bf00      	nop
 80086b0:	0800aae0 	.word	0x0800aae0

080086b4 <__swbuf_r>:
 80086b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086b6:	460e      	mov	r6, r1
 80086b8:	4614      	mov	r4, r2
 80086ba:	4605      	mov	r5, r0
 80086bc:	b118      	cbz	r0, 80086c6 <__swbuf_r+0x12>
 80086be:	6983      	ldr	r3, [r0, #24]
 80086c0:	b90b      	cbnz	r3, 80086c6 <__swbuf_r+0x12>
 80086c2:	f001 f84d 	bl	8009760 <__sinit>
 80086c6:	4b21      	ldr	r3, [pc, #132]	; (800874c <__swbuf_r+0x98>)
 80086c8:	429c      	cmp	r4, r3
 80086ca:	d12b      	bne.n	8008724 <__swbuf_r+0x70>
 80086cc:	686c      	ldr	r4, [r5, #4]
 80086ce:	69a3      	ldr	r3, [r4, #24]
 80086d0:	60a3      	str	r3, [r4, #8]
 80086d2:	89a3      	ldrh	r3, [r4, #12]
 80086d4:	071a      	lsls	r2, r3, #28
 80086d6:	d52f      	bpl.n	8008738 <__swbuf_r+0x84>
 80086d8:	6923      	ldr	r3, [r4, #16]
 80086da:	b36b      	cbz	r3, 8008738 <__swbuf_r+0x84>
 80086dc:	6923      	ldr	r3, [r4, #16]
 80086de:	6820      	ldr	r0, [r4, #0]
 80086e0:	1ac0      	subs	r0, r0, r3
 80086e2:	6963      	ldr	r3, [r4, #20]
 80086e4:	b2f6      	uxtb	r6, r6
 80086e6:	4283      	cmp	r3, r0
 80086e8:	4637      	mov	r7, r6
 80086ea:	dc04      	bgt.n	80086f6 <__swbuf_r+0x42>
 80086ec:	4621      	mov	r1, r4
 80086ee:	4628      	mov	r0, r5
 80086f0:	f000 ffa2 	bl	8009638 <_fflush_r>
 80086f4:	bb30      	cbnz	r0, 8008744 <__swbuf_r+0x90>
 80086f6:	68a3      	ldr	r3, [r4, #8]
 80086f8:	3b01      	subs	r3, #1
 80086fa:	60a3      	str	r3, [r4, #8]
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	1c5a      	adds	r2, r3, #1
 8008700:	6022      	str	r2, [r4, #0]
 8008702:	701e      	strb	r6, [r3, #0]
 8008704:	6963      	ldr	r3, [r4, #20]
 8008706:	3001      	adds	r0, #1
 8008708:	4283      	cmp	r3, r0
 800870a:	d004      	beq.n	8008716 <__swbuf_r+0x62>
 800870c:	89a3      	ldrh	r3, [r4, #12]
 800870e:	07db      	lsls	r3, r3, #31
 8008710:	d506      	bpl.n	8008720 <__swbuf_r+0x6c>
 8008712:	2e0a      	cmp	r6, #10
 8008714:	d104      	bne.n	8008720 <__swbuf_r+0x6c>
 8008716:	4621      	mov	r1, r4
 8008718:	4628      	mov	r0, r5
 800871a:	f000 ff8d 	bl	8009638 <_fflush_r>
 800871e:	b988      	cbnz	r0, 8008744 <__swbuf_r+0x90>
 8008720:	4638      	mov	r0, r7
 8008722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008724:	4b0a      	ldr	r3, [pc, #40]	; (8008750 <__swbuf_r+0x9c>)
 8008726:	429c      	cmp	r4, r3
 8008728:	d101      	bne.n	800872e <__swbuf_r+0x7a>
 800872a:	68ac      	ldr	r4, [r5, #8]
 800872c:	e7cf      	b.n	80086ce <__swbuf_r+0x1a>
 800872e:	4b09      	ldr	r3, [pc, #36]	; (8008754 <__swbuf_r+0xa0>)
 8008730:	429c      	cmp	r4, r3
 8008732:	bf08      	it	eq
 8008734:	68ec      	ldreq	r4, [r5, #12]
 8008736:	e7ca      	b.n	80086ce <__swbuf_r+0x1a>
 8008738:	4621      	mov	r1, r4
 800873a:	4628      	mov	r0, r5
 800873c:	f000 f80c 	bl	8008758 <__swsetup_r>
 8008740:	2800      	cmp	r0, #0
 8008742:	d0cb      	beq.n	80086dc <__swbuf_r+0x28>
 8008744:	f04f 37ff 	mov.w	r7, #4294967295
 8008748:	e7ea      	b.n	8008720 <__swbuf_r+0x6c>
 800874a:	bf00      	nop
 800874c:	0800abb8 	.word	0x0800abb8
 8008750:	0800abd8 	.word	0x0800abd8
 8008754:	0800ab98 	.word	0x0800ab98

08008758 <__swsetup_r>:
 8008758:	4b32      	ldr	r3, [pc, #200]	; (8008824 <__swsetup_r+0xcc>)
 800875a:	b570      	push	{r4, r5, r6, lr}
 800875c:	681d      	ldr	r5, [r3, #0]
 800875e:	4606      	mov	r6, r0
 8008760:	460c      	mov	r4, r1
 8008762:	b125      	cbz	r5, 800876e <__swsetup_r+0x16>
 8008764:	69ab      	ldr	r3, [r5, #24]
 8008766:	b913      	cbnz	r3, 800876e <__swsetup_r+0x16>
 8008768:	4628      	mov	r0, r5
 800876a:	f000 fff9 	bl	8009760 <__sinit>
 800876e:	4b2e      	ldr	r3, [pc, #184]	; (8008828 <__swsetup_r+0xd0>)
 8008770:	429c      	cmp	r4, r3
 8008772:	d10f      	bne.n	8008794 <__swsetup_r+0x3c>
 8008774:	686c      	ldr	r4, [r5, #4]
 8008776:	89a3      	ldrh	r3, [r4, #12]
 8008778:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800877c:	0719      	lsls	r1, r3, #28
 800877e:	d42c      	bmi.n	80087da <__swsetup_r+0x82>
 8008780:	06dd      	lsls	r5, r3, #27
 8008782:	d411      	bmi.n	80087a8 <__swsetup_r+0x50>
 8008784:	2309      	movs	r3, #9
 8008786:	6033      	str	r3, [r6, #0]
 8008788:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800878c:	81a3      	strh	r3, [r4, #12]
 800878e:	f04f 30ff 	mov.w	r0, #4294967295
 8008792:	e03e      	b.n	8008812 <__swsetup_r+0xba>
 8008794:	4b25      	ldr	r3, [pc, #148]	; (800882c <__swsetup_r+0xd4>)
 8008796:	429c      	cmp	r4, r3
 8008798:	d101      	bne.n	800879e <__swsetup_r+0x46>
 800879a:	68ac      	ldr	r4, [r5, #8]
 800879c:	e7eb      	b.n	8008776 <__swsetup_r+0x1e>
 800879e:	4b24      	ldr	r3, [pc, #144]	; (8008830 <__swsetup_r+0xd8>)
 80087a0:	429c      	cmp	r4, r3
 80087a2:	bf08      	it	eq
 80087a4:	68ec      	ldreq	r4, [r5, #12]
 80087a6:	e7e6      	b.n	8008776 <__swsetup_r+0x1e>
 80087a8:	0758      	lsls	r0, r3, #29
 80087aa:	d512      	bpl.n	80087d2 <__swsetup_r+0x7a>
 80087ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80087ae:	b141      	cbz	r1, 80087c2 <__swsetup_r+0x6a>
 80087b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80087b4:	4299      	cmp	r1, r3
 80087b6:	d002      	beq.n	80087be <__swsetup_r+0x66>
 80087b8:	4630      	mov	r0, r6
 80087ba:	f001 fc8b 	bl	800a0d4 <_free_r>
 80087be:	2300      	movs	r3, #0
 80087c0:	6363      	str	r3, [r4, #52]	; 0x34
 80087c2:	89a3      	ldrh	r3, [r4, #12]
 80087c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80087c8:	81a3      	strh	r3, [r4, #12]
 80087ca:	2300      	movs	r3, #0
 80087cc:	6063      	str	r3, [r4, #4]
 80087ce:	6923      	ldr	r3, [r4, #16]
 80087d0:	6023      	str	r3, [r4, #0]
 80087d2:	89a3      	ldrh	r3, [r4, #12]
 80087d4:	f043 0308 	orr.w	r3, r3, #8
 80087d8:	81a3      	strh	r3, [r4, #12]
 80087da:	6923      	ldr	r3, [r4, #16]
 80087dc:	b94b      	cbnz	r3, 80087f2 <__swsetup_r+0x9a>
 80087de:	89a3      	ldrh	r3, [r4, #12]
 80087e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80087e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087e8:	d003      	beq.n	80087f2 <__swsetup_r+0x9a>
 80087ea:	4621      	mov	r1, r4
 80087ec:	4630      	mov	r0, r6
 80087ee:	f001 f881 	bl	80098f4 <__smakebuf_r>
 80087f2:	89a0      	ldrh	r0, [r4, #12]
 80087f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80087f8:	f010 0301 	ands.w	r3, r0, #1
 80087fc:	d00a      	beq.n	8008814 <__swsetup_r+0xbc>
 80087fe:	2300      	movs	r3, #0
 8008800:	60a3      	str	r3, [r4, #8]
 8008802:	6963      	ldr	r3, [r4, #20]
 8008804:	425b      	negs	r3, r3
 8008806:	61a3      	str	r3, [r4, #24]
 8008808:	6923      	ldr	r3, [r4, #16]
 800880a:	b943      	cbnz	r3, 800881e <__swsetup_r+0xc6>
 800880c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008810:	d1ba      	bne.n	8008788 <__swsetup_r+0x30>
 8008812:	bd70      	pop	{r4, r5, r6, pc}
 8008814:	0781      	lsls	r1, r0, #30
 8008816:	bf58      	it	pl
 8008818:	6963      	ldrpl	r3, [r4, #20]
 800881a:	60a3      	str	r3, [r4, #8]
 800881c:	e7f4      	b.n	8008808 <__swsetup_r+0xb0>
 800881e:	2000      	movs	r0, #0
 8008820:	e7f7      	b.n	8008812 <__swsetup_r+0xba>
 8008822:	bf00      	nop
 8008824:	2000000c 	.word	0x2000000c
 8008828:	0800abb8 	.word	0x0800abb8
 800882c:	0800abd8 	.word	0x0800abd8
 8008830:	0800ab98 	.word	0x0800ab98

08008834 <quorem>:
 8008834:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008838:	6903      	ldr	r3, [r0, #16]
 800883a:	690c      	ldr	r4, [r1, #16]
 800883c:	42a3      	cmp	r3, r4
 800883e:	4607      	mov	r7, r0
 8008840:	f2c0 8081 	blt.w	8008946 <quorem+0x112>
 8008844:	3c01      	subs	r4, #1
 8008846:	f101 0814 	add.w	r8, r1, #20
 800884a:	f100 0514 	add.w	r5, r0, #20
 800884e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008852:	9301      	str	r3, [sp, #4]
 8008854:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008858:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800885c:	3301      	adds	r3, #1
 800885e:	429a      	cmp	r2, r3
 8008860:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008864:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008868:	fbb2 f6f3 	udiv	r6, r2, r3
 800886c:	d331      	bcc.n	80088d2 <quorem+0x9e>
 800886e:	f04f 0e00 	mov.w	lr, #0
 8008872:	4640      	mov	r0, r8
 8008874:	46ac      	mov	ip, r5
 8008876:	46f2      	mov	sl, lr
 8008878:	f850 2b04 	ldr.w	r2, [r0], #4
 800887c:	b293      	uxth	r3, r2
 800887e:	fb06 e303 	mla	r3, r6, r3, lr
 8008882:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008886:	b29b      	uxth	r3, r3
 8008888:	ebaa 0303 	sub.w	r3, sl, r3
 800888c:	f8dc a000 	ldr.w	sl, [ip]
 8008890:	0c12      	lsrs	r2, r2, #16
 8008892:	fa13 f38a 	uxtah	r3, r3, sl
 8008896:	fb06 e202 	mla	r2, r6, r2, lr
 800889a:	9300      	str	r3, [sp, #0]
 800889c:	9b00      	ldr	r3, [sp, #0]
 800889e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80088a2:	b292      	uxth	r2, r2
 80088a4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80088a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80088ac:	f8bd 3000 	ldrh.w	r3, [sp]
 80088b0:	4581      	cmp	r9, r0
 80088b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088b6:	f84c 3b04 	str.w	r3, [ip], #4
 80088ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80088be:	d2db      	bcs.n	8008878 <quorem+0x44>
 80088c0:	f855 300b 	ldr.w	r3, [r5, fp]
 80088c4:	b92b      	cbnz	r3, 80088d2 <quorem+0x9e>
 80088c6:	9b01      	ldr	r3, [sp, #4]
 80088c8:	3b04      	subs	r3, #4
 80088ca:	429d      	cmp	r5, r3
 80088cc:	461a      	mov	r2, r3
 80088ce:	d32e      	bcc.n	800892e <quorem+0xfa>
 80088d0:	613c      	str	r4, [r7, #16]
 80088d2:	4638      	mov	r0, r7
 80088d4:	f001 fae6 	bl	8009ea4 <__mcmp>
 80088d8:	2800      	cmp	r0, #0
 80088da:	db24      	blt.n	8008926 <quorem+0xf2>
 80088dc:	3601      	adds	r6, #1
 80088de:	4628      	mov	r0, r5
 80088e0:	f04f 0c00 	mov.w	ip, #0
 80088e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80088e8:	f8d0 e000 	ldr.w	lr, [r0]
 80088ec:	b293      	uxth	r3, r2
 80088ee:	ebac 0303 	sub.w	r3, ip, r3
 80088f2:	0c12      	lsrs	r2, r2, #16
 80088f4:	fa13 f38e 	uxtah	r3, r3, lr
 80088f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80088fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008900:	b29b      	uxth	r3, r3
 8008902:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008906:	45c1      	cmp	r9, r8
 8008908:	f840 3b04 	str.w	r3, [r0], #4
 800890c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008910:	d2e8      	bcs.n	80088e4 <quorem+0xb0>
 8008912:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008916:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800891a:	b922      	cbnz	r2, 8008926 <quorem+0xf2>
 800891c:	3b04      	subs	r3, #4
 800891e:	429d      	cmp	r5, r3
 8008920:	461a      	mov	r2, r3
 8008922:	d30a      	bcc.n	800893a <quorem+0x106>
 8008924:	613c      	str	r4, [r7, #16]
 8008926:	4630      	mov	r0, r6
 8008928:	b003      	add	sp, #12
 800892a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800892e:	6812      	ldr	r2, [r2, #0]
 8008930:	3b04      	subs	r3, #4
 8008932:	2a00      	cmp	r2, #0
 8008934:	d1cc      	bne.n	80088d0 <quorem+0x9c>
 8008936:	3c01      	subs	r4, #1
 8008938:	e7c7      	b.n	80088ca <quorem+0x96>
 800893a:	6812      	ldr	r2, [r2, #0]
 800893c:	3b04      	subs	r3, #4
 800893e:	2a00      	cmp	r2, #0
 8008940:	d1f0      	bne.n	8008924 <quorem+0xf0>
 8008942:	3c01      	subs	r4, #1
 8008944:	e7eb      	b.n	800891e <quorem+0xea>
 8008946:	2000      	movs	r0, #0
 8008948:	e7ee      	b.n	8008928 <quorem+0xf4>
 800894a:	0000      	movs	r0, r0
 800894c:	0000      	movs	r0, r0
	...

08008950 <_dtoa_r>:
 8008950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008954:	ed2d 8b04 	vpush	{d8-d9}
 8008958:	ec57 6b10 	vmov	r6, r7, d0
 800895c:	b093      	sub	sp, #76	; 0x4c
 800895e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008960:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008964:	9106      	str	r1, [sp, #24]
 8008966:	ee10 aa10 	vmov	sl, s0
 800896a:	4604      	mov	r4, r0
 800896c:	9209      	str	r2, [sp, #36]	; 0x24
 800896e:	930c      	str	r3, [sp, #48]	; 0x30
 8008970:	46bb      	mov	fp, r7
 8008972:	b975      	cbnz	r5, 8008992 <_dtoa_r+0x42>
 8008974:	2010      	movs	r0, #16
 8008976:	f000 fffd 	bl	8009974 <malloc>
 800897a:	4602      	mov	r2, r0
 800897c:	6260      	str	r0, [r4, #36]	; 0x24
 800897e:	b920      	cbnz	r0, 800898a <_dtoa_r+0x3a>
 8008980:	4ba7      	ldr	r3, [pc, #668]	; (8008c20 <_dtoa_r+0x2d0>)
 8008982:	21ea      	movs	r1, #234	; 0xea
 8008984:	48a7      	ldr	r0, [pc, #668]	; (8008c24 <_dtoa_r+0x2d4>)
 8008986:	f001 fe45 	bl	800a614 <__assert_func>
 800898a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800898e:	6005      	str	r5, [r0, #0]
 8008990:	60c5      	str	r5, [r0, #12]
 8008992:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008994:	6819      	ldr	r1, [r3, #0]
 8008996:	b151      	cbz	r1, 80089ae <_dtoa_r+0x5e>
 8008998:	685a      	ldr	r2, [r3, #4]
 800899a:	604a      	str	r2, [r1, #4]
 800899c:	2301      	movs	r3, #1
 800899e:	4093      	lsls	r3, r2
 80089a0:	608b      	str	r3, [r1, #8]
 80089a2:	4620      	mov	r0, r4
 80089a4:	f001 f83c 	bl	8009a20 <_Bfree>
 80089a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089aa:	2200      	movs	r2, #0
 80089ac:	601a      	str	r2, [r3, #0]
 80089ae:	1e3b      	subs	r3, r7, #0
 80089b0:	bfaa      	itet	ge
 80089b2:	2300      	movge	r3, #0
 80089b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80089b8:	f8c8 3000 	strge.w	r3, [r8]
 80089bc:	4b9a      	ldr	r3, [pc, #616]	; (8008c28 <_dtoa_r+0x2d8>)
 80089be:	bfbc      	itt	lt
 80089c0:	2201      	movlt	r2, #1
 80089c2:	f8c8 2000 	strlt.w	r2, [r8]
 80089c6:	ea33 030b 	bics.w	r3, r3, fp
 80089ca:	d11b      	bne.n	8008a04 <_dtoa_r+0xb4>
 80089cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80089ce:	f242 730f 	movw	r3, #9999	; 0x270f
 80089d2:	6013      	str	r3, [r2, #0]
 80089d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089d8:	4333      	orrs	r3, r6
 80089da:	f000 8592 	beq.w	8009502 <_dtoa_r+0xbb2>
 80089de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089e0:	b963      	cbnz	r3, 80089fc <_dtoa_r+0xac>
 80089e2:	4b92      	ldr	r3, [pc, #584]	; (8008c2c <_dtoa_r+0x2dc>)
 80089e4:	e022      	b.n	8008a2c <_dtoa_r+0xdc>
 80089e6:	4b92      	ldr	r3, [pc, #584]	; (8008c30 <_dtoa_r+0x2e0>)
 80089e8:	9301      	str	r3, [sp, #4]
 80089ea:	3308      	adds	r3, #8
 80089ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80089ee:	6013      	str	r3, [r2, #0]
 80089f0:	9801      	ldr	r0, [sp, #4]
 80089f2:	b013      	add	sp, #76	; 0x4c
 80089f4:	ecbd 8b04 	vpop	{d8-d9}
 80089f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089fc:	4b8b      	ldr	r3, [pc, #556]	; (8008c2c <_dtoa_r+0x2dc>)
 80089fe:	9301      	str	r3, [sp, #4]
 8008a00:	3303      	adds	r3, #3
 8008a02:	e7f3      	b.n	80089ec <_dtoa_r+0x9c>
 8008a04:	2200      	movs	r2, #0
 8008a06:	2300      	movs	r3, #0
 8008a08:	4650      	mov	r0, sl
 8008a0a:	4659      	mov	r1, fp
 8008a0c:	f7f8 f85c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a10:	ec4b ab19 	vmov	d9, sl, fp
 8008a14:	4680      	mov	r8, r0
 8008a16:	b158      	cbz	r0, 8008a30 <_dtoa_r+0xe0>
 8008a18:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	6013      	str	r3, [r2, #0]
 8008a1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f000 856b 	beq.w	80094fc <_dtoa_r+0xbac>
 8008a26:	4883      	ldr	r0, [pc, #524]	; (8008c34 <_dtoa_r+0x2e4>)
 8008a28:	6018      	str	r0, [r3, #0]
 8008a2a:	1e43      	subs	r3, r0, #1
 8008a2c:	9301      	str	r3, [sp, #4]
 8008a2e:	e7df      	b.n	80089f0 <_dtoa_r+0xa0>
 8008a30:	ec4b ab10 	vmov	d0, sl, fp
 8008a34:	aa10      	add	r2, sp, #64	; 0x40
 8008a36:	a911      	add	r1, sp, #68	; 0x44
 8008a38:	4620      	mov	r0, r4
 8008a3a:	f001 fad9 	bl	8009ff0 <__d2b>
 8008a3e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008a42:	ee08 0a10 	vmov	s16, r0
 8008a46:	2d00      	cmp	r5, #0
 8008a48:	f000 8084 	beq.w	8008b54 <_dtoa_r+0x204>
 8008a4c:	ee19 3a90 	vmov	r3, s19
 8008a50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a54:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008a58:	4656      	mov	r6, sl
 8008a5a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008a5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008a62:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008a66:	4b74      	ldr	r3, [pc, #464]	; (8008c38 <_dtoa_r+0x2e8>)
 8008a68:	2200      	movs	r2, #0
 8008a6a:	4630      	mov	r0, r6
 8008a6c:	4639      	mov	r1, r7
 8008a6e:	f7f7 fc0b 	bl	8000288 <__aeabi_dsub>
 8008a72:	a365      	add	r3, pc, #404	; (adr r3, 8008c08 <_dtoa_r+0x2b8>)
 8008a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a78:	f7f7 fdbe 	bl	80005f8 <__aeabi_dmul>
 8008a7c:	a364      	add	r3, pc, #400	; (adr r3, 8008c10 <_dtoa_r+0x2c0>)
 8008a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a82:	f7f7 fc03 	bl	800028c <__adddf3>
 8008a86:	4606      	mov	r6, r0
 8008a88:	4628      	mov	r0, r5
 8008a8a:	460f      	mov	r7, r1
 8008a8c:	f7f7 fd4a 	bl	8000524 <__aeabi_i2d>
 8008a90:	a361      	add	r3, pc, #388	; (adr r3, 8008c18 <_dtoa_r+0x2c8>)
 8008a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a96:	f7f7 fdaf 	bl	80005f8 <__aeabi_dmul>
 8008a9a:	4602      	mov	r2, r0
 8008a9c:	460b      	mov	r3, r1
 8008a9e:	4630      	mov	r0, r6
 8008aa0:	4639      	mov	r1, r7
 8008aa2:	f7f7 fbf3 	bl	800028c <__adddf3>
 8008aa6:	4606      	mov	r6, r0
 8008aa8:	460f      	mov	r7, r1
 8008aaa:	f7f8 f855 	bl	8000b58 <__aeabi_d2iz>
 8008aae:	2200      	movs	r2, #0
 8008ab0:	9000      	str	r0, [sp, #0]
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	4630      	mov	r0, r6
 8008ab6:	4639      	mov	r1, r7
 8008ab8:	f7f8 f810 	bl	8000adc <__aeabi_dcmplt>
 8008abc:	b150      	cbz	r0, 8008ad4 <_dtoa_r+0x184>
 8008abe:	9800      	ldr	r0, [sp, #0]
 8008ac0:	f7f7 fd30 	bl	8000524 <__aeabi_i2d>
 8008ac4:	4632      	mov	r2, r6
 8008ac6:	463b      	mov	r3, r7
 8008ac8:	f7f7 fffe 	bl	8000ac8 <__aeabi_dcmpeq>
 8008acc:	b910      	cbnz	r0, 8008ad4 <_dtoa_r+0x184>
 8008ace:	9b00      	ldr	r3, [sp, #0]
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	9300      	str	r3, [sp, #0]
 8008ad4:	9b00      	ldr	r3, [sp, #0]
 8008ad6:	2b16      	cmp	r3, #22
 8008ad8:	d85a      	bhi.n	8008b90 <_dtoa_r+0x240>
 8008ada:	9a00      	ldr	r2, [sp, #0]
 8008adc:	4b57      	ldr	r3, [pc, #348]	; (8008c3c <_dtoa_r+0x2ec>)
 8008ade:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae6:	ec51 0b19 	vmov	r0, r1, d9
 8008aea:	f7f7 fff7 	bl	8000adc <__aeabi_dcmplt>
 8008aee:	2800      	cmp	r0, #0
 8008af0:	d050      	beq.n	8008b94 <_dtoa_r+0x244>
 8008af2:	9b00      	ldr	r3, [sp, #0]
 8008af4:	3b01      	subs	r3, #1
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	2300      	movs	r3, #0
 8008afa:	930b      	str	r3, [sp, #44]	; 0x2c
 8008afc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008afe:	1b5d      	subs	r5, r3, r5
 8008b00:	1e6b      	subs	r3, r5, #1
 8008b02:	9305      	str	r3, [sp, #20]
 8008b04:	bf45      	ittet	mi
 8008b06:	f1c5 0301 	rsbmi	r3, r5, #1
 8008b0a:	9304      	strmi	r3, [sp, #16]
 8008b0c:	2300      	movpl	r3, #0
 8008b0e:	2300      	movmi	r3, #0
 8008b10:	bf4c      	ite	mi
 8008b12:	9305      	strmi	r3, [sp, #20]
 8008b14:	9304      	strpl	r3, [sp, #16]
 8008b16:	9b00      	ldr	r3, [sp, #0]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	db3d      	blt.n	8008b98 <_dtoa_r+0x248>
 8008b1c:	9b05      	ldr	r3, [sp, #20]
 8008b1e:	9a00      	ldr	r2, [sp, #0]
 8008b20:	920a      	str	r2, [sp, #40]	; 0x28
 8008b22:	4413      	add	r3, r2
 8008b24:	9305      	str	r3, [sp, #20]
 8008b26:	2300      	movs	r3, #0
 8008b28:	9307      	str	r3, [sp, #28]
 8008b2a:	9b06      	ldr	r3, [sp, #24]
 8008b2c:	2b09      	cmp	r3, #9
 8008b2e:	f200 8089 	bhi.w	8008c44 <_dtoa_r+0x2f4>
 8008b32:	2b05      	cmp	r3, #5
 8008b34:	bfc4      	itt	gt
 8008b36:	3b04      	subgt	r3, #4
 8008b38:	9306      	strgt	r3, [sp, #24]
 8008b3a:	9b06      	ldr	r3, [sp, #24]
 8008b3c:	f1a3 0302 	sub.w	r3, r3, #2
 8008b40:	bfcc      	ite	gt
 8008b42:	2500      	movgt	r5, #0
 8008b44:	2501      	movle	r5, #1
 8008b46:	2b03      	cmp	r3, #3
 8008b48:	f200 8087 	bhi.w	8008c5a <_dtoa_r+0x30a>
 8008b4c:	e8df f003 	tbb	[pc, r3]
 8008b50:	59383a2d 	.word	0x59383a2d
 8008b54:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008b58:	441d      	add	r5, r3
 8008b5a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008b5e:	2b20      	cmp	r3, #32
 8008b60:	bfc1      	itttt	gt
 8008b62:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008b66:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008b6a:	fa0b f303 	lslgt.w	r3, fp, r3
 8008b6e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008b72:	bfda      	itte	le
 8008b74:	f1c3 0320 	rsble	r3, r3, #32
 8008b78:	fa06 f003 	lslle.w	r0, r6, r3
 8008b7c:	4318      	orrgt	r0, r3
 8008b7e:	f7f7 fcc1 	bl	8000504 <__aeabi_ui2d>
 8008b82:	2301      	movs	r3, #1
 8008b84:	4606      	mov	r6, r0
 8008b86:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008b8a:	3d01      	subs	r5, #1
 8008b8c:	930e      	str	r3, [sp, #56]	; 0x38
 8008b8e:	e76a      	b.n	8008a66 <_dtoa_r+0x116>
 8008b90:	2301      	movs	r3, #1
 8008b92:	e7b2      	b.n	8008afa <_dtoa_r+0x1aa>
 8008b94:	900b      	str	r0, [sp, #44]	; 0x2c
 8008b96:	e7b1      	b.n	8008afc <_dtoa_r+0x1ac>
 8008b98:	9b04      	ldr	r3, [sp, #16]
 8008b9a:	9a00      	ldr	r2, [sp, #0]
 8008b9c:	1a9b      	subs	r3, r3, r2
 8008b9e:	9304      	str	r3, [sp, #16]
 8008ba0:	4253      	negs	r3, r2
 8008ba2:	9307      	str	r3, [sp, #28]
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	930a      	str	r3, [sp, #40]	; 0x28
 8008ba8:	e7bf      	b.n	8008b2a <_dtoa_r+0x1da>
 8008baa:	2300      	movs	r3, #0
 8008bac:	9308      	str	r3, [sp, #32]
 8008bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	dc55      	bgt.n	8008c60 <_dtoa_r+0x310>
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008bba:	461a      	mov	r2, r3
 8008bbc:	9209      	str	r2, [sp, #36]	; 0x24
 8008bbe:	e00c      	b.n	8008bda <_dtoa_r+0x28a>
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e7f3      	b.n	8008bac <_dtoa_r+0x25c>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bc8:	9308      	str	r3, [sp, #32]
 8008bca:	9b00      	ldr	r3, [sp, #0]
 8008bcc:	4413      	add	r3, r2
 8008bce:	9302      	str	r3, [sp, #8]
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	9303      	str	r3, [sp, #12]
 8008bd6:	bfb8      	it	lt
 8008bd8:	2301      	movlt	r3, #1
 8008bda:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008bdc:	2200      	movs	r2, #0
 8008bde:	6042      	str	r2, [r0, #4]
 8008be0:	2204      	movs	r2, #4
 8008be2:	f102 0614 	add.w	r6, r2, #20
 8008be6:	429e      	cmp	r6, r3
 8008be8:	6841      	ldr	r1, [r0, #4]
 8008bea:	d93d      	bls.n	8008c68 <_dtoa_r+0x318>
 8008bec:	4620      	mov	r0, r4
 8008bee:	f000 fed7 	bl	80099a0 <_Balloc>
 8008bf2:	9001      	str	r0, [sp, #4]
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	d13b      	bne.n	8008c70 <_dtoa_r+0x320>
 8008bf8:	4b11      	ldr	r3, [pc, #68]	; (8008c40 <_dtoa_r+0x2f0>)
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008c00:	e6c0      	b.n	8008984 <_dtoa_r+0x34>
 8008c02:	2301      	movs	r3, #1
 8008c04:	e7df      	b.n	8008bc6 <_dtoa_r+0x276>
 8008c06:	bf00      	nop
 8008c08:	636f4361 	.word	0x636f4361
 8008c0c:	3fd287a7 	.word	0x3fd287a7
 8008c10:	8b60c8b3 	.word	0x8b60c8b3
 8008c14:	3fc68a28 	.word	0x3fc68a28
 8008c18:	509f79fb 	.word	0x509f79fb
 8008c1c:	3fd34413 	.word	0x3fd34413
 8008c20:	0800ab12 	.word	0x0800ab12
 8008c24:	0800ab29 	.word	0x0800ab29
 8008c28:	7ff00000 	.word	0x7ff00000
 8008c2c:	0800ab0e 	.word	0x0800ab0e
 8008c30:	0800ab05 	.word	0x0800ab05
 8008c34:	0800aabd 	.word	0x0800aabd
 8008c38:	3ff80000 	.word	0x3ff80000
 8008c3c:	0800ac80 	.word	0x0800ac80
 8008c40:	0800ab84 	.word	0x0800ab84
 8008c44:	2501      	movs	r5, #1
 8008c46:	2300      	movs	r3, #0
 8008c48:	9306      	str	r3, [sp, #24]
 8008c4a:	9508      	str	r5, [sp, #32]
 8008c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8008c50:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008c54:	2200      	movs	r2, #0
 8008c56:	2312      	movs	r3, #18
 8008c58:	e7b0      	b.n	8008bbc <_dtoa_r+0x26c>
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	9308      	str	r3, [sp, #32]
 8008c5e:	e7f5      	b.n	8008c4c <_dtoa_r+0x2fc>
 8008c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c62:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008c66:	e7b8      	b.n	8008bda <_dtoa_r+0x28a>
 8008c68:	3101      	adds	r1, #1
 8008c6a:	6041      	str	r1, [r0, #4]
 8008c6c:	0052      	lsls	r2, r2, #1
 8008c6e:	e7b8      	b.n	8008be2 <_dtoa_r+0x292>
 8008c70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c72:	9a01      	ldr	r2, [sp, #4]
 8008c74:	601a      	str	r2, [r3, #0]
 8008c76:	9b03      	ldr	r3, [sp, #12]
 8008c78:	2b0e      	cmp	r3, #14
 8008c7a:	f200 809d 	bhi.w	8008db8 <_dtoa_r+0x468>
 8008c7e:	2d00      	cmp	r5, #0
 8008c80:	f000 809a 	beq.w	8008db8 <_dtoa_r+0x468>
 8008c84:	9b00      	ldr	r3, [sp, #0]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	dd32      	ble.n	8008cf0 <_dtoa_r+0x3a0>
 8008c8a:	4ab7      	ldr	r2, [pc, #732]	; (8008f68 <_dtoa_r+0x618>)
 8008c8c:	f003 030f 	and.w	r3, r3, #15
 8008c90:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008c94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008c98:	9b00      	ldr	r3, [sp, #0]
 8008c9a:	05d8      	lsls	r0, r3, #23
 8008c9c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008ca0:	d516      	bpl.n	8008cd0 <_dtoa_r+0x380>
 8008ca2:	4bb2      	ldr	r3, [pc, #712]	; (8008f6c <_dtoa_r+0x61c>)
 8008ca4:	ec51 0b19 	vmov	r0, r1, d9
 8008ca8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008cac:	f7f7 fdce 	bl	800084c <__aeabi_ddiv>
 8008cb0:	f007 070f 	and.w	r7, r7, #15
 8008cb4:	4682      	mov	sl, r0
 8008cb6:	468b      	mov	fp, r1
 8008cb8:	2503      	movs	r5, #3
 8008cba:	4eac      	ldr	r6, [pc, #688]	; (8008f6c <_dtoa_r+0x61c>)
 8008cbc:	b957      	cbnz	r7, 8008cd4 <_dtoa_r+0x384>
 8008cbe:	4642      	mov	r2, r8
 8008cc0:	464b      	mov	r3, r9
 8008cc2:	4650      	mov	r0, sl
 8008cc4:	4659      	mov	r1, fp
 8008cc6:	f7f7 fdc1 	bl	800084c <__aeabi_ddiv>
 8008cca:	4682      	mov	sl, r0
 8008ccc:	468b      	mov	fp, r1
 8008cce:	e028      	b.n	8008d22 <_dtoa_r+0x3d2>
 8008cd0:	2502      	movs	r5, #2
 8008cd2:	e7f2      	b.n	8008cba <_dtoa_r+0x36a>
 8008cd4:	07f9      	lsls	r1, r7, #31
 8008cd6:	d508      	bpl.n	8008cea <_dtoa_r+0x39a>
 8008cd8:	4640      	mov	r0, r8
 8008cda:	4649      	mov	r1, r9
 8008cdc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008ce0:	f7f7 fc8a 	bl	80005f8 <__aeabi_dmul>
 8008ce4:	3501      	adds	r5, #1
 8008ce6:	4680      	mov	r8, r0
 8008ce8:	4689      	mov	r9, r1
 8008cea:	107f      	asrs	r7, r7, #1
 8008cec:	3608      	adds	r6, #8
 8008cee:	e7e5      	b.n	8008cbc <_dtoa_r+0x36c>
 8008cf0:	f000 809b 	beq.w	8008e2a <_dtoa_r+0x4da>
 8008cf4:	9b00      	ldr	r3, [sp, #0]
 8008cf6:	4f9d      	ldr	r7, [pc, #628]	; (8008f6c <_dtoa_r+0x61c>)
 8008cf8:	425e      	negs	r6, r3
 8008cfa:	4b9b      	ldr	r3, [pc, #620]	; (8008f68 <_dtoa_r+0x618>)
 8008cfc:	f006 020f 	and.w	r2, r6, #15
 8008d00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d08:	ec51 0b19 	vmov	r0, r1, d9
 8008d0c:	f7f7 fc74 	bl	80005f8 <__aeabi_dmul>
 8008d10:	1136      	asrs	r6, r6, #4
 8008d12:	4682      	mov	sl, r0
 8008d14:	468b      	mov	fp, r1
 8008d16:	2300      	movs	r3, #0
 8008d18:	2502      	movs	r5, #2
 8008d1a:	2e00      	cmp	r6, #0
 8008d1c:	d17a      	bne.n	8008e14 <_dtoa_r+0x4c4>
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1d3      	bne.n	8008cca <_dtoa_r+0x37a>
 8008d22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	f000 8082 	beq.w	8008e2e <_dtoa_r+0x4de>
 8008d2a:	4b91      	ldr	r3, [pc, #580]	; (8008f70 <_dtoa_r+0x620>)
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	4650      	mov	r0, sl
 8008d30:	4659      	mov	r1, fp
 8008d32:	f7f7 fed3 	bl	8000adc <__aeabi_dcmplt>
 8008d36:	2800      	cmp	r0, #0
 8008d38:	d079      	beq.n	8008e2e <_dtoa_r+0x4de>
 8008d3a:	9b03      	ldr	r3, [sp, #12]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d076      	beq.n	8008e2e <_dtoa_r+0x4de>
 8008d40:	9b02      	ldr	r3, [sp, #8]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	dd36      	ble.n	8008db4 <_dtoa_r+0x464>
 8008d46:	9b00      	ldr	r3, [sp, #0]
 8008d48:	4650      	mov	r0, sl
 8008d4a:	4659      	mov	r1, fp
 8008d4c:	1e5f      	subs	r7, r3, #1
 8008d4e:	2200      	movs	r2, #0
 8008d50:	4b88      	ldr	r3, [pc, #544]	; (8008f74 <_dtoa_r+0x624>)
 8008d52:	f7f7 fc51 	bl	80005f8 <__aeabi_dmul>
 8008d56:	9e02      	ldr	r6, [sp, #8]
 8008d58:	4682      	mov	sl, r0
 8008d5a:	468b      	mov	fp, r1
 8008d5c:	3501      	adds	r5, #1
 8008d5e:	4628      	mov	r0, r5
 8008d60:	f7f7 fbe0 	bl	8000524 <__aeabi_i2d>
 8008d64:	4652      	mov	r2, sl
 8008d66:	465b      	mov	r3, fp
 8008d68:	f7f7 fc46 	bl	80005f8 <__aeabi_dmul>
 8008d6c:	4b82      	ldr	r3, [pc, #520]	; (8008f78 <_dtoa_r+0x628>)
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f7f7 fa8c 	bl	800028c <__adddf3>
 8008d74:	46d0      	mov	r8, sl
 8008d76:	46d9      	mov	r9, fp
 8008d78:	4682      	mov	sl, r0
 8008d7a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008d7e:	2e00      	cmp	r6, #0
 8008d80:	d158      	bne.n	8008e34 <_dtoa_r+0x4e4>
 8008d82:	4b7e      	ldr	r3, [pc, #504]	; (8008f7c <_dtoa_r+0x62c>)
 8008d84:	2200      	movs	r2, #0
 8008d86:	4640      	mov	r0, r8
 8008d88:	4649      	mov	r1, r9
 8008d8a:	f7f7 fa7d 	bl	8000288 <__aeabi_dsub>
 8008d8e:	4652      	mov	r2, sl
 8008d90:	465b      	mov	r3, fp
 8008d92:	4680      	mov	r8, r0
 8008d94:	4689      	mov	r9, r1
 8008d96:	f7f7 febf 	bl	8000b18 <__aeabi_dcmpgt>
 8008d9a:	2800      	cmp	r0, #0
 8008d9c:	f040 8295 	bne.w	80092ca <_dtoa_r+0x97a>
 8008da0:	4652      	mov	r2, sl
 8008da2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008da6:	4640      	mov	r0, r8
 8008da8:	4649      	mov	r1, r9
 8008daa:	f7f7 fe97 	bl	8000adc <__aeabi_dcmplt>
 8008dae:	2800      	cmp	r0, #0
 8008db0:	f040 8289 	bne.w	80092c6 <_dtoa_r+0x976>
 8008db4:	ec5b ab19 	vmov	sl, fp, d9
 8008db8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	f2c0 8148 	blt.w	8009050 <_dtoa_r+0x700>
 8008dc0:	9a00      	ldr	r2, [sp, #0]
 8008dc2:	2a0e      	cmp	r2, #14
 8008dc4:	f300 8144 	bgt.w	8009050 <_dtoa_r+0x700>
 8008dc8:	4b67      	ldr	r3, [pc, #412]	; (8008f68 <_dtoa_r+0x618>)
 8008dca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dce:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f280 80d5 	bge.w	8008f84 <_dtoa_r+0x634>
 8008dda:	9b03      	ldr	r3, [sp, #12]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f300 80d1 	bgt.w	8008f84 <_dtoa_r+0x634>
 8008de2:	f040 826f 	bne.w	80092c4 <_dtoa_r+0x974>
 8008de6:	4b65      	ldr	r3, [pc, #404]	; (8008f7c <_dtoa_r+0x62c>)
 8008de8:	2200      	movs	r2, #0
 8008dea:	4640      	mov	r0, r8
 8008dec:	4649      	mov	r1, r9
 8008dee:	f7f7 fc03 	bl	80005f8 <__aeabi_dmul>
 8008df2:	4652      	mov	r2, sl
 8008df4:	465b      	mov	r3, fp
 8008df6:	f7f7 fe85 	bl	8000b04 <__aeabi_dcmpge>
 8008dfa:	9e03      	ldr	r6, [sp, #12]
 8008dfc:	4637      	mov	r7, r6
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	f040 8245 	bne.w	800928e <_dtoa_r+0x93e>
 8008e04:	9d01      	ldr	r5, [sp, #4]
 8008e06:	2331      	movs	r3, #49	; 0x31
 8008e08:	f805 3b01 	strb.w	r3, [r5], #1
 8008e0c:	9b00      	ldr	r3, [sp, #0]
 8008e0e:	3301      	adds	r3, #1
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	e240      	b.n	8009296 <_dtoa_r+0x946>
 8008e14:	07f2      	lsls	r2, r6, #31
 8008e16:	d505      	bpl.n	8008e24 <_dtoa_r+0x4d4>
 8008e18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e1c:	f7f7 fbec 	bl	80005f8 <__aeabi_dmul>
 8008e20:	3501      	adds	r5, #1
 8008e22:	2301      	movs	r3, #1
 8008e24:	1076      	asrs	r6, r6, #1
 8008e26:	3708      	adds	r7, #8
 8008e28:	e777      	b.n	8008d1a <_dtoa_r+0x3ca>
 8008e2a:	2502      	movs	r5, #2
 8008e2c:	e779      	b.n	8008d22 <_dtoa_r+0x3d2>
 8008e2e:	9f00      	ldr	r7, [sp, #0]
 8008e30:	9e03      	ldr	r6, [sp, #12]
 8008e32:	e794      	b.n	8008d5e <_dtoa_r+0x40e>
 8008e34:	9901      	ldr	r1, [sp, #4]
 8008e36:	4b4c      	ldr	r3, [pc, #304]	; (8008f68 <_dtoa_r+0x618>)
 8008e38:	4431      	add	r1, r6
 8008e3a:	910d      	str	r1, [sp, #52]	; 0x34
 8008e3c:	9908      	ldr	r1, [sp, #32]
 8008e3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008e42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e46:	2900      	cmp	r1, #0
 8008e48:	d043      	beq.n	8008ed2 <_dtoa_r+0x582>
 8008e4a:	494d      	ldr	r1, [pc, #308]	; (8008f80 <_dtoa_r+0x630>)
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	f7f7 fcfd 	bl	800084c <__aeabi_ddiv>
 8008e52:	4652      	mov	r2, sl
 8008e54:	465b      	mov	r3, fp
 8008e56:	f7f7 fa17 	bl	8000288 <__aeabi_dsub>
 8008e5a:	9d01      	ldr	r5, [sp, #4]
 8008e5c:	4682      	mov	sl, r0
 8008e5e:	468b      	mov	fp, r1
 8008e60:	4649      	mov	r1, r9
 8008e62:	4640      	mov	r0, r8
 8008e64:	f7f7 fe78 	bl	8000b58 <__aeabi_d2iz>
 8008e68:	4606      	mov	r6, r0
 8008e6a:	f7f7 fb5b 	bl	8000524 <__aeabi_i2d>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	460b      	mov	r3, r1
 8008e72:	4640      	mov	r0, r8
 8008e74:	4649      	mov	r1, r9
 8008e76:	f7f7 fa07 	bl	8000288 <__aeabi_dsub>
 8008e7a:	3630      	adds	r6, #48	; 0x30
 8008e7c:	f805 6b01 	strb.w	r6, [r5], #1
 8008e80:	4652      	mov	r2, sl
 8008e82:	465b      	mov	r3, fp
 8008e84:	4680      	mov	r8, r0
 8008e86:	4689      	mov	r9, r1
 8008e88:	f7f7 fe28 	bl	8000adc <__aeabi_dcmplt>
 8008e8c:	2800      	cmp	r0, #0
 8008e8e:	d163      	bne.n	8008f58 <_dtoa_r+0x608>
 8008e90:	4642      	mov	r2, r8
 8008e92:	464b      	mov	r3, r9
 8008e94:	4936      	ldr	r1, [pc, #216]	; (8008f70 <_dtoa_r+0x620>)
 8008e96:	2000      	movs	r0, #0
 8008e98:	f7f7 f9f6 	bl	8000288 <__aeabi_dsub>
 8008e9c:	4652      	mov	r2, sl
 8008e9e:	465b      	mov	r3, fp
 8008ea0:	f7f7 fe1c 	bl	8000adc <__aeabi_dcmplt>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	f040 80b5 	bne.w	8009014 <_dtoa_r+0x6c4>
 8008eaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008eac:	429d      	cmp	r5, r3
 8008eae:	d081      	beq.n	8008db4 <_dtoa_r+0x464>
 8008eb0:	4b30      	ldr	r3, [pc, #192]	; (8008f74 <_dtoa_r+0x624>)
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	4650      	mov	r0, sl
 8008eb6:	4659      	mov	r1, fp
 8008eb8:	f7f7 fb9e 	bl	80005f8 <__aeabi_dmul>
 8008ebc:	4b2d      	ldr	r3, [pc, #180]	; (8008f74 <_dtoa_r+0x624>)
 8008ebe:	4682      	mov	sl, r0
 8008ec0:	468b      	mov	fp, r1
 8008ec2:	4640      	mov	r0, r8
 8008ec4:	4649      	mov	r1, r9
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	f7f7 fb96 	bl	80005f8 <__aeabi_dmul>
 8008ecc:	4680      	mov	r8, r0
 8008ece:	4689      	mov	r9, r1
 8008ed0:	e7c6      	b.n	8008e60 <_dtoa_r+0x510>
 8008ed2:	4650      	mov	r0, sl
 8008ed4:	4659      	mov	r1, fp
 8008ed6:	f7f7 fb8f 	bl	80005f8 <__aeabi_dmul>
 8008eda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008edc:	9d01      	ldr	r5, [sp, #4]
 8008ede:	930f      	str	r3, [sp, #60]	; 0x3c
 8008ee0:	4682      	mov	sl, r0
 8008ee2:	468b      	mov	fp, r1
 8008ee4:	4649      	mov	r1, r9
 8008ee6:	4640      	mov	r0, r8
 8008ee8:	f7f7 fe36 	bl	8000b58 <__aeabi_d2iz>
 8008eec:	4606      	mov	r6, r0
 8008eee:	f7f7 fb19 	bl	8000524 <__aeabi_i2d>
 8008ef2:	3630      	adds	r6, #48	; 0x30
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	460b      	mov	r3, r1
 8008ef8:	4640      	mov	r0, r8
 8008efa:	4649      	mov	r1, r9
 8008efc:	f7f7 f9c4 	bl	8000288 <__aeabi_dsub>
 8008f00:	f805 6b01 	strb.w	r6, [r5], #1
 8008f04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f06:	429d      	cmp	r5, r3
 8008f08:	4680      	mov	r8, r0
 8008f0a:	4689      	mov	r9, r1
 8008f0c:	f04f 0200 	mov.w	r2, #0
 8008f10:	d124      	bne.n	8008f5c <_dtoa_r+0x60c>
 8008f12:	4b1b      	ldr	r3, [pc, #108]	; (8008f80 <_dtoa_r+0x630>)
 8008f14:	4650      	mov	r0, sl
 8008f16:	4659      	mov	r1, fp
 8008f18:	f7f7 f9b8 	bl	800028c <__adddf3>
 8008f1c:	4602      	mov	r2, r0
 8008f1e:	460b      	mov	r3, r1
 8008f20:	4640      	mov	r0, r8
 8008f22:	4649      	mov	r1, r9
 8008f24:	f7f7 fdf8 	bl	8000b18 <__aeabi_dcmpgt>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	d173      	bne.n	8009014 <_dtoa_r+0x6c4>
 8008f2c:	4652      	mov	r2, sl
 8008f2e:	465b      	mov	r3, fp
 8008f30:	4913      	ldr	r1, [pc, #76]	; (8008f80 <_dtoa_r+0x630>)
 8008f32:	2000      	movs	r0, #0
 8008f34:	f7f7 f9a8 	bl	8000288 <__aeabi_dsub>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	460b      	mov	r3, r1
 8008f3c:	4640      	mov	r0, r8
 8008f3e:	4649      	mov	r1, r9
 8008f40:	f7f7 fdcc 	bl	8000adc <__aeabi_dcmplt>
 8008f44:	2800      	cmp	r0, #0
 8008f46:	f43f af35 	beq.w	8008db4 <_dtoa_r+0x464>
 8008f4a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008f4c:	1e6b      	subs	r3, r5, #1
 8008f4e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f50:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008f54:	2b30      	cmp	r3, #48	; 0x30
 8008f56:	d0f8      	beq.n	8008f4a <_dtoa_r+0x5fa>
 8008f58:	9700      	str	r7, [sp, #0]
 8008f5a:	e049      	b.n	8008ff0 <_dtoa_r+0x6a0>
 8008f5c:	4b05      	ldr	r3, [pc, #20]	; (8008f74 <_dtoa_r+0x624>)
 8008f5e:	f7f7 fb4b 	bl	80005f8 <__aeabi_dmul>
 8008f62:	4680      	mov	r8, r0
 8008f64:	4689      	mov	r9, r1
 8008f66:	e7bd      	b.n	8008ee4 <_dtoa_r+0x594>
 8008f68:	0800ac80 	.word	0x0800ac80
 8008f6c:	0800ac58 	.word	0x0800ac58
 8008f70:	3ff00000 	.word	0x3ff00000
 8008f74:	40240000 	.word	0x40240000
 8008f78:	401c0000 	.word	0x401c0000
 8008f7c:	40140000 	.word	0x40140000
 8008f80:	3fe00000 	.word	0x3fe00000
 8008f84:	9d01      	ldr	r5, [sp, #4]
 8008f86:	4656      	mov	r6, sl
 8008f88:	465f      	mov	r7, fp
 8008f8a:	4642      	mov	r2, r8
 8008f8c:	464b      	mov	r3, r9
 8008f8e:	4630      	mov	r0, r6
 8008f90:	4639      	mov	r1, r7
 8008f92:	f7f7 fc5b 	bl	800084c <__aeabi_ddiv>
 8008f96:	f7f7 fddf 	bl	8000b58 <__aeabi_d2iz>
 8008f9a:	4682      	mov	sl, r0
 8008f9c:	f7f7 fac2 	bl	8000524 <__aeabi_i2d>
 8008fa0:	4642      	mov	r2, r8
 8008fa2:	464b      	mov	r3, r9
 8008fa4:	f7f7 fb28 	bl	80005f8 <__aeabi_dmul>
 8008fa8:	4602      	mov	r2, r0
 8008faa:	460b      	mov	r3, r1
 8008fac:	4630      	mov	r0, r6
 8008fae:	4639      	mov	r1, r7
 8008fb0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008fb4:	f7f7 f968 	bl	8000288 <__aeabi_dsub>
 8008fb8:	f805 6b01 	strb.w	r6, [r5], #1
 8008fbc:	9e01      	ldr	r6, [sp, #4]
 8008fbe:	9f03      	ldr	r7, [sp, #12]
 8008fc0:	1bae      	subs	r6, r5, r6
 8008fc2:	42b7      	cmp	r7, r6
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	460b      	mov	r3, r1
 8008fc8:	d135      	bne.n	8009036 <_dtoa_r+0x6e6>
 8008fca:	f7f7 f95f 	bl	800028c <__adddf3>
 8008fce:	4642      	mov	r2, r8
 8008fd0:	464b      	mov	r3, r9
 8008fd2:	4606      	mov	r6, r0
 8008fd4:	460f      	mov	r7, r1
 8008fd6:	f7f7 fd9f 	bl	8000b18 <__aeabi_dcmpgt>
 8008fda:	b9d0      	cbnz	r0, 8009012 <_dtoa_r+0x6c2>
 8008fdc:	4642      	mov	r2, r8
 8008fde:	464b      	mov	r3, r9
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	4639      	mov	r1, r7
 8008fe4:	f7f7 fd70 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fe8:	b110      	cbz	r0, 8008ff0 <_dtoa_r+0x6a0>
 8008fea:	f01a 0f01 	tst.w	sl, #1
 8008fee:	d110      	bne.n	8009012 <_dtoa_r+0x6c2>
 8008ff0:	4620      	mov	r0, r4
 8008ff2:	ee18 1a10 	vmov	r1, s16
 8008ff6:	f000 fd13 	bl	8009a20 <_Bfree>
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	9800      	ldr	r0, [sp, #0]
 8008ffe:	702b      	strb	r3, [r5, #0]
 8009000:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009002:	3001      	adds	r0, #1
 8009004:	6018      	str	r0, [r3, #0]
 8009006:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009008:	2b00      	cmp	r3, #0
 800900a:	f43f acf1 	beq.w	80089f0 <_dtoa_r+0xa0>
 800900e:	601d      	str	r5, [r3, #0]
 8009010:	e4ee      	b.n	80089f0 <_dtoa_r+0xa0>
 8009012:	9f00      	ldr	r7, [sp, #0]
 8009014:	462b      	mov	r3, r5
 8009016:	461d      	mov	r5, r3
 8009018:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800901c:	2a39      	cmp	r2, #57	; 0x39
 800901e:	d106      	bne.n	800902e <_dtoa_r+0x6de>
 8009020:	9a01      	ldr	r2, [sp, #4]
 8009022:	429a      	cmp	r2, r3
 8009024:	d1f7      	bne.n	8009016 <_dtoa_r+0x6c6>
 8009026:	9901      	ldr	r1, [sp, #4]
 8009028:	2230      	movs	r2, #48	; 0x30
 800902a:	3701      	adds	r7, #1
 800902c:	700a      	strb	r2, [r1, #0]
 800902e:	781a      	ldrb	r2, [r3, #0]
 8009030:	3201      	adds	r2, #1
 8009032:	701a      	strb	r2, [r3, #0]
 8009034:	e790      	b.n	8008f58 <_dtoa_r+0x608>
 8009036:	4ba6      	ldr	r3, [pc, #664]	; (80092d0 <_dtoa_r+0x980>)
 8009038:	2200      	movs	r2, #0
 800903a:	f7f7 fadd 	bl	80005f8 <__aeabi_dmul>
 800903e:	2200      	movs	r2, #0
 8009040:	2300      	movs	r3, #0
 8009042:	4606      	mov	r6, r0
 8009044:	460f      	mov	r7, r1
 8009046:	f7f7 fd3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800904a:	2800      	cmp	r0, #0
 800904c:	d09d      	beq.n	8008f8a <_dtoa_r+0x63a>
 800904e:	e7cf      	b.n	8008ff0 <_dtoa_r+0x6a0>
 8009050:	9a08      	ldr	r2, [sp, #32]
 8009052:	2a00      	cmp	r2, #0
 8009054:	f000 80d7 	beq.w	8009206 <_dtoa_r+0x8b6>
 8009058:	9a06      	ldr	r2, [sp, #24]
 800905a:	2a01      	cmp	r2, #1
 800905c:	f300 80ba 	bgt.w	80091d4 <_dtoa_r+0x884>
 8009060:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009062:	2a00      	cmp	r2, #0
 8009064:	f000 80b2 	beq.w	80091cc <_dtoa_r+0x87c>
 8009068:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800906c:	9e07      	ldr	r6, [sp, #28]
 800906e:	9d04      	ldr	r5, [sp, #16]
 8009070:	9a04      	ldr	r2, [sp, #16]
 8009072:	441a      	add	r2, r3
 8009074:	9204      	str	r2, [sp, #16]
 8009076:	9a05      	ldr	r2, [sp, #20]
 8009078:	2101      	movs	r1, #1
 800907a:	441a      	add	r2, r3
 800907c:	4620      	mov	r0, r4
 800907e:	9205      	str	r2, [sp, #20]
 8009080:	f000 fd86 	bl	8009b90 <__i2b>
 8009084:	4607      	mov	r7, r0
 8009086:	2d00      	cmp	r5, #0
 8009088:	dd0c      	ble.n	80090a4 <_dtoa_r+0x754>
 800908a:	9b05      	ldr	r3, [sp, #20]
 800908c:	2b00      	cmp	r3, #0
 800908e:	dd09      	ble.n	80090a4 <_dtoa_r+0x754>
 8009090:	42ab      	cmp	r3, r5
 8009092:	9a04      	ldr	r2, [sp, #16]
 8009094:	bfa8      	it	ge
 8009096:	462b      	movge	r3, r5
 8009098:	1ad2      	subs	r2, r2, r3
 800909a:	9204      	str	r2, [sp, #16]
 800909c:	9a05      	ldr	r2, [sp, #20]
 800909e:	1aed      	subs	r5, r5, r3
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	9305      	str	r3, [sp, #20]
 80090a4:	9b07      	ldr	r3, [sp, #28]
 80090a6:	b31b      	cbz	r3, 80090f0 <_dtoa_r+0x7a0>
 80090a8:	9b08      	ldr	r3, [sp, #32]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f000 80af 	beq.w	800920e <_dtoa_r+0x8be>
 80090b0:	2e00      	cmp	r6, #0
 80090b2:	dd13      	ble.n	80090dc <_dtoa_r+0x78c>
 80090b4:	4639      	mov	r1, r7
 80090b6:	4632      	mov	r2, r6
 80090b8:	4620      	mov	r0, r4
 80090ba:	f000 fe29 	bl	8009d10 <__pow5mult>
 80090be:	ee18 2a10 	vmov	r2, s16
 80090c2:	4601      	mov	r1, r0
 80090c4:	4607      	mov	r7, r0
 80090c6:	4620      	mov	r0, r4
 80090c8:	f000 fd78 	bl	8009bbc <__multiply>
 80090cc:	ee18 1a10 	vmov	r1, s16
 80090d0:	4680      	mov	r8, r0
 80090d2:	4620      	mov	r0, r4
 80090d4:	f000 fca4 	bl	8009a20 <_Bfree>
 80090d8:	ee08 8a10 	vmov	s16, r8
 80090dc:	9b07      	ldr	r3, [sp, #28]
 80090de:	1b9a      	subs	r2, r3, r6
 80090e0:	d006      	beq.n	80090f0 <_dtoa_r+0x7a0>
 80090e2:	ee18 1a10 	vmov	r1, s16
 80090e6:	4620      	mov	r0, r4
 80090e8:	f000 fe12 	bl	8009d10 <__pow5mult>
 80090ec:	ee08 0a10 	vmov	s16, r0
 80090f0:	2101      	movs	r1, #1
 80090f2:	4620      	mov	r0, r4
 80090f4:	f000 fd4c 	bl	8009b90 <__i2b>
 80090f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	4606      	mov	r6, r0
 80090fe:	f340 8088 	ble.w	8009212 <_dtoa_r+0x8c2>
 8009102:	461a      	mov	r2, r3
 8009104:	4601      	mov	r1, r0
 8009106:	4620      	mov	r0, r4
 8009108:	f000 fe02 	bl	8009d10 <__pow5mult>
 800910c:	9b06      	ldr	r3, [sp, #24]
 800910e:	2b01      	cmp	r3, #1
 8009110:	4606      	mov	r6, r0
 8009112:	f340 8081 	ble.w	8009218 <_dtoa_r+0x8c8>
 8009116:	f04f 0800 	mov.w	r8, #0
 800911a:	6933      	ldr	r3, [r6, #16]
 800911c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009120:	6918      	ldr	r0, [r3, #16]
 8009122:	f000 fce5 	bl	8009af0 <__hi0bits>
 8009126:	f1c0 0020 	rsb	r0, r0, #32
 800912a:	9b05      	ldr	r3, [sp, #20]
 800912c:	4418      	add	r0, r3
 800912e:	f010 001f 	ands.w	r0, r0, #31
 8009132:	f000 8092 	beq.w	800925a <_dtoa_r+0x90a>
 8009136:	f1c0 0320 	rsb	r3, r0, #32
 800913a:	2b04      	cmp	r3, #4
 800913c:	f340 808a 	ble.w	8009254 <_dtoa_r+0x904>
 8009140:	f1c0 001c 	rsb	r0, r0, #28
 8009144:	9b04      	ldr	r3, [sp, #16]
 8009146:	4403      	add	r3, r0
 8009148:	9304      	str	r3, [sp, #16]
 800914a:	9b05      	ldr	r3, [sp, #20]
 800914c:	4403      	add	r3, r0
 800914e:	4405      	add	r5, r0
 8009150:	9305      	str	r3, [sp, #20]
 8009152:	9b04      	ldr	r3, [sp, #16]
 8009154:	2b00      	cmp	r3, #0
 8009156:	dd07      	ble.n	8009168 <_dtoa_r+0x818>
 8009158:	ee18 1a10 	vmov	r1, s16
 800915c:	461a      	mov	r2, r3
 800915e:	4620      	mov	r0, r4
 8009160:	f000 fe30 	bl	8009dc4 <__lshift>
 8009164:	ee08 0a10 	vmov	s16, r0
 8009168:	9b05      	ldr	r3, [sp, #20]
 800916a:	2b00      	cmp	r3, #0
 800916c:	dd05      	ble.n	800917a <_dtoa_r+0x82a>
 800916e:	4631      	mov	r1, r6
 8009170:	461a      	mov	r2, r3
 8009172:	4620      	mov	r0, r4
 8009174:	f000 fe26 	bl	8009dc4 <__lshift>
 8009178:	4606      	mov	r6, r0
 800917a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800917c:	2b00      	cmp	r3, #0
 800917e:	d06e      	beq.n	800925e <_dtoa_r+0x90e>
 8009180:	ee18 0a10 	vmov	r0, s16
 8009184:	4631      	mov	r1, r6
 8009186:	f000 fe8d 	bl	8009ea4 <__mcmp>
 800918a:	2800      	cmp	r0, #0
 800918c:	da67      	bge.n	800925e <_dtoa_r+0x90e>
 800918e:	9b00      	ldr	r3, [sp, #0]
 8009190:	3b01      	subs	r3, #1
 8009192:	ee18 1a10 	vmov	r1, s16
 8009196:	9300      	str	r3, [sp, #0]
 8009198:	220a      	movs	r2, #10
 800919a:	2300      	movs	r3, #0
 800919c:	4620      	mov	r0, r4
 800919e:	f000 fc61 	bl	8009a64 <__multadd>
 80091a2:	9b08      	ldr	r3, [sp, #32]
 80091a4:	ee08 0a10 	vmov	s16, r0
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	f000 81b1 	beq.w	8009510 <_dtoa_r+0xbc0>
 80091ae:	2300      	movs	r3, #0
 80091b0:	4639      	mov	r1, r7
 80091b2:	220a      	movs	r2, #10
 80091b4:	4620      	mov	r0, r4
 80091b6:	f000 fc55 	bl	8009a64 <__multadd>
 80091ba:	9b02      	ldr	r3, [sp, #8]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	4607      	mov	r7, r0
 80091c0:	f300 808e 	bgt.w	80092e0 <_dtoa_r+0x990>
 80091c4:	9b06      	ldr	r3, [sp, #24]
 80091c6:	2b02      	cmp	r3, #2
 80091c8:	dc51      	bgt.n	800926e <_dtoa_r+0x91e>
 80091ca:	e089      	b.n	80092e0 <_dtoa_r+0x990>
 80091cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80091ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80091d2:	e74b      	b.n	800906c <_dtoa_r+0x71c>
 80091d4:	9b03      	ldr	r3, [sp, #12]
 80091d6:	1e5e      	subs	r6, r3, #1
 80091d8:	9b07      	ldr	r3, [sp, #28]
 80091da:	42b3      	cmp	r3, r6
 80091dc:	bfbf      	itttt	lt
 80091de:	9b07      	ldrlt	r3, [sp, #28]
 80091e0:	9607      	strlt	r6, [sp, #28]
 80091e2:	1af2      	sublt	r2, r6, r3
 80091e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80091e6:	bfb6      	itet	lt
 80091e8:	189b      	addlt	r3, r3, r2
 80091ea:	1b9e      	subge	r6, r3, r6
 80091ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 80091ee:	9b03      	ldr	r3, [sp, #12]
 80091f0:	bfb8      	it	lt
 80091f2:	2600      	movlt	r6, #0
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	bfb7      	itett	lt
 80091f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80091fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009200:	1a9d      	sublt	r5, r3, r2
 8009202:	2300      	movlt	r3, #0
 8009204:	e734      	b.n	8009070 <_dtoa_r+0x720>
 8009206:	9e07      	ldr	r6, [sp, #28]
 8009208:	9d04      	ldr	r5, [sp, #16]
 800920a:	9f08      	ldr	r7, [sp, #32]
 800920c:	e73b      	b.n	8009086 <_dtoa_r+0x736>
 800920e:	9a07      	ldr	r2, [sp, #28]
 8009210:	e767      	b.n	80090e2 <_dtoa_r+0x792>
 8009212:	9b06      	ldr	r3, [sp, #24]
 8009214:	2b01      	cmp	r3, #1
 8009216:	dc18      	bgt.n	800924a <_dtoa_r+0x8fa>
 8009218:	f1ba 0f00 	cmp.w	sl, #0
 800921c:	d115      	bne.n	800924a <_dtoa_r+0x8fa>
 800921e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009222:	b993      	cbnz	r3, 800924a <_dtoa_r+0x8fa>
 8009224:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009228:	0d1b      	lsrs	r3, r3, #20
 800922a:	051b      	lsls	r3, r3, #20
 800922c:	b183      	cbz	r3, 8009250 <_dtoa_r+0x900>
 800922e:	9b04      	ldr	r3, [sp, #16]
 8009230:	3301      	adds	r3, #1
 8009232:	9304      	str	r3, [sp, #16]
 8009234:	9b05      	ldr	r3, [sp, #20]
 8009236:	3301      	adds	r3, #1
 8009238:	9305      	str	r3, [sp, #20]
 800923a:	f04f 0801 	mov.w	r8, #1
 800923e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009240:	2b00      	cmp	r3, #0
 8009242:	f47f af6a 	bne.w	800911a <_dtoa_r+0x7ca>
 8009246:	2001      	movs	r0, #1
 8009248:	e76f      	b.n	800912a <_dtoa_r+0x7da>
 800924a:	f04f 0800 	mov.w	r8, #0
 800924e:	e7f6      	b.n	800923e <_dtoa_r+0x8ee>
 8009250:	4698      	mov	r8, r3
 8009252:	e7f4      	b.n	800923e <_dtoa_r+0x8ee>
 8009254:	f43f af7d 	beq.w	8009152 <_dtoa_r+0x802>
 8009258:	4618      	mov	r0, r3
 800925a:	301c      	adds	r0, #28
 800925c:	e772      	b.n	8009144 <_dtoa_r+0x7f4>
 800925e:	9b03      	ldr	r3, [sp, #12]
 8009260:	2b00      	cmp	r3, #0
 8009262:	dc37      	bgt.n	80092d4 <_dtoa_r+0x984>
 8009264:	9b06      	ldr	r3, [sp, #24]
 8009266:	2b02      	cmp	r3, #2
 8009268:	dd34      	ble.n	80092d4 <_dtoa_r+0x984>
 800926a:	9b03      	ldr	r3, [sp, #12]
 800926c:	9302      	str	r3, [sp, #8]
 800926e:	9b02      	ldr	r3, [sp, #8]
 8009270:	b96b      	cbnz	r3, 800928e <_dtoa_r+0x93e>
 8009272:	4631      	mov	r1, r6
 8009274:	2205      	movs	r2, #5
 8009276:	4620      	mov	r0, r4
 8009278:	f000 fbf4 	bl	8009a64 <__multadd>
 800927c:	4601      	mov	r1, r0
 800927e:	4606      	mov	r6, r0
 8009280:	ee18 0a10 	vmov	r0, s16
 8009284:	f000 fe0e 	bl	8009ea4 <__mcmp>
 8009288:	2800      	cmp	r0, #0
 800928a:	f73f adbb 	bgt.w	8008e04 <_dtoa_r+0x4b4>
 800928e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009290:	9d01      	ldr	r5, [sp, #4]
 8009292:	43db      	mvns	r3, r3
 8009294:	9300      	str	r3, [sp, #0]
 8009296:	f04f 0800 	mov.w	r8, #0
 800929a:	4631      	mov	r1, r6
 800929c:	4620      	mov	r0, r4
 800929e:	f000 fbbf 	bl	8009a20 <_Bfree>
 80092a2:	2f00      	cmp	r7, #0
 80092a4:	f43f aea4 	beq.w	8008ff0 <_dtoa_r+0x6a0>
 80092a8:	f1b8 0f00 	cmp.w	r8, #0
 80092ac:	d005      	beq.n	80092ba <_dtoa_r+0x96a>
 80092ae:	45b8      	cmp	r8, r7
 80092b0:	d003      	beq.n	80092ba <_dtoa_r+0x96a>
 80092b2:	4641      	mov	r1, r8
 80092b4:	4620      	mov	r0, r4
 80092b6:	f000 fbb3 	bl	8009a20 <_Bfree>
 80092ba:	4639      	mov	r1, r7
 80092bc:	4620      	mov	r0, r4
 80092be:	f000 fbaf 	bl	8009a20 <_Bfree>
 80092c2:	e695      	b.n	8008ff0 <_dtoa_r+0x6a0>
 80092c4:	2600      	movs	r6, #0
 80092c6:	4637      	mov	r7, r6
 80092c8:	e7e1      	b.n	800928e <_dtoa_r+0x93e>
 80092ca:	9700      	str	r7, [sp, #0]
 80092cc:	4637      	mov	r7, r6
 80092ce:	e599      	b.n	8008e04 <_dtoa_r+0x4b4>
 80092d0:	40240000 	.word	0x40240000
 80092d4:	9b08      	ldr	r3, [sp, #32]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	f000 80ca 	beq.w	8009470 <_dtoa_r+0xb20>
 80092dc:	9b03      	ldr	r3, [sp, #12]
 80092de:	9302      	str	r3, [sp, #8]
 80092e0:	2d00      	cmp	r5, #0
 80092e2:	dd05      	ble.n	80092f0 <_dtoa_r+0x9a0>
 80092e4:	4639      	mov	r1, r7
 80092e6:	462a      	mov	r2, r5
 80092e8:	4620      	mov	r0, r4
 80092ea:	f000 fd6b 	bl	8009dc4 <__lshift>
 80092ee:	4607      	mov	r7, r0
 80092f0:	f1b8 0f00 	cmp.w	r8, #0
 80092f4:	d05b      	beq.n	80093ae <_dtoa_r+0xa5e>
 80092f6:	6879      	ldr	r1, [r7, #4]
 80092f8:	4620      	mov	r0, r4
 80092fa:	f000 fb51 	bl	80099a0 <_Balloc>
 80092fe:	4605      	mov	r5, r0
 8009300:	b928      	cbnz	r0, 800930e <_dtoa_r+0x9be>
 8009302:	4b87      	ldr	r3, [pc, #540]	; (8009520 <_dtoa_r+0xbd0>)
 8009304:	4602      	mov	r2, r0
 8009306:	f240 21ea 	movw	r1, #746	; 0x2ea
 800930a:	f7ff bb3b 	b.w	8008984 <_dtoa_r+0x34>
 800930e:	693a      	ldr	r2, [r7, #16]
 8009310:	3202      	adds	r2, #2
 8009312:	0092      	lsls	r2, r2, #2
 8009314:	f107 010c 	add.w	r1, r7, #12
 8009318:	300c      	adds	r0, #12
 800931a:	f000 fb33 	bl	8009984 <memcpy>
 800931e:	2201      	movs	r2, #1
 8009320:	4629      	mov	r1, r5
 8009322:	4620      	mov	r0, r4
 8009324:	f000 fd4e 	bl	8009dc4 <__lshift>
 8009328:	9b01      	ldr	r3, [sp, #4]
 800932a:	f103 0901 	add.w	r9, r3, #1
 800932e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009332:	4413      	add	r3, r2
 8009334:	9305      	str	r3, [sp, #20]
 8009336:	f00a 0301 	and.w	r3, sl, #1
 800933a:	46b8      	mov	r8, r7
 800933c:	9304      	str	r3, [sp, #16]
 800933e:	4607      	mov	r7, r0
 8009340:	4631      	mov	r1, r6
 8009342:	ee18 0a10 	vmov	r0, s16
 8009346:	f7ff fa75 	bl	8008834 <quorem>
 800934a:	4641      	mov	r1, r8
 800934c:	9002      	str	r0, [sp, #8]
 800934e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009352:	ee18 0a10 	vmov	r0, s16
 8009356:	f000 fda5 	bl	8009ea4 <__mcmp>
 800935a:	463a      	mov	r2, r7
 800935c:	9003      	str	r0, [sp, #12]
 800935e:	4631      	mov	r1, r6
 8009360:	4620      	mov	r0, r4
 8009362:	f000 fdbb 	bl	8009edc <__mdiff>
 8009366:	68c2      	ldr	r2, [r0, #12]
 8009368:	f109 3bff 	add.w	fp, r9, #4294967295
 800936c:	4605      	mov	r5, r0
 800936e:	bb02      	cbnz	r2, 80093b2 <_dtoa_r+0xa62>
 8009370:	4601      	mov	r1, r0
 8009372:	ee18 0a10 	vmov	r0, s16
 8009376:	f000 fd95 	bl	8009ea4 <__mcmp>
 800937a:	4602      	mov	r2, r0
 800937c:	4629      	mov	r1, r5
 800937e:	4620      	mov	r0, r4
 8009380:	9207      	str	r2, [sp, #28]
 8009382:	f000 fb4d 	bl	8009a20 <_Bfree>
 8009386:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800938a:	ea43 0102 	orr.w	r1, r3, r2
 800938e:	9b04      	ldr	r3, [sp, #16]
 8009390:	430b      	orrs	r3, r1
 8009392:	464d      	mov	r5, r9
 8009394:	d10f      	bne.n	80093b6 <_dtoa_r+0xa66>
 8009396:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800939a:	d02a      	beq.n	80093f2 <_dtoa_r+0xaa2>
 800939c:	9b03      	ldr	r3, [sp, #12]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	dd02      	ble.n	80093a8 <_dtoa_r+0xa58>
 80093a2:	9b02      	ldr	r3, [sp, #8]
 80093a4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80093a8:	f88b a000 	strb.w	sl, [fp]
 80093ac:	e775      	b.n	800929a <_dtoa_r+0x94a>
 80093ae:	4638      	mov	r0, r7
 80093b0:	e7ba      	b.n	8009328 <_dtoa_r+0x9d8>
 80093b2:	2201      	movs	r2, #1
 80093b4:	e7e2      	b.n	800937c <_dtoa_r+0xa2c>
 80093b6:	9b03      	ldr	r3, [sp, #12]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	db04      	blt.n	80093c6 <_dtoa_r+0xa76>
 80093bc:	9906      	ldr	r1, [sp, #24]
 80093be:	430b      	orrs	r3, r1
 80093c0:	9904      	ldr	r1, [sp, #16]
 80093c2:	430b      	orrs	r3, r1
 80093c4:	d122      	bne.n	800940c <_dtoa_r+0xabc>
 80093c6:	2a00      	cmp	r2, #0
 80093c8:	ddee      	ble.n	80093a8 <_dtoa_r+0xa58>
 80093ca:	ee18 1a10 	vmov	r1, s16
 80093ce:	2201      	movs	r2, #1
 80093d0:	4620      	mov	r0, r4
 80093d2:	f000 fcf7 	bl	8009dc4 <__lshift>
 80093d6:	4631      	mov	r1, r6
 80093d8:	ee08 0a10 	vmov	s16, r0
 80093dc:	f000 fd62 	bl	8009ea4 <__mcmp>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	dc03      	bgt.n	80093ec <_dtoa_r+0xa9c>
 80093e4:	d1e0      	bne.n	80093a8 <_dtoa_r+0xa58>
 80093e6:	f01a 0f01 	tst.w	sl, #1
 80093ea:	d0dd      	beq.n	80093a8 <_dtoa_r+0xa58>
 80093ec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80093f0:	d1d7      	bne.n	80093a2 <_dtoa_r+0xa52>
 80093f2:	2339      	movs	r3, #57	; 0x39
 80093f4:	f88b 3000 	strb.w	r3, [fp]
 80093f8:	462b      	mov	r3, r5
 80093fa:	461d      	mov	r5, r3
 80093fc:	3b01      	subs	r3, #1
 80093fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009402:	2a39      	cmp	r2, #57	; 0x39
 8009404:	d071      	beq.n	80094ea <_dtoa_r+0xb9a>
 8009406:	3201      	adds	r2, #1
 8009408:	701a      	strb	r2, [r3, #0]
 800940a:	e746      	b.n	800929a <_dtoa_r+0x94a>
 800940c:	2a00      	cmp	r2, #0
 800940e:	dd07      	ble.n	8009420 <_dtoa_r+0xad0>
 8009410:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009414:	d0ed      	beq.n	80093f2 <_dtoa_r+0xaa2>
 8009416:	f10a 0301 	add.w	r3, sl, #1
 800941a:	f88b 3000 	strb.w	r3, [fp]
 800941e:	e73c      	b.n	800929a <_dtoa_r+0x94a>
 8009420:	9b05      	ldr	r3, [sp, #20]
 8009422:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009426:	4599      	cmp	r9, r3
 8009428:	d047      	beq.n	80094ba <_dtoa_r+0xb6a>
 800942a:	ee18 1a10 	vmov	r1, s16
 800942e:	2300      	movs	r3, #0
 8009430:	220a      	movs	r2, #10
 8009432:	4620      	mov	r0, r4
 8009434:	f000 fb16 	bl	8009a64 <__multadd>
 8009438:	45b8      	cmp	r8, r7
 800943a:	ee08 0a10 	vmov	s16, r0
 800943e:	f04f 0300 	mov.w	r3, #0
 8009442:	f04f 020a 	mov.w	r2, #10
 8009446:	4641      	mov	r1, r8
 8009448:	4620      	mov	r0, r4
 800944a:	d106      	bne.n	800945a <_dtoa_r+0xb0a>
 800944c:	f000 fb0a 	bl	8009a64 <__multadd>
 8009450:	4680      	mov	r8, r0
 8009452:	4607      	mov	r7, r0
 8009454:	f109 0901 	add.w	r9, r9, #1
 8009458:	e772      	b.n	8009340 <_dtoa_r+0x9f0>
 800945a:	f000 fb03 	bl	8009a64 <__multadd>
 800945e:	4639      	mov	r1, r7
 8009460:	4680      	mov	r8, r0
 8009462:	2300      	movs	r3, #0
 8009464:	220a      	movs	r2, #10
 8009466:	4620      	mov	r0, r4
 8009468:	f000 fafc 	bl	8009a64 <__multadd>
 800946c:	4607      	mov	r7, r0
 800946e:	e7f1      	b.n	8009454 <_dtoa_r+0xb04>
 8009470:	9b03      	ldr	r3, [sp, #12]
 8009472:	9302      	str	r3, [sp, #8]
 8009474:	9d01      	ldr	r5, [sp, #4]
 8009476:	ee18 0a10 	vmov	r0, s16
 800947a:	4631      	mov	r1, r6
 800947c:	f7ff f9da 	bl	8008834 <quorem>
 8009480:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009484:	9b01      	ldr	r3, [sp, #4]
 8009486:	f805 ab01 	strb.w	sl, [r5], #1
 800948a:	1aea      	subs	r2, r5, r3
 800948c:	9b02      	ldr	r3, [sp, #8]
 800948e:	4293      	cmp	r3, r2
 8009490:	dd09      	ble.n	80094a6 <_dtoa_r+0xb56>
 8009492:	ee18 1a10 	vmov	r1, s16
 8009496:	2300      	movs	r3, #0
 8009498:	220a      	movs	r2, #10
 800949a:	4620      	mov	r0, r4
 800949c:	f000 fae2 	bl	8009a64 <__multadd>
 80094a0:	ee08 0a10 	vmov	s16, r0
 80094a4:	e7e7      	b.n	8009476 <_dtoa_r+0xb26>
 80094a6:	9b02      	ldr	r3, [sp, #8]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	bfc8      	it	gt
 80094ac:	461d      	movgt	r5, r3
 80094ae:	9b01      	ldr	r3, [sp, #4]
 80094b0:	bfd8      	it	le
 80094b2:	2501      	movle	r5, #1
 80094b4:	441d      	add	r5, r3
 80094b6:	f04f 0800 	mov.w	r8, #0
 80094ba:	ee18 1a10 	vmov	r1, s16
 80094be:	2201      	movs	r2, #1
 80094c0:	4620      	mov	r0, r4
 80094c2:	f000 fc7f 	bl	8009dc4 <__lshift>
 80094c6:	4631      	mov	r1, r6
 80094c8:	ee08 0a10 	vmov	s16, r0
 80094cc:	f000 fcea 	bl	8009ea4 <__mcmp>
 80094d0:	2800      	cmp	r0, #0
 80094d2:	dc91      	bgt.n	80093f8 <_dtoa_r+0xaa8>
 80094d4:	d102      	bne.n	80094dc <_dtoa_r+0xb8c>
 80094d6:	f01a 0f01 	tst.w	sl, #1
 80094da:	d18d      	bne.n	80093f8 <_dtoa_r+0xaa8>
 80094dc:	462b      	mov	r3, r5
 80094de:	461d      	mov	r5, r3
 80094e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094e4:	2a30      	cmp	r2, #48	; 0x30
 80094e6:	d0fa      	beq.n	80094de <_dtoa_r+0xb8e>
 80094e8:	e6d7      	b.n	800929a <_dtoa_r+0x94a>
 80094ea:	9a01      	ldr	r2, [sp, #4]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d184      	bne.n	80093fa <_dtoa_r+0xaaa>
 80094f0:	9b00      	ldr	r3, [sp, #0]
 80094f2:	3301      	adds	r3, #1
 80094f4:	9300      	str	r3, [sp, #0]
 80094f6:	2331      	movs	r3, #49	; 0x31
 80094f8:	7013      	strb	r3, [r2, #0]
 80094fa:	e6ce      	b.n	800929a <_dtoa_r+0x94a>
 80094fc:	4b09      	ldr	r3, [pc, #36]	; (8009524 <_dtoa_r+0xbd4>)
 80094fe:	f7ff ba95 	b.w	8008a2c <_dtoa_r+0xdc>
 8009502:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009504:	2b00      	cmp	r3, #0
 8009506:	f47f aa6e 	bne.w	80089e6 <_dtoa_r+0x96>
 800950a:	4b07      	ldr	r3, [pc, #28]	; (8009528 <_dtoa_r+0xbd8>)
 800950c:	f7ff ba8e 	b.w	8008a2c <_dtoa_r+0xdc>
 8009510:	9b02      	ldr	r3, [sp, #8]
 8009512:	2b00      	cmp	r3, #0
 8009514:	dcae      	bgt.n	8009474 <_dtoa_r+0xb24>
 8009516:	9b06      	ldr	r3, [sp, #24]
 8009518:	2b02      	cmp	r3, #2
 800951a:	f73f aea8 	bgt.w	800926e <_dtoa_r+0x91e>
 800951e:	e7a9      	b.n	8009474 <_dtoa_r+0xb24>
 8009520:	0800ab84 	.word	0x0800ab84
 8009524:	0800aabc 	.word	0x0800aabc
 8009528:	0800ab05 	.word	0x0800ab05

0800952c <__sflush_r>:
 800952c:	898a      	ldrh	r2, [r1, #12]
 800952e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009532:	4605      	mov	r5, r0
 8009534:	0710      	lsls	r0, r2, #28
 8009536:	460c      	mov	r4, r1
 8009538:	d458      	bmi.n	80095ec <__sflush_r+0xc0>
 800953a:	684b      	ldr	r3, [r1, #4]
 800953c:	2b00      	cmp	r3, #0
 800953e:	dc05      	bgt.n	800954c <__sflush_r+0x20>
 8009540:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009542:	2b00      	cmp	r3, #0
 8009544:	dc02      	bgt.n	800954c <__sflush_r+0x20>
 8009546:	2000      	movs	r0, #0
 8009548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800954c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800954e:	2e00      	cmp	r6, #0
 8009550:	d0f9      	beq.n	8009546 <__sflush_r+0x1a>
 8009552:	2300      	movs	r3, #0
 8009554:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009558:	682f      	ldr	r7, [r5, #0]
 800955a:	602b      	str	r3, [r5, #0]
 800955c:	d032      	beq.n	80095c4 <__sflush_r+0x98>
 800955e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009560:	89a3      	ldrh	r3, [r4, #12]
 8009562:	075a      	lsls	r2, r3, #29
 8009564:	d505      	bpl.n	8009572 <__sflush_r+0x46>
 8009566:	6863      	ldr	r3, [r4, #4]
 8009568:	1ac0      	subs	r0, r0, r3
 800956a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800956c:	b10b      	cbz	r3, 8009572 <__sflush_r+0x46>
 800956e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009570:	1ac0      	subs	r0, r0, r3
 8009572:	2300      	movs	r3, #0
 8009574:	4602      	mov	r2, r0
 8009576:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009578:	6a21      	ldr	r1, [r4, #32]
 800957a:	4628      	mov	r0, r5
 800957c:	47b0      	blx	r6
 800957e:	1c43      	adds	r3, r0, #1
 8009580:	89a3      	ldrh	r3, [r4, #12]
 8009582:	d106      	bne.n	8009592 <__sflush_r+0x66>
 8009584:	6829      	ldr	r1, [r5, #0]
 8009586:	291d      	cmp	r1, #29
 8009588:	d82c      	bhi.n	80095e4 <__sflush_r+0xb8>
 800958a:	4a2a      	ldr	r2, [pc, #168]	; (8009634 <__sflush_r+0x108>)
 800958c:	40ca      	lsrs	r2, r1
 800958e:	07d6      	lsls	r6, r2, #31
 8009590:	d528      	bpl.n	80095e4 <__sflush_r+0xb8>
 8009592:	2200      	movs	r2, #0
 8009594:	6062      	str	r2, [r4, #4]
 8009596:	04d9      	lsls	r1, r3, #19
 8009598:	6922      	ldr	r2, [r4, #16]
 800959a:	6022      	str	r2, [r4, #0]
 800959c:	d504      	bpl.n	80095a8 <__sflush_r+0x7c>
 800959e:	1c42      	adds	r2, r0, #1
 80095a0:	d101      	bne.n	80095a6 <__sflush_r+0x7a>
 80095a2:	682b      	ldr	r3, [r5, #0]
 80095a4:	b903      	cbnz	r3, 80095a8 <__sflush_r+0x7c>
 80095a6:	6560      	str	r0, [r4, #84]	; 0x54
 80095a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095aa:	602f      	str	r7, [r5, #0]
 80095ac:	2900      	cmp	r1, #0
 80095ae:	d0ca      	beq.n	8009546 <__sflush_r+0x1a>
 80095b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095b4:	4299      	cmp	r1, r3
 80095b6:	d002      	beq.n	80095be <__sflush_r+0x92>
 80095b8:	4628      	mov	r0, r5
 80095ba:	f000 fd8b 	bl	800a0d4 <_free_r>
 80095be:	2000      	movs	r0, #0
 80095c0:	6360      	str	r0, [r4, #52]	; 0x34
 80095c2:	e7c1      	b.n	8009548 <__sflush_r+0x1c>
 80095c4:	6a21      	ldr	r1, [r4, #32]
 80095c6:	2301      	movs	r3, #1
 80095c8:	4628      	mov	r0, r5
 80095ca:	47b0      	blx	r6
 80095cc:	1c41      	adds	r1, r0, #1
 80095ce:	d1c7      	bne.n	8009560 <__sflush_r+0x34>
 80095d0:	682b      	ldr	r3, [r5, #0]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d0c4      	beq.n	8009560 <__sflush_r+0x34>
 80095d6:	2b1d      	cmp	r3, #29
 80095d8:	d001      	beq.n	80095de <__sflush_r+0xb2>
 80095da:	2b16      	cmp	r3, #22
 80095dc:	d101      	bne.n	80095e2 <__sflush_r+0xb6>
 80095de:	602f      	str	r7, [r5, #0]
 80095e0:	e7b1      	b.n	8009546 <__sflush_r+0x1a>
 80095e2:	89a3      	ldrh	r3, [r4, #12]
 80095e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095e8:	81a3      	strh	r3, [r4, #12]
 80095ea:	e7ad      	b.n	8009548 <__sflush_r+0x1c>
 80095ec:	690f      	ldr	r7, [r1, #16]
 80095ee:	2f00      	cmp	r7, #0
 80095f0:	d0a9      	beq.n	8009546 <__sflush_r+0x1a>
 80095f2:	0793      	lsls	r3, r2, #30
 80095f4:	680e      	ldr	r6, [r1, #0]
 80095f6:	bf08      	it	eq
 80095f8:	694b      	ldreq	r3, [r1, #20]
 80095fa:	600f      	str	r7, [r1, #0]
 80095fc:	bf18      	it	ne
 80095fe:	2300      	movne	r3, #0
 8009600:	eba6 0807 	sub.w	r8, r6, r7
 8009604:	608b      	str	r3, [r1, #8]
 8009606:	f1b8 0f00 	cmp.w	r8, #0
 800960a:	dd9c      	ble.n	8009546 <__sflush_r+0x1a>
 800960c:	6a21      	ldr	r1, [r4, #32]
 800960e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009610:	4643      	mov	r3, r8
 8009612:	463a      	mov	r2, r7
 8009614:	4628      	mov	r0, r5
 8009616:	47b0      	blx	r6
 8009618:	2800      	cmp	r0, #0
 800961a:	dc06      	bgt.n	800962a <__sflush_r+0xfe>
 800961c:	89a3      	ldrh	r3, [r4, #12]
 800961e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009622:	81a3      	strh	r3, [r4, #12]
 8009624:	f04f 30ff 	mov.w	r0, #4294967295
 8009628:	e78e      	b.n	8009548 <__sflush_r+0x1c>
 800962a:	4407      	add	r7, r0
 800962c:	eba8 0800 	sub.w	r8, r8, r0
 8009630:	e7e9      	b.n	8009606 <__sflush_r+0xda>
 8009632:	bf00      	nop
 8009634:	20400001 	.word	0x20400001

08009638 <_fflush_r>:
 8009638:	b538      	push	{r3, r4, r5, lr}
 800963a:	690b      	ldr	r3, [r1, #16]
 800963c:	4605      	mov	r5, r0
 800963e:	460c      	mov	r4, r1
 8009640:	b913      	cbnz	r3, 8009648 <_fflush_r+0x10>
 8009642:	2500      	movs	r5, #0
 8009644:	4628      	mov	r0, r5
 8009646:	bd38      	pop	{r3, r4, r5, pc}
 8009648:	b118      	cbz	r0, 8009652 <_fflush_r+0x1a>
 800964a:	6983      	ldr	r3, [r0, #24]
 800964c:	b90b      	cbnz	r3, 8009652 <_fflush_r+0x1a>
 800964e:	f000 f887 	bl	8009760 <__sinit>
 8009652:	4b14      	ldr	r3, [pc, #80]	; (80096a4 <_fflush_r+0x6c>)
 8009654:	429c      	cmp	r4, r3
 8009656:	d11b      	bne.n	8009690 <_fflush_r+0x58>
 8009658:	686c      	ldr	r4, [r5, #4]
 800965a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d0ef      	beq.n	8009642 <_fflush_r+0xa>
 8009662:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009664:	07d0      	lsls	r0, r2, #31
 8009666:	d404      	bmi.n	8009672 <_fflush_r+0x3a>
 8009668:	0599      	lsls	r1, r3, #22
 800966a:	d402      	bmi.n	8009672 <_fflush_r+0x3a>
 800966c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800966e:	f000 f91a 	bl	80098a6 <__retarget_lock_acquire_recursive>
 8009672:	4628      	mov	r0, r5
 8009674:	4621      	mov	r1, r4
 8009676:	f7ff ff59 	bl	800952c <__sflush_r>
 800967a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800967c:	07da      	lsls	r2, r3, #31
 800967e:	4605      	mov	r5, r0
 8009680:	d4e0      	bmi.n	8009644 <_fflush_r+0xc>
 8009682:	89a3      	ldrh	r3, [r4, #12]
 8009684:	059b      	lsls	r3, r3, #22
 8009686:	d4dd      	bmi.n	8009644 <_fflush_r+0xc>
 8009688:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800968a:	f000 f90d 	bl	80098a8 <__retarget_lock_release_recursive>
 800968e:	e7d9      	b.n	8009644 <_fflush_r+0xc>
 8009690:	4b05      	ldr	r3, [pc, #20]	; (80096a8 <_fflush_r+0x70>)
 8009692:	429c      	cmp	r4, r3
 8009694:	d101      	bne.n	800969a <_fflush_r+0x62>
 8009696:	68ac      	ldr	r4, [r5, #8]
 8009698:	e7df      	b.n	800965a <_fflush_r+0x22>
 800969a:	4b04      	ldr	r3, [pc, #16]	; (80096ac <_fflush_r+0x74>)
 800969c:	429c      	cmp	r4, r3
 800969e:	bf08      	it	eq
 80096a0:	68ec      	ldreq	r4, [r5, #12]
 80096a2:	e7da      	b.n	800965a <_fflush_r+0x22>
 80096a4:	0800abb8 	.word	0x0800abb8
 80096a8:	0800abd8 	.word	0x0800abd8
 80096ac:	0800ab98 	.word	0x0800ab98

080096b0 <std>:
 80096b0:	2300      	movs	r3, #0
 80096b2:	b510      	push	{r4, lr}
 80096b4:	4604      	mov	r4, r0
 80096b6:	e9c0 3300 	strd	r3, r3, [r0]
 80096ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80096be:	6083      	str	r3, [r0, #8]
 80096c0:	8181      	strh	r1, [r0, #12]
 80096c2:	6643      	str	r3, [r0, #100]	; 0x64
 80096c4:	81c2      	strh	r2, [r0, #14]
 80096c6:	6183      	str	r3, [r0, #24]
 80096c8:	4619      	mov	r1, r3
 80096ca:	2208      	movs	r2, #8
 80096cc:	305c      	adds	r0, #92	; 0x5c
 80096ce:	f7fe fa9f 	bl	8007c10 <memset>
 80096d2:	4b05      	ldr	r3, [pc, #20]	; (80096e8 <std+0x38>)
 80096d4:	6263      	str	r3, [r4, #36]	; 0x24
 80096d6:	4b05      	ldr	r3, [pc, #20]	; (80096ec <std+0x3c>)
 80096d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80096da:	4b05      	ldr	r3, [pc, #20]	; (80096f0 <std+0x40>)
 80096dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80096de:	4b05      	ldr	r3, [pc, #20]	; (80096f4 <std+0x44>)
 80096e0:	6224      	str	r4, [r4, #32]
 80096e2:	6323      	str	r3, [r4, #48]	; 0x30
 80096e4:	bd10      	pop	{r4, pc}
 80096e6:	bf00      	nop
 80096e8:	0800a569 	.word	0x0800a569
 80096ec:	0800a58b 	.word	0x0800a58b
 80096f0:	0800a5c3 	.word	0x0800a5c3
 80096f4:	0800a5e7 	.word	0x0800a5e7

080096f8 <_cleanup_r>:
 80096f8:	4901      	ldr	r1, [pc, #4]	; (8009700 <_cleanup_r+0x8>)
 80096fa:	f000 b8af 	b.w	800985c <_fwalk_reent>
 80096fe:	bf00      	nop
 8009700:	08009639 	.word	0x08009639

08009704 <__sfmoreglue>:
 8009704:	b570      	push	{r4, r5, r6, lr}
 8009706:	2268      	movs	r2, #104	; 0x68
 8009708:	1e4d      	subs	r5, r1, #1
 800970a:	4355      	muls	r5, r2
 800970c:	460e      	mov	r6, r1
 800970e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009712:	f000 fd4b 	bl	800a1ac <_malloc_r>
 8009716:	4604      	mov	r4, r0
 8009718:	b140      	cbz	r0, 800972c <__sfmoreglue+0x28>
 800971a:	2100      	movs	r1, #0
 800971c:	e9c0 1600 	strd	r1, r6, [r0]
 8009720:	300c      	adds	r0, #12
 8009722:	60a0      	str	r0, [r4, #8]
 8009724:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009728:	f7fe fa72 	bl	8007c10 <memset>
 800972c:	4620      	mov	r0, r4
 800972e:	bd70      	pop	{r4, r5, r6, pc}

08009730 <__sfp_lock_acquire>:
 8009730:	4801      	ldr	r0, [pc, #4]	; (8009738 <__sfp_lock_acquire+0x8>)
 8009732:	f000 b8b8 	b.w	80098a6 <__retarget_lock_acquire_recursive>
 8009736:	bf00      	nop
 8009738:	20000449 	.word	0x20000449

0800973c <__sfp_lock_release>:
 800973c:	4801      	ldr	r0, [pc, #4]	; (8009744 <__sfp_lock_release+0x8>)
 800973e:	f000 b8b3 	b.w	80098a8 <__retarget_lock_release_recursive>
 8009742:	bf00      	nop
 8009744:	20000449 	.word	0x20000449

08009748 <__sinit_lock_acquire>:
 8009748:	4801      	ldr	r0, [pc, #4]	; (8009750 <__sinit_lock_acquire+0x8>)
 800974a:	f000 b8ac 	b.w	80098a6 <__retarget_lock_acquire_recursive>
 800974e:	bf00      	nop
 8009750:	2000044a 	.word	0x2000044a

08009754 <__sinit_lock_release>:
 8009754:	4801      	ldr	r0, [pc, #4]	; (800975c <__sinit_lock_release+0x8>)
 8009756:	f000 b8a7 	b.w	80098a8 <__retarget_lock_release_recursive>
 800975a:	bf00      	nop
 800975c:	2000044a 	.word	0x2000044a

08009760 <__sinit>:
 8009760:	b510      	push	{r4, lr}
 8009762:	4604      	mov	r4, r0
 8009764:	f7ff fff0 	bl	8009748 <__sinit_lock_acquire>
 8009768:	69a3      	ldr	r3, [r4, #24]
 800976a:	b11b      	cbz	r3, 8009774 <__sinit+0x14>
 800976c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009770:	f7ff bff0 	b.w	8009754 <__sinit_lock_release>
 8009774:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009778:	6523      	str	r3, [r4, #80]	; 0x50
 800977a:	4b13      	ldr	r3, [pc, #76]	; (80097c8 <__sinit+0x68>)
 800977c:	4a13      	ldr	r2, [pc, #76]	; (80097cc <__sinit+0x6c>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	62a2      	str	r2, [r4, #40]	; 0x28
 8009782:	42a3      	cmp	r3, r4
 8009784:	bf04      	itt	eq
 8009786:	2301      	moveq	r3, #1
 8009788:	61a3      	streq	r3, [r4, #24]
 800978a:	4620      	mov	r0, r4
 800978c:	f000 f820 	bl	80097d0 <__sfp>
 8009790:	6060      	str	r0, [r4, #4]
 8009792:	4620      	mov	r0, r4
 8009794:	f000 f81c 	bl	80097d0 <__sfp>
 8009798:	60a0      	str	r0, [r4, #8]
 800979a:	4620      	mov	r0, r4
 800979c:	f000 f818 	bl	80097d0 <__sfp>
 80097a0:	2200      	movs	r2, #0
 80097a2:	60e0      	str	r0, [r4, #12]
 80097a4:	2104      	movs	r1, #4
 80097a6:	6860      	ldr	r0, [r4, #4]
 80097a8:	f7ff ff82 	bl	80096b0 <std>
 80097ac:	68a0      	ldr	r0, [r4, #8]
 80097ae:	2201      	movs	r2, #1
 80097b0:	2109      	movs	r1, #9
 80097b2:	f7ff ff7d 	bl	80096b0 <std>
 80097b6:	68e0      	ldr	r0, [r4, #12]
 80097b8:	2202      	movs	r2, #2
 80097ba:	2112      	movs	r1, #18
 80097bc:	f7ff ff78 	bl	80096b0 <std>
 80097c0:	2301      	movs	r3, #1
 80097c2:	61a3      	str	r3, [r4, #24]
 80097c4:	e7d2      	b.n	800976c <__sinit+0xc>
 80097c6:	bf00      	nop
 80097c8:	0800aaa8 	.word	0x0800aaa8
 80097cc:	080096f9 	.word	0x080096f9

080097d0 <__sfp>:
 80097d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097d2:	4607      	mov	r7, r0
 80097d4:	f7ff ffac 	bl	8009730 <__sfp_lock_acquire>
 80097d8:	4b1e      	ldr	r3, [pc, #120]	; (8009854 <__sfp+0x84>)
 80097da:	681e      	ldr	r6, [r3, #0]
 80097dc:	69b3      	ldr	r3, [r6, #24]
 80097de:	b913      	cbnz	r3, 80097e6 <__sfp+0x16>
 80097e0:	4630      	mov	r0, r6
 80097e2:	f7ff ffbd 	bl	8009760 <__sinit>
 80097e6:	3648      	adds	r6, #72	; 0x48
 80097e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80097ec:	3b01      	subs	r3, #1
 80097ee:	d503      	bpl.n	80097f8 <__sfp+0x28>
 80097f0:	6833      	ldr	r3, [r6, #0]
 80097f2:	b30b      	cbz	r3, 8009838 <__sfp+0x68>
 80097f4:	6836      	ldr	r6, [r6, #0]
 80097f6:	e7f7      	b.n	80097e8 <__sfp+0x18>
 80097f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80097fc:	b9d5      	cbnz	r5, 8009834 <__sfp+0x64>
 80097fe:	4b16      	ldr	r3, [pc, #88]	; (8009858 <__sfp+0x88>)
 8009800:	60e3      	str	r3, [r4, #12]
 8009802:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009806:	6665      	str	r5, [r4, #100]	; 0x64
 8009808:	f000 f84c 	bl	80098a4 <__retarget_lock_init_recursive>
 800980c:	f7ff ff96 	bl	800973c <__sfp_lock_release>
 8009810:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009814:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009818:	6025      	str	r5, [r4, #0]
 800981a:	61a5      	str	r5, [r4, #24]
 800981c:	2208      	movs	r2, #8
 800981e:	4629      	mov	r1, r5
 8009820:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009824:	f7fe f9f4 	bl	8007c10 <memset>
 8009828:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800982c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009830:	4620      	mov	r0, r4
 8009832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009834:	3468      	adds	r4, #104	; 0x68
 8009836:	e7d9      	b.n	80097ec <__sfp+0x1c>
 8009838:	2104      	movs	r1, #4
 800983a:	4638      	mov	r0, r7
 800983c:	f7ff ff62 	bl	8009704 <__sfmoreglue>
 8009840:	4604      	mov	r4, r0
 8009842:	6030      	str	r0, [r6, #0]
 8009844:	2800      	cmp	r0, #0
 8009846:	d1d5      	bne.n	80097f4 <__sfp+0x24>
 8009848:	f7ff ff78 	bl	800973c <__sfp_lock_release>
 800984c:	230c      	movs	r3, #12
 800984e:	603b      	str	r3, [r7, #0]
 8009850:	e7ee      	b.n	8009830 <__sfp+0x60>
 8009852:	bf00      	nop
 8009854:	0800aaa8 	.word	0x0800aaa8
 8009858:	ffff0001 	.word	0xffff0001

0800985c <_fwalk_reent>:
 800985c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009860:	4606      	mov	r6, r0
 8009862:	4688      	mov	r8, r1
 8009864:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009868:	2700      	movs	r7, #0
 800986a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800986e:	f1b9 0901 	subs.w	r9, r9, #1
 8009872:	d505      	bpl.n	8009880 <_fwalk_reent+0x24>
 8009874:	6824      	ldr	r4, [r4, #0]
 8009876:	2c00      	cmp	r4, #0
 8009878:	d1f7      	bne.n	800986a <_fwalk_reent+0xe>
 800987a:	4638      	mov	r0, r7
 800987c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009880:	89ab      	ldrh	r3, [r5, #12]
 8009882:	2b01      	cmp	r3, #1
 8009884:	d907      	bls.n	8009896 <_fwalk_reent+0x3a>
 8009886:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800988a:	3301      	adds	r3, #1
 800988c:	d003      	beq.n	8009896 <_fwalk_reent+0x3a>
 800988e:	4629      	mov	r1, r5
 8009890:	4630      	mov	r0, r6
 8009892:	47c0      	blx	r8
 8009894:	4307      	orrs	r7, r0
 8009896:	3568      	adds	r5, #104	; 0x68
 8009898:	e7e9      	b.n	800986e <_fwalk_reent+0x12>
	...

0800989c <_localeconv_r>:
 800989c:	4800      	ldr	r0, [pc, #0]	; (80098a0 <_localeconv_r+0x4>)
 800989e:	4770      	bx	lr
 80098a0:	20000160 	.word	0x20000160

080098a4 <__retarget_lock_init_recursive>:
 80098a4:	4770      	bx	lr

080098a6 <__retarget_lock_acquire_recursive>:
 80098a6:	4770      	bx	lr

080098a8 <__retarget_lock_release_recursive>:
 80098a8:	4770      	bx	lr

080098aa <__swhatbuf_r>:
 80098aa:	b570      	push	{r4, r5, r6, lr}
 80098ac:	460e      	mov	r6, r1
 80098ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098b2:	2900      	cmp	r1, #0
 80098b4:	b096      	sub	sp, #88	; 0x58
 80098b6:	4614      	mov	r4, r2
 80098b8:	461d      	mov	r5, r3
 80098ba:	da08      	bge.n	80098ce <__swhatbuf_r+0x24>
 80098bc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80098c0:	2200      	movs	r2, #0
 80098c2:	602a      	str	r2, [r5, #0]
 80098c4:	061a      	lsls	r2, r3, #24
 80098c6:	d410      	bmi.n	80098ea <__swhatbuf_r+0x40>
 80098c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098cc:	e00e      	b.n	80098ec <__swhatbuf_r+0x42>
 80098ce:	466a      	mov	r2, sp
 80098d0:	f000 fee0 	bl	800a694 <_fstat_r>
 80098d4:	2800      	cmp	r0, #0
 80098d6:	dbf1      	blt.n	80098bc <__swhatbuf_r+0x12>
 80098d8:	9a01      	ldr	r2, [sp, #4]
 80098da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80098de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80098e2:	425a      	negs	r2, r3
 80098e4:	415a      	adcs	r2, r3
 80098e6:	602a      	str	r2, [r5, #0]
 80098e8:	e7ee      	b.n	80098c8 <__swhatbuf_r+0x1e>
 80098ea:	2340      	movs	r3, #64	; 0x40
 80098ec:	2000      	movs	r0, #0
 80098ee:	6023      	str	r3, [r4, #0]
 80098f0:	b016      	add	sp, #88	; 0x58
 80098f2:	bd70      	pop	{r4, r5, r6, pc}

080098f4 <__smakebuf_r>:
 80098f4:	898b      	ldrh	r3, [r1, #12]
 80098f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80098f8:	079d      	lsls	r5, r3, #30
 80098fa:	4606      	mov	r6, r0
 80098fc:	460c      	mov	r4, r1
 80098fe:	d507      	bpl.n	8009910 <__smakebuf_r+0x1c>
 8009900:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009904:	6023      	str	r3, [r4, #0]
 8009906:	6123      	str	r3, [r4, #16]
 8009908:	2301      	movs	r3, #1
 800990a:	6163      	str	r3, [r4, #20]
 800990c:	b002      	add	sp, #8
 800990e:	bd70      	pop	{r4, r5, r6, pc}
 8009910:	ab01      	add	r3, sp, #4
 8009912:	466a      	mov	r2, sp
 8009914:	f7ff ffc9 	bl	80098aa <__swhatbuf_r>
 8009918:	9900      	ldr	r1, [sp, #0]
 800991a:	4605      	mov	r5, r0
 800991c:	4630      	mov	r0, r6
 800991e:	f000 fc45 	bl	800a1ac <_malloc_r>
 8009922:	b948      	cbnz	r0, 8009938 <__smakebuf_r+0x44>
 8009924:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009928:	059a      	lsls	r2, r3, #22
 800992a:	d4ef      	bmi.n	800990c <__smakebuf_r+0x18>
 800992c:	f023 0303 	bic.w	r3, r3, #3
 8009930:	f043 0302 	orr.w	r3, r3, #2
 8009934:	81a3      	strh	r3, [r4, #12]
 8009936:	e7e3      	b.n	8009900 <__smakebuf_r+0xc>
 8009938:	4b0d      	ldr	r3, [pc, #52]	; (8009970 <__smakebuf_r+0x7c>)
 800993a:	62b3      	str	r3, [r6, #40]	; 0x28
 800993c:	89a3      	ldrh	r3, [r4, #12]
 800993e:	6020      	str	r0, [r4, #0]
 8009940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009944:	81a3      	strh	r3, [r4, #12]
 8009946:	9b00      	ldr	r3, [sp, #0]
 8009948:	6163      	str	r3, [r4, #20]
 800994a:	9b01      	ldr	r3, [sp, #4]
 800994c:	6120      	str	r0, [r4, #16]
 800994e:	b15b      	cbz	r3, 8009968 <__smakebuf_r+0x74>
 8009950:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009954:	4630      	mov	r0, r6
 8009956:	f000 feaf 	bl	800a6b8 <_isatty_r>
 800995a:	b128      	cbz	r0, 8009968 <__smakebuf_r+0x74>
 800995c:	89a3      	ldrh	r3, [r4, #12]
 800995e:	f023 0303 	bic.w	r3, r3, #3
 8009962:	f043 0301 	orr.w	r3, r3, #1
 8009966:	81a3      	strh	r3, [r4, #12]
 8009968:	89a0      	ldrh	r0, [r4, #12]
 800996a:	4305      	orrs	r5, r0
 800996c:	81a5      	strh	r5, [r4, #12]
 800996e:	e7cd      	b.n	800990c <__smakebuf_r+0x18>
 8009970:	080096f9 	.word	0x080096f9

08009974 <malloc>:
 8009974:	4b02      	ldr	r3, [pc, #8]	; (8009980 <malloc+0xc>)
 8009976:	4601      	mov	r1, r0
 8009978:	6818      	ldr	r0, [r3, #0]
 800997a:	f000 bc17 	b.w	800a1ac <_malloc_r>
 800997e:	bf00      	nop
 8009980:	2000000c 	.word	0x2000000c

08009984 <memcpy>:
 8009984:	440a      	add	r2, r1
 8009986:	4291      	cmp	r1, r2
 8009988:	f100 33ff 	add.w	r3, r0, #4294967295
 800998c:	d100      	bne.n	8009990 <memcpy+0xc>
 800998e:	4770      	bx	lr
 8009990:	b510      	push	{r4, lr}
 8009992:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009996:	f803 4f01 	strb.w	r4, [r3, #1]!
 800999a:	4291      	cmp	r1, r2
 800999c:	d1f9      	bne.n	8009992 <memcpy+0xe>
 800999e:	bd10      	pop	{r4, pc}

080099a0 <_Balloc>:
 80099a0:	b570      	push	{r4, r5, r6, lr}
 80099a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80099a4:	4604      	mov	r4, r0
 80099a6:	460d      	mov	r5, r1
 80099a8:	b976      	cbnz	r6, 80099c8 <_Balloc+0x28>
 80099aa:	2010      	movs	r0, #16
 80099ac:	f7ff ffe2 	bl	8009974 <malloc>
 80099b0:	4602      	mov	r2, r0
 80099b2:	6260      	str	r0, [r4, #36]	; 0x24
 80099b4:	b920      	cbnz	r0, 80099c0 <_Balloc+0x20>
 80099b6:	4b18      	ldr	r3, [pc, #96]	; (8009a18 <_Balloc+0x78>)
 80099b8:	4818      	ldr	r0, [pc, #96]	; (8009a1c <_Balloc+0x7c>)
 80099ba:	2166      	movs	r1, #102	; 0x66
 80099bc:	f000 fe2a 	bl	800a614 <__assert_func>
 80099c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099c4:	6006      	str	r6, [r0, #0]
 80099c6:	60c6      	str	r6, [r0, #12]
 80099c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80099ca:	68f3      	ldr	r3, [r6, #12]
 80099cc:	b183      	cbz	r3, 80099f0 <_Balloc+0x50>
 80099ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099d0:	68db      	ldr	r3, [r3, #12]
 80099d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80099d6:	b9b8      	cbnz	r0, 8009a08 <_Balloc+0x68>
 80099d8:	2101      	movs	r1, #1
 80099da:	fa01 f605 	lsl.w	r6, r1, r5
 80099de:	1d72      	adds	r2, r6, #5
 80099e0:	0092      	lsls	r2, r2, #2
 80099e2:	4620      	mov	r0, r4
 80099e4:	f000 fb60 	bl	800a0a8 <_calloc_r>
 80099e8:	b160      	cbz	r0, 8009a04 <_Balloc+0x64>
 80099ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80099ee:	e00e      	b.n	8009a0e <_Balloc+0x6e>
 80099f0:	2221      	movs	r2, #33	; 0x21
 80099f2:	2104      	movs	r1, #4
 80099f4:	4620      	mov	r0, r4
 80099f6:	f000 fb57 	bl	800a0a8 <_calloc_r>
 80099fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099fc:	60f0      	str	r0, [r6, #12]
 80099fe:	68db      	ldr	r3, [r3, #12]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d1e4      	bne.n	80099ce <_Balloc+0x2e>
 8009a04:	2000      	movs	r0, #0
 8009a06:	bd70      	pop	{r4, r5, r6, pc}
 8009a08:	6802      	ldr	r2, [r0, #0]
 8009a0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a0e:	2300      	movs	r3, #0
 8009a10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a14:	e7f7      	b.n	8009a06 <_Balloc+0x66>
 8009a16:	bf00      	nop
 8009a18:	0800ab12 	.word	0x0800ab12
 8009a1c:	0800abf8 	.word	0x0800abf8

08009a20 <_Bfree>:
 8009a20:	b570      	push	{r4, r5, r6, lr}
 8009a22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009a24:	4605      	mov	r5, r0
 8009a26:	460c      	mov	r4, r1
 8009a28:	b976      	cbnz	r6, 8009a48 <_Bfree+0x28>
 8009a2a:	2010      	movs	r0, #16
 8009a2c:	f7ff ffa2 	bl	8009974 <malloc>
 8009a30:	4602      	mov	r2, r0
 8009a32:	6268      	str	r0, [r5, #36]	; 0x24
 8009a34:	b920      	cbnz	r0, 8009a40 <_Bfree+0x20>
 8009a36:	4b09      	ldr	r3, [pc, #36]	; (8009a5c <_Bfree+0x3c>)
 8009a38:	4809      	ldr	r0, [pc, #36]	; (8009a60 <_Bfree+0x40>)
 8009a3a:	218a      	movs	r1, #138	; 0x8a
 8009a3c:	f000 fdea 	bl	800a614 <__assert_func>
 8009a40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a44:	6006      	str	r6, [r0, #0]
 8009a46:	60c6      	str	r6, [r0, #12]
 8009a48:	b13c      	cbz	r4, 8009a5a <_Bfree+0x3a>
 8009a4a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009a4c:	6862      	ldr	r2, [r4, #4]
 8009a4e:	68db      	ldr	r3, [r3, #12]
 8009a50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a54:	6021      	str	r1, [r4, #0]
 8009a56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a5a:	bd70      	pop	{r4, r5, r6, pc}
 8009a5c:	0800ab12 	.word	0x0800ab12
 8009a60:	0800abf8 	.word	0x0800abf8

08009a64 <__multadd>:
 8009a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a68:	690d      	ldr	r5, [r1, #16]
 8009a6a:	4607      	mov	r7, r0
 8009a6c:	460c      	mov	r4, r1
 8009a6e:	461e      	mov	r6, r3
 8009a70:	f101 0c14 	add.w	ip, r1, #20
 8009a74:	2000      	movs	r0, #0
 8009a76:	f8dc 3000 	ldr.w	r3, [ip]
 8009a7a:	b299      	uxth	r1, r3
 8009a7c:	fb02 6101 	mla	r1, r2, r1, r6
 8009a80:	0c1e      	lsrs	r6, r3, #16
 8009a82:	0c0b      	lsrs	r3, r1, #16
 8009a84:	fb02 3306 	mla	r3, r2, r6, r3
 8009a88:	b289      	uxth	r1, r1
 8009a8a:	3001      	adds	r0, #1
 8009a8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009a90:	4285      	cmp	r5, r0
 8009a92:	f84c 1b04 	str.w	r1, [ip], #4
 8009a96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009a9a:	dcec      	bgt.n	8009a76 <__multadd+0x12>
 8009a9c:	b30e      	cbz	r6, 8009ae2 <__multadd+0x7e>
 8009a9e:	68a3      	ldr	r3, [r4, #8]
 8009aa0:	42ab      	cmp	r3, r5
 8009aa2:	dc19      	bgt.n	8009ad8 <__multadd+0x74>
 8009aa4:	6861      	ldr	r1, [r4, #4]
 8009aa6:	4638      	mov	r0, r7
 8009aa8:	3101      	adds	r1, #1
 8009aaa:	f7ff ff79 	bl	80099a0 <_Balloc>
 8009aae:	4680      	mov	r8, r0
 8009ab0:	b928      	cbnz	r0, 8009abe <__multadd+0x5a>
 8009ab2:	4602      	mov	r2, r0
 8009ab4:	4b0c      	ldr	r3, [pc, #48]	; (8009ae8 <__multadd+0x84>)
 8009ab6:	480d      	ldr	r0, [pc, #52]	; (8009aec <__multadd+0x88>)
 8009ab8:	21b5      	movs	r1, #181	; 0xb5
 8009aba:	f000 fdab 	bl	800a614 <__assert_func>
 8009abe:	6922      	ldr	r2, [r4, #16]
 8009ac0:	3202      	adds	r2, #2
 8009ac2:	f104 010c 	add.w	r1, r4, #12
 8009ac6:	0092      	lsls	r2, r2, #2
 8009ac8:	300c      	adds	r0, #12
 8009aca:	f7ff ff5b 	bl	8009984 <memcpy>
 8009ace:	4621      	mov	r1, r4
 8009ad0:	4638      	mov	r0, r7
 8009ad2:	f7ff ffa5 	bl	8009a20 <_Bfree>
 8009ad6:	4644      	mov	r4, r8
 8009ad8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009adc:	3501      	adds	r5, #1
 8009ade:	615e      	str	r6, [r3, #20]
 8009ae0:	6125      	str	r5, [r4, #16]
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ae8:	0800ab84 	.word	0x0800ab84
 8009aec:	0800abf8 	.word	0x0800abf8

08009af0 <__hi0bits>:
 8009af0:	0c03      	lsrs	r3, r0, #16
 8009af2:	041b      	lsls	r3, r3, #16
 8009af4:	b9d3      	cbnz	r3, 8009b2c <__hi0bits+0x3c>
 8009af6:	0400      	lsls	r0, r0, #16
 8009af8:	2310      	movs	r3, #16
 8009afa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009afe:	bf04      	itt	eq
 8009b00:	0200      	lsleq	r0, r0, #8
 8009b02:	3308      	addeq	r3, #8
 8009b04:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009b08:	bf04      	itt	eq
 8009b0a:	0100      	lsleq	r0, r0, #4
 8009b0c:	3304      	addeq	r3, #4
 8009b0e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009b12:	bf04      	itt	eq
 8009b14:	0080      	lsleq	r0, r0, #2
 8009b16:	3302      	addeq	r3, #2
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	db05      	blt.n	8009b28 <__hi0bits+0x38>
 8009b1c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009b20:	f103 0301 	add.w	r3, r3, #1
 8009b24:	bf08      	it	eq
 8009b26:	2320      	moveq	r3, #32
 8009b28:	4618      	mov	r0, r3
 8009b2a:	4770      	bx	lr
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	e7e4      	b.n	8009afa <__hi0bits+0xa>

08009b30 <__lo0bits>:
 8009b30:	6803      	ldr	r3, [r0, #0]
 8009b32:	f013 0207 	ands.w	r2, r3, #7
 8009b36:	4601      	mov	r1, r0
 8009b38:	d00b      	beq.n	8009b52 <__lo0bits+0x22>
 8009b3a:	07da      	lsls	r2, r3, #31
 8009b3c:	d423      	bmi.n	8009b86 <__lo0bits+0x56>
 8009b3e:	0798      	lsls	r0, r3, #30
 8009b40:	bf49      	itett	mi
 8009b42:	085b      	lsrmi	r3, r3, #1
 8009b44:	089b      	lsrpl	r3, r3, #2
 8009b46:	2001      	movmi	r0, #1
 8009b48:	600b      	strmi	r3, [r1, #0]
 8009b4a:	bf5c      	itt	pl
 8009b4c:	600b      	strpl	r3, [r1, #0]
 8009b4e:	2002      	movpl	r0, #2
 8009b50:	4770      	bx	lr
 8009b52:	b298      	uxth	r0, r3
 8009b54:	b9a8      	cbnz	r0, 8009b82 <__lo0bits+0x52>
 8009b56:	0c1b      	lsrs	r3, r3, #16
 8009b58:	2010      	movs	r0, #16
 8009b5a:	b2da      	uxtb	r2, r3
 8009b5c:	b90a      	cbnz	r2, 8009b62 <__lo0bits+0x32>
 8009b5e:	3008      	adds	r0, #8
 8009b60:	0a1b      	lsrs	r3, r3, #8
 8009b62:	071a      	lsls	r2, r3, #28
 8009b64:	bf04      	itt	eq
 8009b66:	091b      	lsreq	r3, r3, #4
 8009b68:	3004      	addeq	r0, #4
 8009b6a:	079a      	lsls	r2, r3, #30
 8009b6c:	bf04      	itt	eq
 8009b6e:	089b      	lsreq	r3, r3, #2
 8009b70:	3002      	addeq	r0, #2
 8009b72:	07da      	lsls	r2, r3, #31
 8009b74:	d403      	bmi.n	8009b7e <__lo0bits+0x4e>
 8009b76:	085b      	lsrs	r3, r3, #1
 8009b78:	f100 0001 	add.w	r0, r0, #1
 8009b7c:	d005      	beq.n	8009b8a <__lo0bits+0x5a>
 8009b7e:	600b      	str	r3, [r1, #0]
 8009b80:	4770      	bx	lr
 8009b82:	4610      	mov	r0, r2
 8009b84:	e7e9      	b.n	8009b5a <__lo0bits+0x2a>
 8009b86:	2000      	movs	r0, #0
 8009b88:	4770      	bx	lr
 8009b8a:	2020      	movs	r0, #32
 8009b8c:	4770      	bx	lr
	...

08009b90 <__i2b>:
 8009b90:	b510      	push	{r4, lr}
 8009b92:	460c      	mov	r4, r1
 8009b94:	2101      	movs	r1, #1
 8009b96:	f7ff ff03 	bl	80099a0 <_Balloc>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	b928      	cbnz	r0, 8009baa <__i2b+0x1a>
 8009b9e:	4b05      	ldr	r3, [pc, #20]	; (8009bb4 <__i2b+0x24>)
 8009ba0:	4805      	ldr	r0, [pc, #20]	; (8009bb8 <__i2b+0x28>)
 8009ba2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009ba6:	f000 fd35 	bl	800a614 <__assert_func>
 8009baa:	2301      	movs	r3, #1
 8009bac:	6144      	str	r4, [r0, #20]
 8009bae:	6103      	str	r3, [r0, #16]
 8009bb0:	bd10      	pop	{r4, pc}
 8009bb2:	bf00      	nop
 8009bb4:	0800ab84 	.word	0x0800ab84
 8009bb8:	0800abf8 	.word	0x0800abf8

08009bbc <__multiply>:
 8009bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc0:	4691      	mov	r9, r2
 8009bc2:	690a      	ldr	r2, [r1, #16]
 8009bc4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009bc8:	429a      	cmp	r2, r3
 8009bca:	bfb8      	it	lt
 8009bcc:	460b      	movlt	r3, r1
 8009bce:	460c      	mov	r4, r1
 8009bd0:	bfbc      	itt	lt
 8009bd2:	464c      	movlt	r4, r9
 8009bd4:	4699      	movlt	r9, r3
 8009bd6:	6927      	ldr	r7, [r4, #16]
 8009bd8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009bdc:	68a3      	ldr	r3, [r4, #8]
 8009bde:	6861      	ldr	r1, [r4, #4]
 8009be0:	eb07 060a 	add.w	r6, r7, sl
 8009be4:	42b3      	cmp	r3, r6
 8009be6:	b085      	sub	sp, #20
 8009be8:	bfb8      	it	lt
 8009bea:	3101      	addlt	r1, #1
 8009bec:	f7ff fed8 	bl	80099a0 <_Balloc>
 8009bf0:	b930      	cbnz	r0, 8009c00 <__multiply+0x44>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	4b44      	ldr	r3, [pc, #272]	; (8009d08 <__multiply+0x14c>)
 8009bf6:	4845      	ldr	r0, [pc, #276]	; (8009d0c <__multiply+0x150>)
 8009bf8:	f240 115d 	movw	r1, #349	; 0x15d
 8009bfc:	f000 fd0a 	bl	800a614 <__assert_func>
 8009c00:	f100 0514 	add.w	r5, r0, #20
 8009c04:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009c08:	462b      	mov	r3, r5
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	4543      	cmp	r3, r8
 8009c0e:	d321      	bcc.n	8009c54 <__multiply+0x98>
 8009c10:	f104 0314 	add.w	r3, r4, #20
 8009c14:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009c18:	f109 0314 	add.w	r3, r9, #20
 8009c1c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009c20:	9202      	str	r2, [sp, #8]
 8009c22:	1b3a      	subs	r2, r7, r4
 8009c24:	3a15      	subs	r2, #21
 8009c26:	f022 0203 	bic.w	r2, r2, #3
 8009c2a:	3204      	adds	r2, #4
 8009c2c:	f104 0115 	add.w	r1, r4, #21
 8009c30:	428f      	cmp	r7, r1
 8009c32:	bf38      	it	cc
 8009c34:	2204      	movcc	r2, #4
 8009c36:	9201      	str	r2, [sp, #4]
 8009c38:	9a02      	ldr	r2, [sp, #8]
 8009c3a:	9303      	str	r3, [sp, #12]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d80c      	bhi.n	8009c5a <__multiply+0x9e>
 8009c40:	2e00      	cmp	r6, #0
 8009c42:	dd03      	ble.n	8009c4c <__multiply+0x90>
 8009c44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d05a      	beq.n	8009d02 <__multiply+0x146>
 8009c4c:	6106      	str	r6, [r0, #16]
 8009c4e:	b005      	add	sp, #20
 8009c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c54:	f843 2b04 	str.w	r2, [r3], #4
 8009c58:	e7d8      	b.n	8009c0c <__multiply+0x50>
 8009c5a:	f8b3 a000 	ldrh.w	sl, [r3]
 8009c5e:	f1ba 0f00 	cmp.w	sl, #0
 8009c62:	d024      	beq.n	8009cae <__multiply+0xf2>
 8009c64:	f104 0e14 	add.w	lr, r4, #20
 8009c68:	46a9      	mov	r9, r5
 8009c6a:	f04f 0c00 	mov.w	ip, #0
 8009c6e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009c72:	f8d9 1000 	ldr.w	r1, [r9]
 8009c76:	fa1f fb82 	uxth.w	fp, r2
 8009c7a:	b289      	uxth	r1, r1
 8009c7c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009c80:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009c84:	f8d9 2000 	ldr.w	r2, [r9]
 8009c88:	4461      	add	r1, ip
 8009c8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009c8e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009c92:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009c96:	b289      	uxth	r1, r1
 8009c98:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009c9c:	4577      	cmp	r7, lr
 8009c9e:	f849 1b04 	str.w	r1, [r9], #4
 8009ca2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009ca6:	d8e2      	bhi.n	8009c6e <__multiply+0xb2>
 8009ca8:	9a01      	ldr	r2, [sp, #4]
 8009caa:	f845 c002 	str.w	ip, [r5, r2]
 8009cae:	9a03      	ldr	r2, [sp, #12]
 8009cb0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009cb4:	3304      	adds	r3, #4
 8009cb6:	f1b9 0f00 	cmp.w	r9, #0
 8009cba:	d020      	beq.n	8009cfe <__multiply+0x142>
 8009cbc:	6829      	ldr	r1, [r5, #0]
 8009cbe:	f104 0c14 	add.w	ip, r4, #20
 8009cc2:	46ae      	mov	lr, r5
 8009cc4:	f04f 0a00 	mov.w	sl, #0
 8009cc8:	f8bc b000 	ldrh.w	fp, [ip]
 8009ccc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009cd0:	fb09 220b 	mla	r2, r9, fp, r2
 8009cd4:	4492      	add	sl, r2
 8009cd6:	b289      	uxth	r1, r1
 8009cd8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009cdc:	f84e 1b04 	str.w	r1, [lr], #4
 8009ce0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009ce4:	f8be 1000 	ldrh.w	r1, [lr]
 8009ce8:	0c12      	lsrs	r2, r2, #16
 8009cea:	fb09 1102 	mla	r1, r9, r2, r1
 8009cee:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009cf2:	4567      	cmp	r7, ip
 8009cf4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009cf8:	d8e6      	bhi.n	8009cc8 <__multiply+0x10c>
 8009cfa:	9a01      	ldr	r2, [sp, #4]
 8009cfc:	50a9      	str	r1, [r5, r2]
 8009cfe:	3504      	adds	r5, #4
 8009d00:	e79a      	b.n	8009c38 <__multiply+0x7c>
 8009d02:	3e01      	subs	r6, #1
 8009d04:	e79c      	b.n	8009c40 <__multiply+0x84>
 8009d06:	bf00      	nop
 8009d08:	0800ab84 	.word	0x0800ab84
 8009d0c:	0800abf8 	.word	0x0800abf8

08009d10 <__pow5mult>:
 8009d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d14:	4615      	mov	r5, r2
 8009d16:	f012 0203 	ands.w	r2, r2, #3
 8009d1a:	4606      	mov	r6, r0
 8009d1c:	460f      	mov	r7, r1
 8009d1e:	d007      	beq.n	8009d30 <__pow5mult+0x20>
 8009d20:	4c25      	ldr	r4, [pc, #148]	; (8009db8 <__pow5mult+0xa8>)
 8009d22:	3a01      	subs	r2, #1
 8009d24:	2300      	movs	r3, #0
 8009d26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d2a:	f7ff fe9b 	bl	8009a64 <__multadd>
 8009d2e:	4607      	mov	r7, r0
 8009d30:	10ad      	asrs	r5, r5, #2
 8009d32:	d03d      	beq.n	8009db0 <__pow5mult+0xa0>
 8009d34:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009d36:	b97c      	cbnz	r4, 8009d58 <__pow5mult+0x48>
 8009d38:	2010      	movs	r0, #16
 8009d3a:	f7ff fe1b 	bl	8009974 <malloc>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	6270      	str	r0, [r6, #36]	; 0x24
 8009d42:	b928      	cbnz	r0, 8009d50 <__pow5mult+0x40>
 8009d44:	4b1d      	ldr	r3, [pc, #116]	; (8009dbc <__pow5mult+0xac>)
 8009d46:	481e      	ldr	r0, [pc, #120]	; (8009dc0 <__pow5mult+0xb0>)
 8009d48:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009d4c:	f000 fc62 	bl	800a614 <__assert_func>
 8009d50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d54:	6004      	str	r4, [r0, #0]
 8009d56:	60c4      	str	r4, [r0, #12]
 8009d58:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009d5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d60:	b94c      	cbnz	r4, 8009d76 <__pow5mult+0x66>
 8009d62:	f240 2171 	movw	r1, #625	; 0x271
 8009d66:	4630      	mov	r0, r6
 8009d68:	f7ff ff12 	bl	8009b90 <__i2b>
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d72:	4604      	mov	r4, r0
 8009d74:	6003      	str	r3, [r0, #0]
 8009d76:	f04f 0900 	mov.w	r9, #0
 8009d7a:	07eb      	lsls	r3, r5, #31
 8009d7c:	d50a      	bpl.n	8009d94 <__pow5mult+0x84>
 8009d7e:	4639      	mov	r1, r7
 8009d80:	4622      	mov	r2, r4
 8009d82:	4630      	mov	r0, r6
 8009d84:	f7ff ff1a 	bl	8009bbc <__multiply>
 8009d88:	4639      	mov	r1, r7
 8009d8a:	4680      	mov	r8, r0
 8009d8c:	4630      	mov	r0, r6
 8009d8e:	f7ff fe47 	bl	8009a20 <_Bfree>
 8009d92:	4647      	mov	r7, r8
 8009d94:	106d      	asrs	r5, r5, #1
 8009d96:	d00b      	beq.n	8009db0 <__pow5mult+0xa0>
 8009d98:	6820      	ldr	r0, [r4, #0]
 8009d9a:	b938      	cbnz	r0, 8009dac <__pow5mult+0x9c>
 8009d9c:	4622      	mov	r2, r4
 8009d9e:	4621      	mov	r1, r4
 8009da0:	4630      	mov	r0, r6
 8009da2:	f7ff ff0b 	bl	8009bbc <__multiply>
 8009da6:	6020      	str	r0, [r4, #0]
 8009da8:	f8c0 9000 	str.w	r9, [r0]
 8009dac:	4604      	mov	r4, r0
 8009dae:	e7e4      	b.n	8009d7a <__pow5mult+0x6a>
 8009db0:	4638      	mov	r0, r7
 8009db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009db6:	bf00      	nop
 8009db8:	0800ad48 	.word	0x0800ad48
 8009dbc:	0800ab12 	.word	0x0800ab12
 8009dc0:	0800abf8 	.word	0x0800abf8

08009dc4 <__lshift>:
 8009dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dc8:	460c      	mov	r4, r1
 8009dca:	6849      	ldr	r1, [r1, #4]
 8009dcc:	6923      	ldr	r3, [r4, #16]
 8009dce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009dd2:	68a3      	ldr	r3, [r4, #8]
 8009dd4:	4607      	mov	r7, r0
 8009dd6:	4691      	mov	r9, r2
 8009dd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009ddc:	f108 0601 	add.w	r6, r8, #1
 8009de0:	42b3      	cmp	r3, r6
 8009de2:	db0b      	blt.n	8009dfc <__lshift+0x38>
 8009de4:	4638      	mov	r0, r7
 8009de6:	f7ff fddb 	bl	80099a0 <_Balloc>
 8009dea:	4605      	mov	r5, r0
 8009dec:	b948      	cbnz	r0, 8009e02 <__lshift+0x3e>
 8009dee:	4602      	mov	r2, r0
 8009df0:	4b2a      	ldr	r3, [pc, #168]	; (8009e9c <__lshift+0xd8>)
 8009df2:	482b      	ldr	r0, [pc, #172]	; (8009ea0 <__lshift+0xdc>)
 8009df4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009df8:	f000 fc0c 	bl	800a614 <__assert_func>
 8009dfc:	3101      	adds	r1, #1
 8009dfe:	005b      	lsls	r3, r3, #1
 8009e00:	e7ee      	b.n	8009de0 <__lshift+0x1c>
 8009e02:	2300      	movs	r3, #0
 8009e04:	f100 0114 	add.w	r1, r0, #20
 8009e08:	f100 0210 	add.w	r2, r0, #16
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	4553      	cmp	r3, sl
 8009e10:	db37      	blt.n	8009e82 <__lshift+0xbe>
 8009e12:	6920      	ldr	r0, [r4, #16]
 8009e14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e18:	f104 0314 	add.w	r3, r4, #20
 8009e1c:	f019 091f 	ands.w	r9, r9, #31
 8009e20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e24:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e28:	d02f      	beq.n	8009e8a <__lshift+0xc6>
 8009e2a:	f1c9 0e20 	rsb	lr, r9, #32
 8009e2e:	468a      	mov	sl, r1
 8009e30:	f04f 0c00 	mov.w	ip, #0
 8009e34:	681a      	ldr	r2, [r3, #0]
 8009e36:	fa02 f209 	lsl.w	r2, r2, r9
 8009e3a:	ea42 020c 	orr.w	r2, r2, ip
 8009e3e:	f84a 2b04 	str.w	r2, [sl], #4
 8009e42:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e46:	4298      	cmp	r0, r3
 8009e48:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009e4c:	d8f2      	bhi.n	8009e34 <__lshift+0x70>
 8009e4e:	1b03      	subs	r3, r0, r4
 8009e50:	3b15      	subs	r3, #21
 8009e52:	f023 0303 	bic.w	r3, r3, #3
 8009e56:	3304      	adds	r3, #4
 8009e58:	f104 0215 	add.w	r2, r4, #21
 8009e5c:	4290      	cmp	r0, r2
 8009e5e:	bf38      	it	cc
 8009e60:	2304      	movcc	r3, #4
 8009e62:	f841 c003 	str.w	ip, [r1, r3]
 8009e66:	f1bc 0f00 	cmp.w	ip, #0
 8009e6a:	d001      	beq.n	8009e70 <__lshift+0xac>
 8009e6c:	f108 0602 	add.w	r6, r8, #2
 8009e70:	3e01      	subs	r6, #1
 8009e72:	4638      	mov	r0, r7
 8009e74:	612e      	str	r6, [r5, #16]
 8009e76:	4621      	mov	r1, r4
 8009e78:	f7ff fdd2 	bl	8009a20 <_Bfree>
 8009e7c:	4628      	mov	r0, r5
 8009e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e82:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e86:	3301      	adds	r3, #1
 8009e88:	e7c1      	b.n	8009e0e <__lshift+0x4a>
 8009e8a:	3904      	subs	r1, #4
 8009e8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e90:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e94:	4298      	cmp	r0, r3
 8009e96:	d8f9      	bhi.n	8009e8c <__lshift+0xc8>
 8009e98:	e7ea      	b.n	8009e70 <__lshift+0xac>
 8009e9a:	bf00      	nop
 8009e9c:	0800ab84 	.word	0x0800ab84
 8009ea0:	0800abf8 	.word	0x0800abf8

08009ea4 <__mcmp>:
 8009ea4:	b530      	push	{r4, r5, lr}
 8009ea6:	6902      	ldr	r2, [r0, #16]
 8009ea8:	690c      	ldr	r4, [r1, #16]
 8009eaa:	1b12      	subs	r2, r2, r4
 8009eac:	d10e      	bne.n	8009ecc <__mcmp+0x28>
 8009eae:	f100 0314 	add.w	r3, r0, #20
 8009eb2:	3114      	adds	r1, #20
 8009eb4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009eb8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009ebc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009ec0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009ec4:	42a5      	cmp	r5, r4
 8009ec6:	d003      	beq.n	8009ed0 <__mcmp+0x2c>
 8009ec8:	d305      	bcc.n	8009ed6 <__mcmp+0x32>
 8009eca:	2201      	movs	r2, #1
 8009ecc:	4610      	mov	r0, r2
 8009ece:	bd30      	pop	{r4, r5, pc}
 8009ed0:	4283      	cmp	r3, r0
 8009ed2:	d3f3      	bcc.n	8009ebc <__mcmp+0x18>
 8009ed4:	e7fa      	b.n	8009ecc <__mcmp+0x28>
 8009ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8009eda:	e7f7      	b.n	8009ecc <__mcmp+0x28>

08009edc <__mdiff>:
 8009edc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ee0:	460c      	mov	r4, r1
 8009ee2:	4606      	mov	r6, r0
 8009ee4:	4611      	mov	r1, r2
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	4690      	mov	r8, r2
 8009eea:	f7ff ffdb 	bl	8009ea4 <__mcmp>
 8009eee:	1e05      	subs	r5, r0, #0
 8009ef0:	d110      	bne.n	8009f14 <__mdiff+0x38>
 8009ef2:	4629      	mov	r1, r5
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	f7ff fd53 	bl	80099a0 <_Balloc>
 8009efa:	b930      	cbnz	r0, 8009f0a <__mdiff+0x2e>
 8009efc:	4b3a      	ldr	r3, [pc, #232]	; (8009fe8 <__mdiff+0x10c>)
 8009efe:	4602      	mov	r2, r0
 8009f00:	f240 2132 	movw	r1, #562	; 0x232
 8009f04:	4839      	ldr	r0, [pc, #228]	; (8009fec <__mdiff+0x110>)
 8009f06:	f000 fb85 	bl	800a614 <__assert_func>
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f14:	bfa4      	itt	ge
 8009f16:	4643      	movge	r3, r8
 8009f18:	46a0      	movge	r8, r4
 8009f1a:	4630      	mov	r0, r6
 8009f1c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009f20:	bfa6      	itte	ge
 8009f22:	461c      	movge	r4, r3
 8009f24:	2500      	movge	r5, #0
 8009f26:	2501      	movlt	r5, #1
 8009f28:	f7ff fd3a 	bl	80099a0 <_Balloc>
 8009f2c:	b920      	cbnz	r0, 8009f38 <__mdiff+0x5c>
 8009f2e:	4b2e      	ldr	r3, [pc, #184]	; (8009fe8 <__mdiff+0x10c>)
 8009f30:	4602      	mov	r2, r0
 8009f32:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009f36:	e7e5      	b.n	8009f04 <__mdiff+0x28>
 8009f38:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009f3c:	6926      	ldr	r6, [r4, #16]
 8009f3e:	60c5      	str	r5, [r0, #12]
 8009f40:	f104 0914 	add.w	r9, r4, #20
 8009f44:	f108 0514 	add.w	r5, r8, #20
 8009f48:	f100 0e14 	add.w	lr, r0, #20
 8009f4c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009f50:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009f54:	f108 0210 	add.w	r2, r8, #16
 8009f58:	46f2      	mov	sl, lr
 8009f5a:	2100      	movs	r1, #0
 8009f5c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009f60:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009f64:	fa1f f883 	uxth.w	r8, r3
 8009f68:	fa11 f18b 	uxtah	r1, r1, fp
 8009f6c:	0c1b      	lsrs	r3, r3, #16
 8009f6e:	eba1 0808 	sub.w	r8, r1, r8
 8009f72:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009f76:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009f7a:	fa1f f888 	uxth.w	r8, r8
 8009f7e:	1419      	asrs	r1, r3, #16
 8009f80:	454e      	cmp	r6, r9
 8009f82:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009f86:	f84a 3b04 	str.w	r3, [sl], #4
 8009f8a:	d8e7      	bhi.n	8009f5c <__mdiff+0x80>
 8009f8c:	1b33      	subs	r3, r6, r4
 8009f8e:	3b15      	subs	r3, #21
 8009f90:	f023 0303 	bic.w	r3, r3, #3
 8009f94:	3304      	adds	r3, #4
 8009f96:	3415      	adds	r4, #21
 8009f98:	42a6      	cmp	r6, r4
 8009f9a:	bf38      	it	cc
 8009f9c:	2304      	movcc	r3, #4
 8009f9e:	441d      	add	r5, r3
 8009fa0:	4473      	add	r3, lr
 8009fa2:	469e      	mov	lr, r3
 8009fa4:	462e      	mov	r6, r5
 8009fa6:	4566      	cmp	r6, ip
 8009fa8:	d30e      	bcc.n	8009fc8 <__mdiff+0xec>
 8009faa:	f10c 0203 	add.w	r2, ip, #3
 8009fae:	1b52      	subs	r2, r2, r5
 8009fb0:	f022 0203 	bic.w	r2, r2, #3
 8009fb4:	3d03      	subs	r5, #3
 8009fb6:	45ac      	cmp	ip, r5
 8009fb8:	bf38      	it	cc
 8009fba:	2200      	movcc	r2, #0
 8009fbc:	441a      	add	r2, r3
 8009fbe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009fc2:	b17b      	cbz	r3, 8009fe4 <__mdiff+0x108>
 8009fc4:	6107      	str	r7, [r0, #16]
 8009fc6:	e7a3      	b.n	8009f10 <__mdiff+0x34>
 8009fc8:	f856 8b04 	ldr.w	r8, [r6], #4
 8009fcc:	fa11 f288 	uxtah	r2, r1, r8
 8009fd0:	1414      	asrs	r4, r2, #16
 8009fd2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009fd6:	b292      	uxth	r2, r2
 8009fd8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009fdc:	f84e 2b04 	str.w	r2, [lr], #4
 8009fe0:	1421      	asrs	r1, r4, #16
 8009fe2:	e7e0      	b.n	8009fa6 <__mdiff+0xca>
 8009fe4:	3f01      	subs	r7, #1
 8009fe6:	e7ea      	b.n	8009fbe <__mdiff+0xe2>
 8009fe8:	0800ab84 	.word	0x0800ab84
 8009fec:	0800abf8 	.word	0x0800abf8

08009ff0 <__d2b>:
 8009ff0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ff4:	4689      	mov	r9, r1
 8009ff6:	2101      	movs	r1, #1
 8009ff8:	ec57 6b10 	vmov	r6, r7, d0
 8009ffc:	4690      	mov	r8, r2
 8009ffe:	f7ff fccf 	bl	80099a0 <_Balloc>
 800a002:	4604      	mov	r4, r0
 800a004:	b930      	cbnz	r0, 800a014 <__d2b+0x24>
 800a006:	4602      	mov	r2, r0
 800a008:	4b25      	ldr	r3, [pc, #148]	; (800a0a0 <__d2b+0xb0>)
 800a00a:	4826      	ldr	r0, [pc, #152]	; (800a0a4 <__d2b+0xb4>)
 800a00c:	f240 310a 	movw	r1, #778	; 0x30a
 800a010:	f000 fb00 	bl	800a614 <__assert_func>
 800a014:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a018:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a01c:	bb35      	cbnz	r5, 800a06c <__d2b+0x7c>
 800a01e:	2e00      	cmp	r6, #0
 800a020:	9301      	str	r3, [sp, #4]
 800a022:	d028      	beq.n	800a076 <__d2b+0x86>
 800a024:	4668      	mov	r0, sp
 800a026:	9600      	str	r6, [sp, #0]
 800a028:	f7ff fd82 	bl	8009b30 <__lo0bits>
 800a02c:	9900      	ldr	r1, [sp, #0]
 800a02e:	b300      	cbz	r0, 800a072 <__d2b+0x82>
 800a030:	9a01      	ldr	r2, [sp, #4]
 800a032:	f1c0 0320 	rsb	r3, r0, #32
 800a036:	fa02 f303 	lsl.w	r3, r2, r3
 800a03a:	430b      	orrs	r3, r1
 800a03c:	40c2      	lsrs	r2, r0
 800a03e:	6163      	str	r3, [r4, #20]
 800a040:	9201      	str	r2, [sp, #4]
 800a042:	9b01      	ldr	r3, [sp, #4]
 800a044:	61a3      	str	r3, [r4, #24]
 800a046:	2b00      	cmp	r3, #0
 800a048:	bf14      	ite	ne
 800a04a:	2202      	movne	r2, #2
 800a04c:	2201      	moveq	r2, #1
 800a04e:	6122      	str	r2, [r4, #16]
 800a050:	b1d5      	cbz	r5, 800a088 <__d2b+0x98>
 800a052:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a056:	4405      	add	r5, r0
 800a058:	f8c9 5000 	str.w	r5, [r9]
 800a05c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a060:	f8c8 0000 	str.w	r0, [r8]
 800a064:	4620      	mov	r0, r4
 800a066:	b003      	add	sp, #12
 800a068:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a06c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a070:	e7d5      	b.n	800a01e <__d2b+0x2e>
 800a072:	6161      	str	r1, [r4, #20]
 800a074:	e7e5      	b.n	800a042 <__d2b+0x52>
 800a076:	a801      	add	r0, sp, #4
 800a078:	f7ff fd5a 	bl	8009b30 <__lo0bits>
 800a07c:	9b01      	ldr	r3, [sp, #4]
 800a07e:	6163      	str	r3, [r4, #20]
 800a080:	2201      	movs	r2, #1
 800a082:	6122      	str	r2, [r4, #16]
 800a084:	3020      	adds	r0, #32
 800a086:	e7e3      	b.n	800a050 <__d2b+0x60>
 800a088:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a08c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a090:	f8c9 0000 	str.w	r0, [r9]
 800a094:	6918      	ldr	r0, [r3, #16]
 800a096:	f7ff fd2b 	bl	8009af0 <__hi0bits>
 800a09a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a09e:	e7df      	b.n	800a060 <__d2b+0x70>
 800a0a0:	0800ab84 	.word	0x0800ab84
 800a0a4:	0800abf8 	.word	0x0800abf8

0800a0a8 <_calloc_r>:
 800a0a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a0aa:	fba1 2402 	umull	r2, r4, r1, r2
 800a0ae:	b94c      	cbnz	r4, 800a0c4 <_calloc_r+0x1c>
 800a0b0:	4611      	mov	r1, r2
 800a0b2:	9201      	str	r2, [sp, #4]
 800a0b4:	f000 f87a 	bl	800a1ac <_malloc_r>
 800a0b8:	9a01      	ldr	r2, [sp, #4]
 800a0ba:	4605      	mov	r5, r0
 800a0bc:	b930      	cbnz	r0, 800a0cc <_calloc_r+0x24>
 800a0be:	4628      	mov	r0, r5
 800a0c0:	b003      	add	sp, #12
 800a0c2:	bd30      	pop	{r4, r5, pc}
 800a0c4:	220c      	movs	r2, #12
 800a0c6:	6002      	str	r2, [r0, #0]
 800a0c8:	2500      	movs	r5, #0
 800a0ca:	e7f8      	b.n	800a0be <_calloc_r+0x16>
 800a0cc:	4621      	mov	r1, r4
 800a0ce:	f7fd fd9f 	bl	8007c10 <memset>
 800a0d2:	e7f4      	b.n	800a0be <_calloc_r+0x16>

0800a0d4 <_free_r>:
 800a0d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a0d6:	2900      	cmp	r1, #0
 800a0d8:	d044      	beq.n	800a164 <_free_r+0x90>
 800a0da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0de:	9001      	str	r0, [sp, #4]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	f1a1 0404 	sub.w	r4, r1, #4
 800a0e6:	bfb8      	it	lt
 800a0e8:	18e4      	addlt	r4, r4, r3
 800a0ea:	f000 fb19 	bl	800a720 <__malloc_lock>
 800a0ee:	4a1e      	ldr	r2, [pc, #120]	; (800a168 <_free_r+0x94>)
 800a0f0:	9801      	ldr	r0, [sp, #4]
 800a0f2:	6813      	ldr	r3, [r2, #0]
 800a0f4:	b933      	cbnz	r3, 800a104 <_free_r+0x30>
 800a0f6:	6063      	str	r3, [r4, #4]
 800a0f8:	6014      	str	r4, [r2, #0]
 800a0fa:	b003      	add	sp, #12
 800a0fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a100:	f000 bb14 	b.w	800a72c <__malloc_unlock>
 800a104:	42a3      	cmp	r3, r4
 800a106:	d908      	bls.n	800a11a <_free_r+0x46>
 800a108:	6825      	ldr	r5, [r4, #0]
 800a10a:	1961      	adds	r1, r4, r5
 800a10c:	428b      	cmp	r3, r1
 800a10e:	bf01      	itttt	eq
 800a110:	6819      	ldreq	r1, [r3, #0]
 800a112:	685b      	ldreq	r3, [r3, #4]
 800a114:	1949      	addeq	r1, r1, r5
 800a116:	6021      	streq	r1, [r4, #0]
 800a118:	e7ed      	b.n	800a0f6 <_free_r+0x22>
 800a11a:	461a      	mov	r2, r3
 800a11c:	685b      	ldr	r3, [r3, #4]
 800a11e:	b10b      	cbz	r3, 800a124 <_free_r+0x50>
 800a120:	42a3      	cmp	r3, r4
 800a122:	d9fa      	bls.n	800a11a <_free_r+0x46>
 800a124:	6811      	ldr	r1, [r2, #0]
 800a126:	1855      	adds	r5, r2, r1
 800a128:	42a5      	cmp	r5, r4
 800a12a:	d10b      	bne.n	800a144 <_free_r+0x70>
 800a12c:	6824      	ldr	r4, [r4, #0]
 800a12e:	4421      	add	r1, r4
 800a130:	1854      	adds	r4, r2, r1
 800a132:	42a3      	cmp	r3, r4
 800a134:	6011      	str	r1, [r2, #0]
 800a136:	d1e0      	bne.n	800a0fa <_free_r+0x26>
 800a138:	681c      	ldr	r4, [r3, #0]
 800a13a:	685b      	ldr	r3, [r3, #4]
 800a13c:	6053      	str	r3, [r2, #4]
 800a13e:	4421      	add	r1, r4
 800a140:	6011      	str	r1, [r2, #0]
 800a142:	e7da      	b.n	800a0fa <_free_r+0x26>
 800a144:	d902      	bls.n	800a14c <_free_r+0x78>
 800a146:	230c      	movs	r3, #12
 800a148:	6003      	str	r3, [r0, #0]
 800a14a:	e7d6      	b.n	800a0fa <_free_r+0x26>
 800a14c:	6825      	ldr	r5, [r4, #0]
 800a14e:	1961      	adds	r1, r4, r5
 800a150:	428b      	cmp	r3, r1
 800a152:	bf04      	itt	eq
 800a154:	6819      	ldreq	r1, [r3, #0]
 800a156:	685b      	ldreq	r3, [r3, #4]
 800a158:	6063      	str	r3, [r4, #4]
 800a15a:	bf04      	itt	eq
 800a15c:	1949      	addeq	r1, r1, r5
 800a15e:	6021      	streq	r1, [r4, #0]
 800a160:	6054      	str	r4, [r2, #4]
 800a162:	e7ca      	b.n	800a0fa <_free_r+0x26>
 800a164:	b003      	add	sp, #12
 800a166:	bd30      	pop	{r4, r5, pc}
 800a168:	2000044c 	.word	0x2000044c

0800a16c <sbrk_aligned>:
 800a16c:	b570      	push	{r4, r5, r6, lr}
 800a16e:	4e0e      	ldr	r6, [pc, #56]	; (800a1a8 <sbrk_aligned+0x3c>)
 800a170:	460c      	mov	r4, r1
 800a172:	6831      	ldr	r1, [r6, #0]
 800a174:	4605      	mov	r5, r0
 800a176:	b911      	cbnz	r1, 800a17e <sbrk_aligned+0x12>
 800a178:	f000 f9e6 	bl	800a548 <_sbrk_r>
 800a17c:	6030      	str	r0, [r6, #0]
 800a17e:	4621      	mov	r1, r4
 800a180:	4628      	mov	r0, r5
 800a182:	f000 f9e1 	bl	800a548 <_sbrk_r>
 800a186:	1c43      	adds	r3, r0, #1
 800a188:	d00a      	beq.n	800a1a0 <sbrk_aligned+0x34>
 800a18a:	1cc4      	adds	r4, r0, #3
 800a18c:	f024 0403 	bic.w	r4, r4, #3
 800a190:	42a0      	cmp	r0, r4
 800a192:	d007      	beq.n	800a1a4 <sbrk_aligned+0x38>
 800a194:	1a21      	subs	r1, r4, r0
 800a196:	4628      	mov	r0, r5
 800a198:	f000 f9d6 	bl	800a548 <_sbrk_r>
 800a19c:	3001      	adds	r0, #1
 800a19e:	d101      	bne.n	800a1a4 <sbrk_aligned+0x38>
 800a1a0:	f04f 34ff 	mov.w	r4, #4294967295
 800a1a4:	4620      	mov	r0, r4
 800a1a6:	bd70      	pop	{r4, r5, r6, pc}
 800a1a8:	20000450 	.word	0x20000450

0800a1ac <_malloc_r>:
 800a1ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1b0:	1ccd      	adds	r5, r1, #3
 800a1b2:	f025 0503 	bic.w	r5, r5, #3
 800a1b6:	3508      	adds	r5, #8
 800a1b8:	2d0c      	cmp	r5, #12
 800a1ba:	bf38      	it	cc
 800a1bc:	250c      	movcc	r5, #12
 800a1be:	2d00      	cmp	r5, #0
 800a1c0:	4607      	mov	r7, r0
 800a1c2:	db01      	blt.n	800a1c8 <_malloc_r+0x1c>
 800a1c4:	42a9      	cmp	r1, r5
 800a1c6:	d905      	bls.n	800a1d4 <_malloc_r+0x28>
 800a1c8:	230c      	movs	r3, #12
 800a1ca:	603b      	str	r3, [r7, #0]
 800a1cc:	2600      	movs	r6, #0
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1d4:	4e2e      	ldr	r6, [pc, #184]	; (800a290 <_malloc_r+0xe4>)
 800a1d6:	f000 faa3 	bl	800a720 <__malloc_lock>
 800a1da:	6833      	ldr	r3, [r6, #0]
 800a1dc:	461c      	mov	r4, r3
 800a1de:	bb34      	cbnz	r4, 800a22e <_malloc_r+0x82>
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	4638      	mov	r0, r7
 800a1e4:	f7ff ffc2 	bl	800a16c <sbrk_aligned>
 800a1e8:	1c43      	adds	r3, r0, #1
 800a1ea:	4604      	mov	r4, r0
 800a1ec:	d14d      	bne.n	800a28a <_malloc_r+0xde>
 800a1ee:	6834      	ldr	r4, [r6, #0]
 800a1f0:	4626      	mov	r6, r4
 800a1f2:	2e00      	cmp	r6, #0
 800a1f4:	d140      	bne.n	800a278 <_malloc_r+0xcc>
 800a1f6:	6823      	ldr	r3, [r4, #0]
 800a1f8:	4631      	mov	r1, r6
 800a1fa:	4638      	mov	r0, r7
 800a1fc:	eb04 0803 	add.w	r8, r4, r3
 800a200:	f000 f9a2 	bl	800a548 <_sbrk_r>
 800a204:	4580      	cmp	r8, r0
 800a206:	d13a      	bne.n	800a27e <_malloc_r+0xd2>
 800a208:	6821      	ldr	r1, [r4, #0]
 800a20a:	3503      	adds	r5, #3
 800a20c:	1a6d      	subs	r5, r5, r1
 800a20e:	f025 0503 	bic.w	r5, r5, #3
 800a212:	3508      	adds	r5, #8
 800a214:	2d0c      	cmp	r5, #12
 800a216:	bf38      	it	cc
 800a218:	250c      	movcc	r5, #12
 800a21a:	4629      	mov	r1, r5
 800a21c:	4638      	mov	r0, r7
 800a21e:	f7ff ffa5 	bl	800a16c <sbrk_aligned>
 800a222:	3001      	adds	r0, #1
 800a224:	d02b      	beq.n	800a27e <_malloc_r+0xd2>
 800a226:	6823      	ldr	r3, [r4, #0]
 800a228:	442b      	add	r3, r5
 800a22a:	6023      	str	r3, [r4, #0]
 800a22c:	e00e      	b.n	800a24c <_malloc_r+0xa0>
 800a22e:	6822      	ldr	r2, [r4, #0]
 800a230:	1b52      	subs	r2, r2, r5
 800a232:	d41e      	bmi.n	800a272 <_malloc_r+0xc6>
 800a234:	2a0b      	cmp	r2, #11
 800a236:	d916      	bls.n	800a266 <_malloc_r+0xba>
 800a238:	1961      	adds	r1, r4, r5
 800a23a:	42a3      	cmp	r3, r4
 800a23c:	6025      	str	r5, [r4, #0]
 800a23e:	bf18      	it	ne
 800a240:	6059      	strne	r1, [r3, #4]
 800a242:	6863      	ldr	r3, [r4, #4]
 800a244:	bf08      	it	eq
 800a246:	6031      	streq	r1, [r6, #0]
 800a248:	5162      	str	r2, [r4, r5]
 800a24a:	604b      	str	r3, [r1, #4]
 800a24c:	4638      	mov	r0, r7
 800a24e:	f104 060b 	add.w	r6, r4, #11
 800a252:	f000 fa6b 	bl	800a72c <__malloc_unlock>
 800a256:	f026 0607 	bic.w	r6, r6, #7
 800a25a:	1d23      	adds	r3, r4, #4
 800a25c:	1af2      	subs	r2, r6, r3
 800a25e:	d0b6      	beq.n	800a1ce <_malloc_r+0x22>
 800a260:	1b9b      	subs	r3, r3, r6
 800a262:	50a3      	str	r3, [r4, r2]
 800a264:	e7b3      	b.n	800a1ce <_malloc_r+0x22>
 800a266:	6862      	ldr	r2, [r4, #4]
 800a268:	42a3      	cmp	r3, r4
 800a26a:	bf0c      	ite	eq
 800a26c:	6032      	streq	r2, [r6, #0]
 800a26e:	605a      	strne	r2, [r3, #4]
 800a270:	e7ec      	b.n	800a24c <_malloc_r+0xa0>
 800a272:	4623      	mov	r3, r4
 800a274:	6864      	ldr	r4, [r4, #4]
 800a276:	e7b2      	b.n	800a1de <_malloc_r+0x32>
 800a278:	4634      	mov	r4, r6
 800a27a:	6876      	ldr	r6, [r6, #4]
 800a27c:	e7b9      	b.n	800a1f2 <_malloc_r+0x46>
 800a27e:	230c      	movs	r3, #12
 800a280:	603b      	str	r3, [r7, #0]
 800a282:	4638      	mov	r0, r7
 800a284:	f000 fa52 	bl	800a72c <__malloc_unlock>
 800a288:	e7a1      	b.n	800a1ce <_malloc_r+0x22>
 800a28a:	6025      	str	r5, [r4, #0]
 800a28c:	e7de      	b.n	800a24c <_malloc_r+0xa0>
 800a28e:	bf00      	nop
 800a290:	2000044c 	.word	0x2000044c

0800a294 <__sfputc_r>:
 800a294:	6893      	ldr	r3, [r2, #8]
 800a296:	3b01      	subs	r3, #1
 800a298:	2b00      	cmp	r3, #0
 800a29a:	b410      	push	{r4}
 800a29c:	6093      	str	r3, [r2, #8]
 800a29e:	da08      	bge.n	800a2b2 <__sfputc_r+0x1e>
 800a2a0:	6994      	ldr	r4, [r2, #24]
 800a2a2:	42a3      	cmp	r3, r4
 800a2a4:	db01      	blt.n	800a2aa <__sfputc_r+0x16>
 800a2a6:	290a      	cmp	r1, #10
 800a2a8:	d103      	bne.n	800a2b2 <__sfputc_r+0x1e>
 800a2aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a2ae:	f7fe ba01 	b.w	80086b4 <__swbuf_r>
 800a2b2:	6813      	ldr	r3, [r2, #0]
 800a2b4:	1c58      	adds	r0, r3, #1
 800a2b6:	6010      	str	r0, [r2, #0]
 800a2b8:	7019      	strb	r1, [r3, #0]
 800a2ba:	4608      	mov	r0, r1
 800a2bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a2c0:	4770      	bx	lr

0800a2c2 <__sfputs_r>:
 800a2c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2c4:	4606      	mov	r6, r0
 800a2c6:	460f      	mov	r7, r1
 800a2c8:	4614      	mov	r4, r2
 800a2ca:	18d5      	adds	r5, r2, r3
 800a2cc:	42ac      	cmp	r4, r5
 800a2ce:	d101      	bne.n	800a2d4 <__sfputs_r+0x12>
 800a2d0:	2000      	movs	r0, #0
 800a2d2:	e007      	b.n	800a2e4 <__sfputs_r+0x22>
 800a2d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2d8:	463a      	mov	r2, r7
 800a2da:	4630      	mov	r0, r6
 800a2dc:	f7ff ffda 	bl	800a294 <__sfputc_r>
 800a2e0:	1c43      	adds	r3, r0, #1
 800a2e2:	d1f3      	bne.n	800a2cc <__sfputs_r+0xa>
 800a2e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a2e8 <_vfiprintf_r>:
 800a2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ec:	460d      	mov	r5, r1
 800a2ee:	b09d      	sub	sp, #116	; 0x74
 800a2f0:	4614      	mov	r4, r2
 800a2f2:	4698      	mov	r8, r3
 800a2f4:	4606      	mov	r6, r0
 800a2f6:	b118      	cbz	r0, 800a300 <_vfiprintf_r+0x18>
 800a2f8:	6983      	ldr	r3, [r0, #24]
 800a2fa:	b90b      	cbnz	r3, 800a300 <_vfiprintf_r+0x18>
 800a2fc:	f7ff fa30 	bl	8009760 <__sinit>
 800a300:	4b89      	ldr	r3, [pc, #548]	; (800a528 <_vfiprintf_r+0x240>)
 800a302:	429d      	cmp	r5, r3
 800a304:	d11b      	bne.n	800a33e <_vfiprintf_r+0x56>
 800a306:	6875      	ldr	r5, [r6, #4]
 800a308:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a30a:	07d9      	lsls	r1, r3, #31
 800a30c:	d405      	bmi.n	800a31a <_vfiprintf_r+0x32>
 800a30e:	89ab      	ldrh	r3, [r5, #12]
 800a310:	059a      	lsls	r2, r3, #22
 800a312:	d402      	bmi.n	800a31a <_vfiprintf_r+0x32>
 800a314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a316:	f7ff fac6 	bl	80098a6 <__retarget_lock_acquire_recursive>
 800a31a:	89ab      	ldrh	r3, [r5, #12]
 800a31c:	071b      	lsls	r3, r3, #28
 800a31e:	d501      	bpl.n	800a324 <_vfiprintf_r+0x3c>
 800a320:	692b      	ldr	r3, [r5, #16]
 800a322:	b9eb      	cbnz	r3, 800a360 <_vfiprintf_r+0x78>
 800a324:	4629      	mov	r1, r5
 800a326:	4630      	mov	r0, r6
 800a328:	f7fe fa16 	bl	8008758 <__swsetup_r>
 800a32c:	b1c0      	cbz	r0, 800a360 <_vfiprintf_r+0x78>
 800a32e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a330:	07dc      	lsls	r4, r3, #31
 800a332:	d50e      	bpl.n	800a352 <_vfiprintf_r+0x6a>
 800a334:	f04f 30ff 	mov.w	r0, #4294967295
 800a338:	b01d      	add	sp, #116	; 0x74
 800a33a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a33e:	4b7b      	ldr	r3, [pc, #492]	; (800a52c <_vfiprintf_r+0x244>)
 800a340:	429d      	cmp	r5, r3
 800a342:	d101      	bne.n	800a348 <_vfiprintf_r+0x60>
 800a344:	68b5      	ldr	r5, [r6, #8]
 800a346:	e7df      	b.n	800a308 <_vfiprintf_r+0x20>
 800a348:	4b79      	ldr	r3, [pc, #484]	; (800a530 <_vfiprintf_r+0x248>)
 800a34a:	429d      	cmp	r5, r3
 800a34c:	bf08      	it	eq
 800a34e:	68f5      	ldreq	r5, [r6, #12]
 800a350:	e7da      	b.n	800a308 <_vfiprintf_r+0x20>
 800a352:	89ab      	ldrh	r3, [r5, #12]
 800a354:	0598      	lsls	r0, r3, #22
 800a356:	d4ed      	bmi.n	800a334 <_vfiprintf_r+0x4c>
 800a358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a35a:	f7ff faa5 	bl	80098a8 <__retarget_lock_release_recursive>
 800a35e:	e7e9      	b.n	800a334 <_vfiprintf_r+0x4c>
 800a360:	2300      	movs	r3, #0
 800a362:	9309      	str	r3, [sp, #36]	; 0x24
 800a364:	2320      	movs	r3, #32
 800a366:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a36a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a36e:	2330      	movs	r3, #48	; 0x30
 800a370:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a534 <_vfiprintf_r+0x24c>
 800a374:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a378:	f04f 0901 	mov.w	r9, #1
 800a37c:	4623      	mov	r3, r4
 800a37e:	469a      	mov	sl, r3
 800a380:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a384:	b10a      	cbz	r2, 800a38a <_vfiprintf_r+0xa2>
 800a386:	2a25      	cmp	r2, #37	; 0x25
 800a388:	d1f9      	bne.n	800a37e <_vfiprintf_r+0x96>
 800a38a:	ebba 0b04 	subs.w	fp, sl, r4
 800a38e:	d00b      	beq.n	800a3a8 <_vfiprintf_r+0xc0>
 800a390:	465b      	mov	r3, fp
 800a392:	4622      	mov	r2, r4
 800a394:	4629      	mov	r1, r5
 800a396:	4630      	mov	r0, r6
 800a398:	f7ff ff93 	bl	800a2c2 <__sfputs_r>
 800a39c:	3001      	adds	r0, #1
 800a39e:	f000 80aa 	beq.w	800a4f6 <_vfiprintf_r+0x20e>
 800a3a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3a4:	445a      	add	r2, fp
 800a3a6:	9209      	str	r2, [sp, #36]	; 0x24
 800a3a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	f000 80a2 	beq.w	800a4f6 <_vfiprintf_r+0x20e>
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	f04f 32ff 	mov.w	r2, #4294967295
 800a3b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3bc:	f10a 0a01 	add.w	sl, sl, #1
 800a3c0:	9304      	str	r3, [sp, #16]
 800a3c2:	9307      	str	r3, [sp, #28]
 800a3c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a3c8:	931a      	str	r3, [sp, #104]	; 0x68
 800a3ca:	4654      	mov	r4, sl
 800a3cc:	2205      	movs	r2, #5
 800a3ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3d2:	4858      	ldr	r0, [pc, #352]	; (800a534 <_vfiprintf_r+0x24c>)
 800a3d4:	f7f5 ff04 	bl	80001e0 <memchr>
 800a3d8:	9a04      	ldr	r2, [sp, #16]
 800a3da:	b9d8      	cbnz	r0, 800a414 <_vfiprintf_r+0x12c>
 800a3dc:	06d1      	lsls	r1, r2, #27
 800a3de:	bf44      	itt	mi
 800a3e0:	2320      	movmi	r3, #32
 800a3e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3e6:	0713      	lsls	r3, r2, #28
 800a3e8:	bf44      	itt	mi
 800a3ea:	232b      	movmi	r3, #43	; 0x2b
 800a3ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a3f0:	f89a 3000 	ldrb.w	r3, [sl]
 800a3f4:	2b2a      	cmp	r3, #42	; 0x2a
 800a3f6:	d015      	beq.n	800a424 <_vfiprintf_r+0x13c>
 800a3f8:	9a07      	ldr	r2, [sp, #28]
 800a3fa:	4654      	mov	r4, sl
 800a3fc:	2000      	movs	r0, #0
 800a3fe:	f04f 0c0a 	mov.w	ip, #10
 800a402:	4621      	mov	r1, r4
 800a404:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a408:	3b30      	subs	r3, #48	; 0x30
 800a40a:	2b09      	cmp	r3, #9
 800a40c:	d94e      	bls.n	800a4ac <_vfiprintf_r+0x1c4>
 800a40e:	b1b0      	cbz	r0, 800a43e <_vfiprintf_r+0x156>
 800a410:	9207      	str	r2, [sp, #28]
 800a412:	e014      	b.n	800a43e <_vfiprintf_r+0x156>
 800a414:	eba0 0308 	sub.w	r3, r0, r8
 800a418:	fa09 f303 	lsl.w	r3, r9, r3
 800a41c:	4313      	orrs	r3, r2
 800a41e:	9304      	str	r3, [sp, #16]
 800a420:	46a2      	mov	sl, r4
 800a422:	e7d2      	b.n	800a3ca <_vfiprintf_r+0xe2>
 800a424:	9b03      	ldr	r3, [sp, #12]
 800a426:	1d19      	adds	r1, r3, #4
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	9103      	str	r1, [sp, #12]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	bfbb      	ittet	lt
 800a430:	425b      	neglt	r3, r3
 800a432:	f042 0202 	orrlt.w	r2, r2, #2
 800a436:	9307      	strge	r3, [sp, #28]
 800a438:	9307      	strlt	r3, [sp, #28]
 800a43a:	bfb8      	it	lt
 800a43c:	9204      	strlt	r2, [sp, #16]
 800a43e:	7823      	ldrb	r3, [r4, #0]
 800a440:	2b2e      	cmp	r3, #46	; 0x2e
 800a442:	d10c      	bne.n	800a45e <_vfiprintf_r+0x176>
 800a444:	7863      	ldrb	r3, [r4, #1]
 800a446:	2b2a      	cmp	r3, #42	; 0x2a
 800a448:	d135      	bne.n	800a4b6 <_vfiprintf_r+0x1ce>
 800a44a:	9b03      	ldr	r3, [sp, #12]
 800a44c:	1d1a      	adds	r2, r3, #4
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	9203      	str	r2, [sp, #12]
 800a452:	2b00      	cmp	r3, #0
 800a454:	bfb8      	it	lt
 800a456:	f04f 33ff 	movlt.w	r3, #4294967295
 800a45a:	3402      	adds	r4, #2
 800a45c:	9305      	str	r3, [sp, #20]
 800a45e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a544 <_vfiprintf_r+0x25c>
 800a462:	7821      	ldrb	r1, [r4, #0]
 800a464:	2203      	movs	r2, #3
 800a466:	4650      	mov	r0, sl
 800a468:	f7f5 feba 	bl	80001e0 <memchr>
 800a46c:	b140      	cbz	r0, 800a480 <_vfiprintf_r+0x198>
 800a46e:	2340      	movs	r3, #64	; 0x40
 800a470:	eba0 000a 	sub.w	r0, r0, sl
 800a474:	fa03 f000 	lsl.w	r0, r3, r0
 800a478:	9b04      	ldr	r3, [sp, #16]
 800a47a:	4303      	orrs	r3, r0
 800a47c:	3401      	adds	r4, #1
 800a47e:	9304      	str	r3, [sp, #16]
 800a480:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a484:	482c      	ldr	r0, [pc, #176]	; (800a538 <_vfiprintf_r+0x250>)
 800a486:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a48a:	2206      	movs	r2, #6
 800a48c:	f7f5 fea8 	bl	80001e0 <memchr>
 800a490:	2800      	cmp	r0, #0
 800a492:	d03f      	beq.n	800a514 <_vfiprintf_r+0x22c>
 800a494:	4b29      	ldr	r3, [pc, #164]	; (800a53c <_vfiprintf_r+0x254>)
 800a496:	bb1b      	cbnz	r3, 800a4e0 <_vfiprintf_r+0x1f8>
 800a498:	9b03      	ldr	r3, [sp, #12]
 800a49a:	3307      	adds	r3, #7
 800a49c:	f023 0307 	bic.w	r3, r3, #7
 800a4a0:	3308      	adds	r3, #8
 800a4a2:	9303      	str	r3, [sp, #12]
 800a4a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4a6:	443b      	add	r3, r7
 800a4a8:	9309      	str	r3, [sp, #36]	; 0x24
 800a4aa:	e767      	b.n	800a37c <_vfiprintf_r+0x94>
 800a4ac:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	2001      	movs	r0, #1
 800a4b4:	e7a5      	b.n	800a402 <_vfiprintf_r+0x11a>
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	3401      	adds	r4, #1
 800a4ba:	9305      	str	r3, [sp, #20]
 800a4bc:	4619      	mov	r1, r3
 800a4be:	f04f 0c0a 	mov.w	ip, #10
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4c8:	3a30      	subs	r2, #48	; 0x30
 800a4ca:	2a09      	cmp	r2, #9
 800a4cc:	d903      	bls.n	800a4d6 <_vfiprintf_r+0x1ee>
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d0c5      	beq.n	800a45e <_vfiprintf_r+0x176>
 800a4d2:	9105      	str	r1, [sp, #20]
 800a4d4:	e7c3      	b.n	800a45e <_vfiprintf_r+0x176>
 800a4d6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4da:	4604      	mov	r4, r0
 800a4dc:	2301      	movs	r3, #1
 800a4de:	e7f0      	b.n	800a4c2 <_vfiprintf_r+0x1da>
 800a4e0:	ab03      	add	r3, sp, #12
 800a4e2:	9300      	str	r3, [sp, #0]
 800a4e4:	462a      	mov	r2, r5
 800a4e6:	4b16      	ldr	r3, [pc, #88]	; (800a540 <_vfiprintf_r+0x258>)
 800a4e8:	a904      	add	r1, sp, #16
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	f7fd fc38 	bl	8007d60 <_printf_float>
 800a4f0:	4607      	mov	r7, r0
 800a4f2:	1c78      	adds	r0, r7, #1
 800a4f4:	d1d6      	bne.n	800a4a4 <_vfiprintf_r+0x1bc>
 800a4f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4f8:	07d9      	lsls	r1, r3, #31
 800a4fa:	d405      	bmi.n	800a508 <_vfiprintf_r+0x220>
 800a4fc:	89ab      	ldrh	r3, [r5, #12]
 800a4fe:	059a      	lsls	r2, r3, #22
 800a500:	d402      	bmi.n	800a508 <_vfiprintf_r+0x220>
 800a502:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a504:	f7ff f9d0 	bl	80098a8 <__retarget_lock_release_recursive>
 800a508:	89ab      	ldrh	r3, [r5, #12]
 800a50a:	065b      	lsls	r3, r3, #25
 800a50c:	f53f af12 	bmi.w	800a334 <_vfiprintf_r+0x4c>
 800a510:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a512:	e711      	b.n	800a338 <_vfiprintf_r+0x50>
 800a514:	ab03      	add	r3, sp, #12
 800a516:	9300      	str	r3, [sp, #0]
 800a518:	462a      	mov	r2, r5
 800a51a:	4b09      	ldr	r3, [pc, #36]	; (800a540 <_vfiprintf_r+0x258>)
 800a51c:	a904      	add	r1, sp, #16
 800a51e:	4630      	mov	r0, r6
 800a520:	f7fd fec2 	bl	80082a8 <_printf_i>
 800a524:	e7e4      	b.n	800a4f0 <_vfiprintf_r+0x208>
 800a526:	bf00      	nop
 800a528:	0800abb8 	.word	0x0800abb8
 800a52c:	0800abd8 	.word	0x0800abd8
 800a530:	0800ab98 	.word	0x0800ab98
 800a534:	0800ad54 	.word	0x0800ad54
 800a538:	0800ad5e 	.word	0x0800ad5e
 800a53c:	08007d61 	.word	0x08007d61
 800a540:	0800a2c3 	.word	0x0800a2c3
 800a544:	0800ad5a 	.word	0x0800ad5a

0800a548 <_sbrk_r>:
 800a548:	b538      	push	{r3, r4, r5, lr}
 800a54a:	4d06      	ldr	r5, [pc, #24]	; (800a564 <_sbrk_r+0x1c>)
 800a54c:	2300      	movs	r3, #0
 800a54e:	4604      	mov	r4, r0
 800a550:	4608      	mov	r0, r1
 800a552:	602b      	str	r3, [r5, #0]
 800a554:	f7f9 fa90 	bl	8003a78 <_sbrk>
 800a558:	1c43      	adds	r3, r0, #1
 800a55a:	d102      	bne.n	800a562 <_sbrk_r+0x1a>
 800a55c:	682b      	ldr	r3, [r5, #0]
 800a55e:	b103      	cbz	r3, 800a562 <_sbrk_r+0x1a>
 800a560:	6023      	str	r3, [r4, #0]
 800a562:	bd38      	pop	{r3, r4, r5, pc}
 800a564:	20000454 	.word	0x20000454

0800a568 <__sread>:
 800a568:	b510      	push	{r4, lr}
 800a56a:	460c      	mov	r4, r1
 800a56c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a570:	f000 f8e2 	bl	800a738 <_read_r>
 800a574:	2800      	cmp	r0, #0
 800a576:	bfab      	itete	ge
 800a578:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a57a:	89a3      	ldrhlt	r3, [r4, #12]
 800a57c:	181b      	addge	r3, r3, r0
 800a57e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a582:	bfac      	ite	ge
 800a584:	6563      	strge	r3, [r4, #84]	; 0x54
 800a586:	81a3      	strhlt	r3, [r4, #12]
 800a588:	bd10      	pop	{r4, pc}

0800a58a <__swrite>:
 800a58a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a58e:	461f      	mov	r7, r3
 800a590:	898b      	ldrh	r3, [r1, #12]
 800a592:	05db      	lsls	r3, r3, #23
 800a594:	4605      	mov	r5, r0
 800a596:	460c      	mov	r4, r1
 800a598:	4616      	mov	r6, r2
 800a59a:	d505      	bpl.n	800a5a8 <__swrite+0x1e>
 800a59c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5a0:	2302      	movs	r3, #2
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	f000 f898 	bl	800a6d8 <_lseek_r>
 800a5a8:	89a3      	ldrh	r3, [r4, #12]
 800a5aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5b2:	81a3      	strh	r3, [r4, #12]
 800a5b4:	4632      	mov	r2, r6
 800a5b6:	463b      	mov	r3, r7
 800a5b8:	4628      	mov	r0, r5
 800a5ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5be:	f000 b817 	b.w	800a5f0 <_write_r>

0800a5c2 <__sseek>:
 800a5c2:	b510      	push	{r4, lr}
 800a5c4:	460c      	mov	r4, r1
 800a5c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5ca:	f000 f885 	bl	800a6d8 <_lseek_r>
 800a5ce:	1c43      	adds	r3, r0, #1
 800a5d0:	89a3      	ldrh	r3, [r4, #12]
 800a5d2:	bf15      	itete	ne
 800a5d4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a5d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a5da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a5de:	81a3      	strheq	r3, [r4, #12]
 800a5e0:	bf18      	it	ne
 800a5e2:	81a3      	strhne	r3, [r4, #12]
 800a5e4:	bd10      	pop	{r4, pc}

0800a5e6 <__sclose>:
 800a5e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5ea:	f000 b831 	b.w	800a650 <_close_r>
	...

0800a5f0 <_write_r>:
 800a5f0:	b538      	push	{r3, r4, r5, lr}
 800a5f2:	4d07      	ldr	r5, [pc, #28]	; (800a610 <_write_r+0x20>)
 800a5f4:	4604      	mov	r4, r0
 800a5f6:	4608      	mov	r0, r1
 800a5f8:	4611      	mov	r1, r2
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	602a      	str	r2, [r5, #0]
 800a5fe:	461a      	mov	r2, r3
 800a600:	f7f9 fab2 	bl	8003b68 <_write>
 800a604:	1c43      	adds	r3, r0, #1
 800a606:	d102      	bne.n	800a60e <_write_r+0x1e>
 800a608:	682b      	ldr	r3, [r5, #0]
 800a60a:	b103      	cbz	r3, 800a60e <_write_r+0x1e>
 800a60c:	6023      	str	r3, [r4, #0]
 800a60e:	bd38      	pop	{r3, r4, r5, pc}
 800a610:	20000454 	.word	0x20000454

0800a614 <__assert_func>:
 800a614:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a616:	4614      	mov	r4, r2
 800a618:	461a      	mov	r2, r3
 800a61a:	4b09      	ldr	r3, [pc, #36]	; (800a640 <__assert_func+0x2c>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	4605      	mov	r5, r0
 800a620:	68d8      	ldr	r0, [r3, #12]
 800a622:	b14c      	cbz	r4, 800a638 <__assert_func+0x24>
 800a624:	4b07      	ldr	r3, [pc, #28]	; (800a644 <__assert_func+0x30>)
 800a626:	9100      	str	r1, [sp, #0]
 800a628:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a62c:	4906      	ldr	r1, [pc, #24]	; (800a648 <__assert_func+0x34>)
 800a62e:	462b      	mov	r3, r5
 800a630:	f000 f81e 	bl	800a670 <fiprintf>
 800a634:	f000 f89f 	bl	800a776 <abort>
 800a638:	4b04      	ldr	r3, [pc, #16]	; (800a64c <__assert_func+0x38>)
 800a63a:	461c      	mov	r4, r3
 800a63c:	e7f3      	b.n	800a626 <__assert_func+0x12>
 800a63e:	bf00      	nop
 800a640:	2000000c 	.word	0x2000000c
 800a644:	0800ad65 	.word	0x0800ad65
 800a648:	0800ad72 	.word	0x0800ad72
 800a64c:	0800ada0 	.word	0x0800ada0

0800a650 <_close_r>:
 800a650:	b538      	push	{r3, r4, r5, lr}
 800a652:	4d06      	ldr	r5, [pc, #24]	; (800a66c <_close_r+0x1c>)
 800a654:	2300      	movs	r3, #0
 800a656:	4604      	mov	r4, r0
 800a658:	4608      	mov	r0, r1
 800a65a:	602b      	str	r3, [r5, #0]
 800a65c:	f7f9 f9d7 	bl	8003a0e <_close>
 800a660:	1c43      	adds	r3, r0, #1
 800a662:	d102      	bne.n	800a66a <_close_r+0x1a>
 800a664:	682b      	ldr	r3, [r5, #0]
 800a666:	b103      	cbz	r3, 800a66a <_close_r+0x1a>
 800a668:	6023      	str	r3, [r4, #0]
 800a66a:	bd38      	pop	{r3, r4, r5, pc}
 800a66c:	20000454 	.word	0x20000454

0800a670 <fiprintf>:
 800a670:	b40e      	push	{r1, r2, r3}
 800a672:	b503      	push	{r0, r1, lr}
 800a674:	4601      	mov	r1, r0
 800a676:	ab03      	add	r3, sp, #12
 800a678:	4805      	ldr	r0, [pc, #20]	; (800a690 <fiprintf+0x20>)
 800a67a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a67e:	6800      	ldr	r0, [r0, #0]
 800a680:	9301      	str	r3, [sp, #4]
 800a682:	f7ff fe31 	bl	800a2e8 <_vfiprintf_r>
 800a686:	b002      	add	sp, #8
 800a688:	f85d eb04 	ldr.w	lr, [sp], #4
 800a68c:	b003      	add	sp, #12
 800a68e:	4770      	bx	lr
 800a690:	2000000c 	.word	0x2000000c

0800a694 <_fstat_r>:
 800a694:	b538      	push	{r3, r4, r5, lr}
 800a696:	4d07      	ldr	r5, [pc, #28]	; (800a6b4 <_fstat_r+0x20>)
 800a698:	2300      	movs	r3, #0
 800a69a:	4604      	mov	r4, r0
 800a69c:	4608      	mov	r0, r1
 800a69e:	4611      	mov	r1, r2
 800a6a0:	602b      	str	r3, [r5, #0]
 800a6a2:	f7f9 f9c0 	bl	8003a26 <_fstat>
 800a6a6:	1c43      	adds	r3, r0, #1
 800a6a8:	d102      	bne.n	800a6b0 <_fstat_r+0x1c>
 800a6aa:	682b      	ldr	r3, [r5, #0]
 800a6ac:	b103      	cbz	r3, 800a6b0 <_fstat_r+0x1c>
 800a6ae:	6023      	str	r3, [r4, #0]
 800a6b0:	bd38      	pop	{r3, r4, r5, pc}
 800a6b2:	bf00      	nop
 800a6b4:	20000454 	.word	0x20000454

0800a6b8 <_isatty_r>:
 800a6b8:	b538      	push	{r3, r4, r5, lr}
 800a6ba:	4d06      	ldr	r5, [pc, #24]	; (800a6d4 <_isatty_r+0x1c>)
 800a6bc:	2300      	movs	r3, #0
 800a6be:	4604      	mov	r4, r0
 800a6c0:	4608      	mov	r0, r1
 800a6c2:	602b      	str	r3, [r5, #0]
 800a6c4:	f7f9 f9bf 	bl	8003a46 <_isatty>
 800a6c8:	1c43      	adds	r3, r0, #1
 800a6ca:	d102      	bne.n	800a6d2 <_isatty_r+0x1a>
 800a6cc:	682b      	ldr	r3, [r5, #0]
 800a6ce:	b103      	cbz	r3, 800a6d2 <_isatty_r+0x1a>
 800a6d0:	6023      	str	r3, [r4, #0]
 800a6d2:	bd38      	pop	{r3, r4, r5, pc}
 800a6d4:	20000454 	.word	0x20000454

0800a6d8 <_lseek_r>:
 800a6d8:	b538      	push	{r3, r4, r5, lr}
 800a6da:	4d07      	ldr	r5, [pc, #28]	; (800a6f8 <_lseek_r+0x20>)
 800a6dc:	4604      	mov	r4, r0
 800a6de:	4608      	mov	r0, r1
 800a6e0:	4611      	mov	r1, r2
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	602a      	str	r2, [r5, #0]
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	f7f9 f9b8 	bl	8003a5c <_lseek>
 800a6ec:	1c43      	adds	r3, r0, #1
 800a6ee:	d102      	bne.n	800a6f6 <_lseek_r+0x1e>
 800a6f0:	682b      	ldr	r3, [r5, #0]
 800a6f2:	b103      	cbz	r3, 800a6f6 <_lseek_r+0x1e>
 800a6f4:	6023      	str	r3, [r4, #0]
 800a6f6:	bd38      	pop	{r3, r4, r5, pc}
 800a6f8:	20000454 	.word	0x20000454

0800a6fc <__ascii_mbtowc>:
 800a6fc:	b082      	sub	sp, #8
 800a6fe:	b901      	cbnz	r1, 800a702 <__ascii_mbtowc+0x6>
 800a700:	a901      	add	r1, sp, #4
 800a702:	b142      	cbz	r2, 800a716 <__ascii_mbtowc+0x1a>
 800a704:	b14b      	cbz	r3, 800a71a <__ascii_mbtowc+0x1e>
 800a706:	7813      	ldrb	r3, [r2, #0]
 800a708:	600b      	str	r3, [r1, #0]
 800a70a:	7812      	ldrb	r2, [r2, #0]
 800a70c:	1e10      	subs	r0, r2, #0
 800a70e:	bf18      	it	ne
 800a710:	2001      	movne	r0, #1
 800a712:	b002      	add	sp, #8
 800a714:	4770      	bx	lr
 800a716:	4610      	mov	r0, r2
 800a718:	e7fb      	b.n	800a712 <__ascii_mbtowc+0x16>
 800a71a:	f06f 0001 	mvn.w	r0, #1
 800a71e:	e7f8      	b.n	800a712 <__ascii_mbtowc+0x16>

0800a720 <__malloc_lock>:
 800a720:	4801      	ldr	r0, [pc, #4]	; (800a728 <__malloc_lock+0x8>)
 800a722:	f7ff b8c0 	b.w	80098a6 <__retarget_lock_acquire_recursive>
 800a726:	bf00      	nop
 800a728:	20000448 	.word	0x20000448

0800a72c <__malloc_unlock>:
 800a72c:	4801      	ldr	r0, [pc, #4]	; (800a734 <__malloc_unlock+0x8>)
 800a72e:	f7ff b8bb 	b.w	80098a8 <__retarget_lock_release_recursive>
 800a732:	bf00      	nop
 800a734:	20000448 	.word	0x20000448

0800a738 <_read_r>:
 800a738:	b538      	push	{r3, r4, r5, lr}
 800a73a:	4d07      	ldr	r5, [pc, #28]	; (800a758 <_read_r+0x20>)
 800a73c:	4604      	mov	r4, r0
 800a73e:	4608      	mov	r0, r1
 800a740:	4611      	mov	r1, r2
 800a742:	2200      	movs	r2, #0
 800a744:	602a      	str	r2, [r5, #0]
 800a746:	461a      	mov	r2, r3
 800a748:	f7f9 f944 	bl	80039d4 <_read>
 800a74c:	1c43      	adds	r3, r0, #1
 800a74e:	d102      	bne.n	800a756 <_read_r+0x1e>
 800a750:	682b      	ldr	r3, [r5, #0]
 800a752:	b103      	cbz	r3, 800a756 <_read_r+0x1e>
 800a754:	6023      	str	r3, [r4, #0]
 800a756:	bd38      	pop	{r3, r4, r5, pc}
 800a758:	20000454 	.word	0x20000454

0800a75c <__ascii_wctomb>:
 800a75c:	b149      	cbz	r1, 800a772 <__ascii_wctomb+0x16>
 800a75e:	2aff      	cmp	r2, #255	; 0xff
 800a760:	bf85      	ittet	hi
 800a762:	238a      	movhi	r3, #138	; 0x8a
 800a764:	6003      	strhi	r3, [r0, #0]
 800a766:	700a      	strbls	r2, [r1, #0]
 800a768:	f04f 30ff 	movhi.w	r0, #4294967295
 800a76c:	bf98      	it	ls
 800a76e:	2001      	movls	r0, #1
 800a770:	4770      	bx	lr
 800a772:	4608      	mov	r0, r1
 800a774:	4770      	bx	lr

0800a776 <abort>:
 800a776:	b508      	push	{r3, lr}
 800a778:	2006      	movs	r0, #6
 800a77a:	f000 f82b 	bl	800a7d4 <raise>
 800a77e:	2001      	movs	r0, #1
 800a780:	f7f9 f91e 	bl	80039c0 <_exit>

0800a784 <_raise_r>:
 800a784:	291f      	cmp	r1, #31
 800a786:	b538      	push	{r3, r4, r5, lr}
 800a788:	4604      	mov	r4, r0
 800a78a:	460d      	mov	r5, r1
 800a78c:	d904      	bls.n	800a798 <_raise_r+0x14>
 800a78e:	2316      	movs	r3, #22
 800a790:	6003      	str	r3, [r0, #0]
 800a792:	f04f 30ff 	mov.w	r0, #4294967295
 800a796:	bd38      	pop	{r3, r4, r5, pc}
 800a798:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a79a:	b112      	cbz	r2, 800a7a2 <_raise_r+0x1e>
 800a79c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7a0:	b94b      	cbnz	r3, 800a7b6 <_raise_r+0x32>
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	f000 f830 	bl	800a808 <_getpid_r>
 800a7a8:	462a      	mov	r2, r5
 800a7aa:	4601      	mov	r1, r0
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7b2:	f000 b817 	b.w	800a7e4 <_kill_r>
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	d00a      	beq.n	800a7d0 <_raise_r+0x4c>
 800a7ba:	1c59      	adds	r1, r3, #1
 800a7bc:	d103      	bne.n	800a7c6 <_raise_r+0x42>
 800a7be:	2316      	movs	r3, #22
 800a7c0:	6003      	str	r3, [r0, #0]
 800a7c2:	2001      	movs	r0, #1
 800a7c4:	e7e7      	b.n	800a796 <_raise_r+0x12>
 800a7c6:	2400      	movs	r4, #0
 800a7c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a7cc:	4628      	mov	r0, r5
 800a7ce:	4798      	blx	r3
 800a7d0:	2000      	movs	r0, #0
 800a7d2:	e7e0      	b.n	800a796 <_raise_r+0x12>

0800a7d4 <raise>:
 800a7d4:	4b02      	ldr	r3, [pc, #8]	; (800a7e0 <raise+0xc>)
 800a7d6:	4601      	mov	r1, r0
 800a7d8:	6818      	ldr	r0, [r3, #0]
 800a7da:	f7ff bfd3 	b.w	800a784 <_raise_r>
 800a7de:	bf00      	nop
 800a7e0:	2000000c 	.word	0x2000000c

0800a7e4 <_kill_r>:
 800a7e4:	b538      	push	{r3, r4, r5, lr}
 800a7e6:	4d07      	ldr	r5, [pc, #28]	; (800a804 <_kill_r+0x20>)
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	4604      	mov	r4, r0
 800a7ec:	4608      	mov	r0, r1
 800a7ee:	4611      	mov	r1, r2
 800a7f0:	602b      	str	r3, [r5, #0]
 800a7f2:	f7f9 f8d5 	bl	80039a0 <_kill>
 800a7f6:	1c43      	adds	r3, r0, #1
 800a7f8:	d102      	bne.n	800a800 <_kill_r+0x1c>
 800a7fa:	682b      	ldr	r3, [r5, #0]
 800a7fc:	b103      	cbz	r3, 800a800 <_kill_r+0x1c>
 800a7fe:	6023      	str	r3, [r4, #0]
 800a800:	bd38      	pop	{r3, r4, r5, pc}
 800a802:	bf00      	nop
 800a804:	20000454 	.word	0x20000454

0800a808 <_getpid_r>:
 800a808:	f7f9 b8c2 	b.w	8003990 <_getpid>

0800a80c <_init>:
 800a80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a80e:	bf00      	nop
 800a810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a812:	bc08      	pop	{r3}
 800a814:	469e      	mov	lr, r3
 800a816:	4770      	bx	lr

0800a818 <_fini>:
 800a818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a81a:	bf00      	nop
 800a81c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a81e:	bc08      	pop	{r3}
 800a820:	469e      	mov	lr, r3
 800a822:	4770      	bx	lr
