

================================================================
== Vivado HLS Report for 'MaxPool2d'
================================================================
* Date:           Thu May 11 11:34:57 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|  9 ~ 14  |          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    814|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     406|    793|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        -|      -|     451|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     857|   1817|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fcmp_32eOg_U21  |forw_back_fcmp_32eOg  |        0|      0|   66|  239|    0|
    |forw_back_sitofp_dEe_U20  |forw_back_sitofp_dEe  |        0|      0|  340|  554|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  406|  793|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |add_ln339_fu_459_p2    |     +    |      0|  0|   15|           9|           8|
    |add_ln41_fu_229_p2     |     +    |      0|  0|   13|           4|           2|
    |add_ln42_fu_285_p2     |     +    |      0|  0|   13|           4|           2|
    |add_ln43_fu_344_p2     |     +    |      0|  0|   39|          32|          32|
    |add_ln45_fu_295_p2     |     +    |      0|  0|   15|           7|           7|
    |col_2_fu_338_p2        |     +    |      0|  0|   39|          32|           1|
    |i_fu_207_p2            |     +    |      0|  0|   12|           3|           1|
    |j_fu_267_p2            |     +    |      0|  0|   12|           3|           1|
    |row_2_fu_556_p2        |     +    |      0|  0|   39|          32|           1|
    |result_V_2_fu_544_p2   |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_473_p2   |     -    |      0|  0|   15|           7|           8|
    |sub_ln43_fu_327_p2     |     -    |      0|  0|   39|          32|          32|
    |sub_ln45_fu_251_p2     |     -    |      0|  0|   15|           7|           7|
    |and_ln43_2_fu_429_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln43_fu_423_p2     |    and   |      0|  0|    2|           1|           1|
    |icmp_ln38_fu_201_p2    |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln39_fu_261_p2    |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln41_fu_310_p2    |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln42_fu_333_p2    |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln43_4_fu_407_p2  |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln43_5_fu_372_p2  |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln43_6_fu_378_p2  |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln43_fu_401_p2    |   icmp   |      0|  0|   11|           8|           2|
    |r_V_fu_502_p2          |   lshr   |      0|  0|   73|          25|          25|
    |or_ln43_2_fu_419_p2    |    or    |      0|  0|    2|           1|           1|
    |or_ln43_fu_413_p2      |    or    |      0|  0|    2|           1|           1|
    |p_Val2_11_fu_536_p3    |  select  |      0|  0|   32|           1|          32|
    |p_Val2_12_fu_549_p3    |  select  |      0|  0|   32|           1|          32|
    |ush_fu_482_p3          |  select  |      0|  0|    9|           1|           9|
    |r_V_2_fu_508_p2        |    shl   |      0|  0|  243|          79|          79|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  814|         416|         391|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  117|         25|    1|         25|
    |ap_phi_mux_max_num_2_phi_fu_177_p4  |    9|          2|   32|         64|
    |col_0_reg_141                       |    9|          2|   32|         64|
    |grp_fu_185_p0                       |   21|          4|   32|        128|
    |i_0_reg_107                         |    9|          2|    3|          6|
    |j_0_reg_118                         |    9|          2|    3|          6|
    |max_num_0_reg_129                   |    9|          2|   32|         64|
    |max_num_1_reg_151                   |    9|          2|   32|         64|
    |max_num_2_reg_173                   |    9|          2|   32|         64|
    |row_0_reg_163                       |    9|          2|   32|         64|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  210|         45|  231|        549|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln43_reg_629            |  32|   0|   32|          0|
    |and_ln43_2_reg_666          |   1|   0|    1|          0|
    |ap_CS_fsm                   |  24|   0|   24|          0|
    |col_0_reg_141               |  32|   0|   32|          0|
    |conv_out_2_load_reg_639     |  32|   0|   32|          0|
    |i_0_reg_107                 |   3|   0|    3|          0|
    |i_reg_565                   |   3|   0|    3|          0|
    |icmp_ln43_5_reg_645         |   1|   0|    1|          0|
    |icmp_ln43_6_reg_650         |   1|   0|    1|          0|
    |j_0_reg_118                 |   3|   0|    3|          0|
    |j_reg_588                   |   3|   0|    3|          0|
    |locate_matrix_addr_reg_608  |   6|   0|    6|          0|
    |max_num_0_reg_129           |  32|   0|   32|          0|
    |max_num_1_reg_151           |  32|   0|   32|          0|
    |max_num_2_reg_173           |  32|   0|   32|          0|
    |output_matrix_addr_reg_603  |   6|   0|    6|          0|
    |p_Result_s_reg_670          |   1|   0|    1|          0|
    |p_Val2_11_reg_675           |  32|   0|   32|          0|
    |reg_195                     |  32|   0|   32|          0|
    |row_0_reg_163               |  32|   0|   32|          0|
    |sub_ln43_reg_616            |  30|   0|   32|          2|
    |sub_ln45_reg_580            |   6|   0|    7|          1|
    |tmp_7_reg_681               |  32|   0|   32|          0|
    |tmp_V_2_reg_661             |  23|   0|   23|          0|
    |tmp_V_reg_655               |   8|   0|    8|          0|
    |zext_ln41_4_reg_575         |   3|   0|   32|         29|
    |zext_ln41_reg_570           |   3|   0|   32|         29|
    |zext_ln42_2_reg_598         |   3|   0|   32|         29|
    |zext_ln42_reg_593           |   3|   0|   32|         29|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 451|   0|  570|        119|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   MaxPool2d   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   MaxPool2d   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   MaxPool2d   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   MaxPool2d   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   MaxPool2d   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   MaxPool2d   | return value |
|output_matrix_address0  | out |    6|  ap_memory | output_matrix |     array    |
|output_matrix_ce0       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_we0       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_d0        | out |   32|  ap_memory | output_matrix |     array    |
|locate_matrix_address0  | out |    6|  ap_memory | locate_matrix |     array    |
|locate_matrix_ce0       | out |    1|  ap_memory | locate_matrix |     array    |
|locate_matrix_we0       | out |    1|  ap_memory | locate_matrix |     array    |
|locate_matrix_d0        | out |   32|  ap_memory | locate_matrix |     array    |
|conv_out_2_address0     | out |    8|  ap_memory |   conv_out_2  |     array    |
|conv_out_2_ce0          | out |    1|  ap_memory |   conv_out_2  |     array    |
|conv_out_2_q0           |  in |   32|  ap_memory |   conv_out_2  |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

