---
title: "verilog-directive-end"
layout: doc
---
<strong>verilog-directive-end</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>"`\\(endfor\\|endif\\|endswitch\\|endwhile\\)\\>"</pre></br>
<ul><li>  This variable may be risky if used as a file-local variable.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Not documented as a variable.
