# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do ASIP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/pipes {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/pipes/IFID_Pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:12 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/pipes" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/pipes/IFID_Pipe.sv 
# -- Compiling module IFID_Pipe
# 
# Top level modules:
# 	IFID_Pipe
# End time: 16:31:12 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/plus_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:12 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/plus_1.sv 
# -- Compiling module plus_1
# 
# Top level modules:
# 	plus_1
# End time: 16:31:12 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/pc_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:12 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/pc_register.sv 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 16:31:12 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/Mux2_PC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:12 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/Mux2_PC.sv 
# -- Compiling module Mux2_PC
# 
# Top level modules:
# 	Mux2_PC
# End time: 16:31:12 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/IF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:12 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/IF.sv 
# -- Compiling module IF
# 
# Top level modules:
# 	IF
# End time: 16:31:13 on Jun 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/Mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:13 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/Mux2.sv 
# -- Compiling module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 16:31:13 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/Zero_Extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:13 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/Zero_Extend.sv 
# -- Compiling module Zero_Extend
# 
# Top level modules:
# 	Zero_Extend
# End time: 16:31:13 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID/Instr_Decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:13 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID/Instr_Decoder.sv 
# -- Compiling module Instr_Decoder
# 
# Top level modules:
# 	Instr_Decoder
# End time: 16:31:13 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID/Register_Bank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:13 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID/Register_Bank.sv 
# -- Compiling module Register_Bank
# 
# Top level modules:
# 	Register_Bank
# End time: 16:31:13 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID/ID.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:13 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID/ID.sv 
# -- Compiling module ID
# 
# Top level modules:
# 	ID
# End time: 16:31:13 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/pipes {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/pipes/IDEXE_Pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:13 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/pipes" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/pipes/IDEXE_Pipe.sv 
# -- Compiling module IDEXE_Pipe
# 
# Top level modules:
# 	IDEXE_Pipe
# End time: 16:31:14 on Jun 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:14 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/ID/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 16:31:14 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/TOP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:14 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/TOP.sv 
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 16:31:14 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/tb {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/tb/TOP_TB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:14 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/tb" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/tb/TOP_TB.sv 
# -- Compiling module TOP_TB
# 
# Top level modules:
# 	TOP_TB
# End time: 16:31:14 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF {C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/Instruction_Mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:14 on Jun 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF" C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# 
# Top level modules:
# 	Instruction_Mem
# End time: 16:31:14 on Jun 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.TOP_TB
# vsim work.TOP_TB 
# Start time: 16:31:22 on Jun 20,2020
# Loading sv_std.std
# Loading work.TOP_TB
# Loading work.TOP
# Loading work.IF
# Loading work.Mux2_PC
# Loading work.pc_register
# Loading work.Instruction_Mem
# Loading work.plus_1
# Loading work.IFID_Pipe
# Loading work.ID
# Loading work.Instr_Decoder
# Loading work.Control_Unit
# Loading work.Zero_Extend
# Loading work.Mux2
# Loading work.Register_Bank
# Loading work.IDEXE_Pipe
# ** Warning: (vsim-3839) C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/IF.sv(9): Variable '/TOP_TB/uut/fetch/addr_in', driven via a port connection, is multiply driven. See C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/IF.sv(15).
#    Time: 0 ns  Iteration: 0  Instance: /TOP_TB/uut/fetch File: C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/IF/IF.sv
# ** Warning: (vsim-3839) C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/TOP.sv(19): Variable '/TOP_TB/uut/wb_enable', driven via a port connection, is multiply driven. See C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/TOP.sv(31).
#    Time: 0 ns  Iteration: 0  Instance: /TOP_TB/uut File: C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/TOP.sv
# ** Warning: (vsim-3839) C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/TOP.sv(11): Variable '/TOP_TB/uut/pc_en', driven via a port connection, is multiply driven. See C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/TOP.sv(31).
#    Time: 0 ns  Iteration: 0  Instance: /TOP_TB/uut File: C:/Users/jdmon/OneDrive/Escritorio/RSAASIP/TOP.sv
add wave -position end  sim:/TOP_TB/clk
add wave -position end  sim:/TOP_TB/rst
add wave -position end  sim:/TOP_TB/wb_enable_out
add wave -position end  sim:/TOP_TB/rd_mem_en_out
add wave -position end  sim:/TOP_TB/wr_mem_en_out
add wave -position end  sim:/TOP_TB/mux_exe_out
add wave -position end  sim:/TOP_TB/mux_mem_out
add wave -position end  sim:/TOP_TB/jop_lsb_out
add wave -position end  sim:/TOP_TB/jenable_out
add wave -position end  sim:/TOP_TB/pc_en_out
add wave -position end  sim:/TOP_TB/src1_out
add wave -position end  sim:/TOP_TB/src2_out
add wave -position end  sim:/TOP_TB/src3_out
add wave -position end  sim:/TOP_TB/imm_out
add wave -position end  sim:/TOP_TB/alu_op_out
add wave -position end  sim:/TOP_TB/addr_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-VM7QFMR  ProcessID: 11200
#           Attempting to use alternate WLF file "./wlft6k5nvx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6k5nvx
run -all
# End time: 16:33:25 on Jun 20,2020, Elapsed time: 0:02:03
# Errors: 0, Warnings: 5
