make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libcompiler_rt'
 CC       umodsi3.o
 CC       udivsi3.o
 CC       divsi3.o
 CC       modsi3.o
 CC       comparesf2.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/compiler_rt/lib/builtins/comparesf2.c:85:1: warning: function declaration isn’t a prototype [-Wstrict-prototypes]
 FNALIAS(__cmpsf2, __lesf2);
 ^
 CC       comparedf2.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/compiler_rt/lib/builtins/comparedf2.c:85:1: warning: function declaration isn’t a prototype [-Wstrict-prototypes]
 FNALIAS(__cmpdf2, __ledf2);
 ^
 CC       negsf2.o
 CC       negdf2.o
 CC       addsf3.o
 CC       subsf3.o
 CC       mulsf3.o
 CC       divsf3.o
 CC       lshrdi3.o
 CC       muldi3.o
 CC       divdi3.o
 CC       ashldi3.o
 CC       ashrdi3.o
 CC       udivmoddi4.o
 CC       floatsisf.o
 CC       floatunsisf.o
 CC       fixsfsi.o
 CC       fixdfdi.o
 CC       fixunssfsi.o
 CC       fixunsdfdi.o
 CC       adddf3.o
 CC       subdf3.o
 CC       muldf3.o
 CC       divdf3.o
 CC       floatsidf.o
 CC       floatunsidf.o
 CC       floatdidf.o
 CC       fixdfsi.o
 CC       fixunsdfsi.o
 CC       clzsi2.o
 CC       ctzsi2.o
 CC       udivdi3.o
 CC       umoddi3.o
 CC       moddi3.o
 CC       ucmpdi2.o
 CC       libcompiler_rt.a
 AR       libcompiler_rt.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libcompiler_rt'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libbase'
 CC       crt0-lm32.o
 CC       exception.o
 CC       libc.o
 CC       errno.o
 CC       crc16.o
 CC       crc32.o
 CC       console.o
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       qsort.o
 CC       strtod.o
 CC       spiflash.o
 CC       strcasecmp.o
 CC       vsnprintf.o
 AR       libbase.a
 CC       vsnprintf-nofloat.o
 AR       libbase-nofloat.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libbase'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libnet'
 CC       microudp.o
 CC       tftp.o
 AR       libnet.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libnet'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/bios'
 CC       isr.o
 CC       sdram.o
 CC       main.o
 CC       boot-helper-lm32.o
 CC       boot.o
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python -m litex.soc.tools.mkmscimg bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/bios'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/uip'
 CC       clock-arch.o
 CC       rtimer-arch.o
 CC       liteethmac-drv.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/uip/liteethmac-drv.c:24:21: warning: ‘rxslot’ defined but not used [-Wunused-variable]
 static unsigned int rxslot;
                     ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/uip/liteethmac-drv.c:25:21: warning: ‘rxlen’ defined but not used [-Wunused-variable]
 static unsigned int rxlen;
                     ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/uip/liteethmac-drv.c:26:25: warning: ‘rxbuffer’ defined but not used [-Wunused-variable]
 static ethernet_buffer *rxbuffer;
                         ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/uip/liteethmac-drv.c:27:25: warning: ‘rxbuffer0’ defined but not used [-Wunused-variable]
 static ethernet_buffer *rxbuffer0;
                         ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/uip/liteethmac-drv.c:28:25: warning: ‘rxbuffer1’ defined but not used [-Wunused-variable]
 static ethernet_buffer *rxbuffer1;
                         ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/uip/liteethmac-drv.c:29:21: warning: ‘txslot’ defined but not used [-Wunused-variable]
 static unsigned int txslot;
                     ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/uip/liteethmac-drv.c:30:21: warning: ‘txlen’ defined but not used [-Wunused-variable]
 static unsigned int txlen;
                     ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/uip/liteethmac-drv.c:31:25: warning: ‘txbuffer’ defined but not used [-Wunused-variable]
 static ethernet_buffer *txbuffer;
                         ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/uip/liteethmac-drv.c:32:25: warning: ‘txbuffer0’ defined but not used [-Wunused-variable]
 static ethernet_buffer *txbuffer0;
                         ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/uip/liteethmac-drv.c:33:25: warning: ‘txbuffer1’ defined but not used [-Wunused-variable]
 static ethernet_buffer *txbuffer1;
                         ^
 AR       libuip.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/uip'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/firmware'
 CC       bist.o
 CC       ci.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c: In function ‘status_short_print’:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c:351:15: warning: unused variable ‘underflows’ [-Wunused-variable]
  unsigned int underflows;
               ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c: In function ‘status_print’:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c:450:15: warning: unused variable ‘underflows’ [-Wunused-variable]
  unsigned int underflows;
               ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c: At top level:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c:941:21: warning: ‘log2’ defined but not used [-Wunused-function]
 static unsigned int log2(unsigned int v)
                     ^
 CC       config.o
 CC       edid.o
 CC       encoder.o
 CC       etherbone.o
 CC       ethernet.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ethernet.c:9:12: warning: ‘uip_periodic_event’ defined but not used [-Wunused-variable]
 static int uip_periodic_event;
            ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ethernet.c:10:12: warning: ‘uip_periodic_period’ defined but not used [-Wunused-variable]
 static int uip_periodic_period;
            ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ethernet.c:12:12: warning: ‘uip_arp_event’ defined but not used [-Wunused-variable]
 static int uip_arp_event;
            ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ethernet.c:13:12: warning: ‘uip_arp_period’ defined but not used [-Wunused-variable]
 static int uip_arp_period;
            ^
 CC       fx2.o
 CC       hdmi_in0.o
 CC       hdmi_in1.o
 CC       hdmi_out0.o
 CC       hdmi_out1.o
 CC       heartbeat.o
 CC       i2c.o
 CC       isr.o
 CC       main.o
 CC       mdio.o
 CC       opsis_eeprom.o
bash /home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/version_data.sh
Updating version_data.h
Updating version_data.c
 CC       pattern.o
 CC       pll.o
 CC       processor.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/processor.c: In function ‘fb_set_mode’:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/processor.c:481:15: warning: unused variable ‘hdmi_out1_enabled’ [-Wunused-variable]
  unsigned int hdmi_out1_enabled;
               ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/processor.c:480:15: warning: unused variable ‘hdmi_out0_enabled’ [-Wunused-variable]
  unsigned int hdmi_out0_enabled;
               ^
 CC       reboot.o
 CC       stdio_wrap.o
 CC       telnet.o
 CC       tofe_eeprom.o
 CC       uptime.o
 CC       version.o
 CC       version_data.o
cp /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/bios/boot-helper-lm32.S boot-helper-lm32.S
 CC       boot-helper-lm32.o
 LD       firmware.elf
chmod -x firmware.elf
 OBJCOPY  firmware.bin
chmod -x firmware.bin
python -m litex.soc.tools.mkmscimg firmware.elf
python -m litex.soc.tools.mkmscimg -f firmware.bin -o firmware.fbi
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/firmware'
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx9-csg324-2

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 9772: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 9825: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 9834: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 9890: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 9940: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10036: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10067: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10095: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10126: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10154: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10185: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10213: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10244: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10272: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10303: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10331: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10362: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10390: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10421: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10449: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10480: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10508: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10539: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10567: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10598: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10626: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10657: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10685: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10716: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10744: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10775: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10803: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10834: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10862: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10893: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10921: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10952: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 10980: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11006: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 80: Using initial value of memtestsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 99: Using initial value of memtestsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 112: Using initial value of memtestsoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 140: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 144: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 149: Using initial value of crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 183: Using initial value of bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 375: Using initial value of controllerinjector_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 391: Using initial value of controllerinjector_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 471: Using initial value of controllerinjector_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 472: Using initial value of controllerinjector_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 500: Using initial value of controllerinjector_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 515: Using initial value of controllerinjector_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 561: Using initial value of controllerinjector_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 576: Using initial value of controllerinjector_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 622: Using initial value of controllerinjector_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 637: Using initial value of controllerinjector_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 683: Using initial value of controllerinjector_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 698: Using initial value of controllerinjector_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 723: Using initial value of controllerinjector_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 724: Using initial value of controllerinjector_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 725: Using initial value of controllerinjector_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 742: Using initial value of controllerinjector_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 757: Using initial value of controllerinjector_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 758: Using initial value of controllerinjector_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 759: Using initial value of controllerinjector_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 760: Using initial value of controllerinjector_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 761: Using initial value of controllerinjector_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 775: Using initial value of controllerinjector_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 778: Using initial value of controllerinjector_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 908: Using initial value of litedramport0_wdata_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 914: Using initial value of litedramwriteportupconverter_counter_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 944: Using initial value of generator_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 947: Using initial value of generator_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 965: Using initial value of generator_core_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 978: Using initial value of generator_core_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1047: Using initial value of litedramport1_cmd_payload_we0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1050: Using initial value of litedramport1_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1051: Using initial value of litedramport1_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1054: Using initial value of litedramport1_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1062: Using initial value of litedramport1_rdata_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1064: Using initial value of litedramport1_flush since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1067: Using initial value of litedramreadportupconverter_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1080: Using initial value of litedramreadportupconverter_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1135: Using initial value of checker_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1138: Using initial value of checker_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1178: Using initial value of checker_core_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1271: Using initial value of suart_rx since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1272: Using initial value of suart_phy_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1284: Using initial value of suart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1320: Using initial value of suart_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1333: Using initial value of suart_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1362: Using initial value of suart_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1376: Using initial value of uartbridge_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1404: Using initial value of uartbridge_wishbone_cti since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1405: Using initial value of uartbridge_wishbone_bte since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1429: Using initial value of frontend_sink_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1431: Using initial value of frontend_sink_sink_payload_hit since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1555: Using initial value of storage_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1568: Using initial value of storage_mem_ready_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 1587: Using initial value of storage_mem_replace since it is never assigned
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 2489: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 2490: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 2546: Assignment to controllerinjector_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 2561: Assignment to controllerinjector_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 2832: Assignment to controllerinjector_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 2981: Assignment to controllerinjector_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3130: Assignment to controllerinjector_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3279: Assignment to controllerinjector_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3428: Assignment to controllerinjector_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3489: Assignment to controllerinjector_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3709: Assignment to litedramport1_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3711: Assignment to litedramport0_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3743: Assignment to litedramport0_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3785: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3838: Assignment to litedramport0_wdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3840: Assignment to litedramport0_wdata_last0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3883: Assignment to litedramport1_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3919: Assignment to litedramreadportupconverter_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3924: Assignment to litedramreadportupconverter_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3952: Assignment to litedramreadportupconverter_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3970: Assignment to litedramreadportupconverter_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 3999: Assignment to litedramreadportupconverter_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4045: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4050: Assignment to word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4120: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4128: Assignment to port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4304: Assignment to irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4344: Assignment to generator_core_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4436: Assignment to litedramport1_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4448: Assignment to checker_core_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4596: Assignment to suart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4600: Assignment to suart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4699: Assignment to suart_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4725: Assignment to uartbridge_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4726: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4754: Assignment to uartbridge_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4873: Assignment to frontend_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4913: Assignment to frontend_strideconverter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 4968: Assignment to frontend_sink_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5006: Assignment to storage_mem_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5091: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5092: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5096: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5114: Assignment to uartbridge_wishbone_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5135: Assignment to memtestsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5136: Assignment to memtestsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5139: Assignment to memtestsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5142: Assignment to memtestsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5143: Assignment to memtestsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5145: Assignment to bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5146: Assignment to bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5148: Assignment to bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5149: Assignment to bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5150: Assignment to bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5218: Assignment to storage_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5224: Assignment to memtestsoc_csrbank0_storage_idle_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5225: Assignment to memtestsoc_csrbank0_storage_idle_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5226: Assignment to memtestsoc_csrbank0_storage_wait_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5227: Assignment to memtestsoc_csrbank0_storage_wait_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5228: Assignment to memtestsoc_csrbank0_storage_run_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5229: Assignment to memtestsoc_csrbank0_storage_run_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5230: Assignment to memtestsoc_csrbank0_storage_mem_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5231: Assignment to memtestsoc_csrbank0_storage_mem_valid_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5234: Assignment to memtestsoc_csrbank0_storage_mem_data11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5235: Assignment to memtestsoc_csrbank0_storage_mem_data11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5236: Assignment to memtestsoc_csrbank0_storage_mem_data10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5237: Assignment to memtestsoc_csrbank0_storage_mem_data10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5238: Assignment to memtestsoc_csrbank0_storage_mem_data9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5239: Assignment to memtestsoc_csrbank0_storage_mem_data9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5240: Assignment to memtestsoc_csrbank0_storage_mem_data8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5241: Assignment to memtestsoc_csrbank0_storage_mem_data8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5242: Assignment to memtestsoc_csrbank0_storage_mem_data7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5243: Assignment to memtestsoc_csrbank0_storage_mem_data7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5244: Assignment to memtestsoc_csrbank0_storage_mem_data6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5245: Assignment to memtestsoc_csrbank0_storage_mem_data6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5246: Assignment to memtestsoc_csrbank0_storage_mem_data5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5247: Assignment to memtestsoc_csrbank0_storage_mem_data5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5248: Assignment to memtestsoc_csrbank0_storage_mem_data4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5249: Assignment to memtestsoc_csrbank0_storage_mem_data4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5250: Assignment to memtestsoc_csrbank0_storage_mem_data3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5251: Assignment to memtestsoc_csrbank0_storage_mem_data3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5252: Assignment to memtestsoc_csrbank0_storage_mem_data2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5253: Assignment to memtestsoc_csrbank0_storage_mem_data2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5254: Assignment to memtestsoc_csrbank0_storage_mem_data1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5255: Assignment to memtestsoc_csrbank0_storage_mem_data1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5256: Assignment to memtestsoc_csrbank0_storage_mem_data0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5257: Assignment to memtestsoc_csrbank0_storage_mem_data0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5310: Assignment to memtestsoc_csrbank1_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5311: Assignment to memtestsoc_csrbank1_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5312: Assignment to eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5313: Assignment to eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5324: Assignment to checker_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5326: Assignment to checker_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5340: Assignment to memtestsoc_csrbank2_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5341: Assignment to memtestsoc_csrbank2_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5342: Assignment to memtestsoc_csrbank2_err_count3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5343: Assignment to memtestsoc_csrbank2_err_count3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5344: Assignment to memtestsoc_csrbank2_err_count2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5345: Assignment to memtestsoc_csrbank2_err_count2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5346: Assignment to memtestsoc_csrbank2_err_count1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5347: Assignment to memtestsoc_csrbank2_err_count1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5348: Assignment to memtestsoc_csrbank2_err_count0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5349: Assignment to memtestsoc_csrbank2_err_count0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5364: Assignment to generator_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5366: Assignment to generator_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5368: Assignment to memtestsoc_csrbank3_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5369: Assignment to memtestsoc_csrbank3_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5392: Assignment to memtestsoc_csrbank4_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5393: Assignment to memtestsoc_csrbank4_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5394: Assignment to memtestsoc_csrbank4_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5395: Assignment to memtestsoc_csrbank4_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5396: Assignment to memtestsoc_csrbank4_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5397: Assignment to memtestsoc_csrbank4_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5398: Assignment to memtestsoc_csrbank4_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5399: Assignment to memtestsoc_csrbank4_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5400: Assignment to memtestsoc_csrbank4_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5401: Assignment to memtestsoc_csrbank4_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5402: Assignment to memtestsoc_csrbank4_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5403: Assignment to memtestsoc_csrbank4_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5404: Assignment to memtestsoc_csrbank4_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5405: Assignment to memtestsoc_csrbank4_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5406: Assignment to memtestsoc_csrbank4_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5407: Assignment to memtestsoc_csrbank4_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5408: Assignment to memtestsoc_csrbank4_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5409: Assignment to memtestsoc_csrbank4_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5410: Assignment to memtestsoc_csrbank4_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5411: Assignment to memtestsoc_csrbank4_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5412: Assignment to memtestsoc_csrbank4_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5413: Assignment to memtestsoc_csrbank4_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5414: Assignment to memtestsoc_csrbank4_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5415: Assignment to memtestsoc_csrbank4_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5416: Assignment to memtestsoc_csrbank4_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5417: Assignment to memtestsoc_csrbank4_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5418: Assignment to memtestsoc_csrbank4_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5419: Assignment to memtestsoc_csrbank4_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5420: Assignment to memtestsoc_csrbank4_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5421: Assignment to memtestsoc_csrbank4_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5422: Assignment to memtestsoc_csrbank4_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5423: Assignment to memtestsoc_csrbank4_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5424: Assignment to memtestsoc_csrbank4_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5425: Assignment to memtestsoc_csrbank4_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5426: Assignment to memtestsoc_csrbank4_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5427: Assignment to memtestsoc_csrbank4_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5428: Assignment to memtestsoc_csrbank4_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5429: Assignment to memtestsoc_csrbank4_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5430: Assignment to memtestsoc_csrbank4_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5431: Assignment to memtestsoc_csrbank4_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5432: Assignment to memtestsoc_csrbank4_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5433: Assignment to memtestsoc_csrbank4_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5434: Assignment to memtestsoc_csrbank4_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5435: Assignment to memtestsoc_csrbank4_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5436: Assignment to memtestsoc_csrbank4_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5437: Assignment to memtestsoc_csrbank4_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5438: Assignment to memtestsoc_csrbank4_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5439: Assignment to memtestsoc_csrbank4_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5440: Assignment to memtestsoc_csrbank4_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5441: Assignment to memtestsoc_csrbank4_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5442: Assignment to memtestsoc_csrbank4_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5443: Assignment to memtestsoc_csrbank4_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5444: Assignment to memtestsoc_csrbank4_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5445: Assignment to memtestsoc_csrbank4_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5446: Assignment to memtestsoc_csrbank4_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5447: Assignment to memtestsoc_csrbank4_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5448: Assignment to memtestsoc_csrbank4_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5449: Assignment to memtestsoc_csrbank4_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5450: Assignment to memtestsoc_csrbank4_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5451: Assignment to memtestsoc_csrbank4_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5452: Assignment to memtestsoc_csrbank4_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5453: Assignment to memtestsoc_csrbank4_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5454: Assignment to memtestsoc_csrbank4_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5455: Assignment to memtestsoc_csrbank4_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5456: Assignment to memtestsoc_csrbank4_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5457: Assignment to memtestsoc_csrbank4_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5458: Assignment to memtestsoc_csrbank4_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5459: Assignment to memtestsoc_csrbank4_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5460: Assignment to memtestsoc_csrbank4_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5461: Assignment to memtestsoc_csrbank4_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5462: Assignment to memtestsoc_csrbank4_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5463: Assignment to memtestsoc_csrbank4_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5464: Assignment to memtestsoc_csrbank4_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5465: Assignment to memtestsoc_csrbank4_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5466: Assignment to memtestsoc_csrbank4_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5467: Assignment to memtestsoc_csrbank4_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5468: Assignment to memtestsoc_csrbank4_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5469: Assignment to memtestsoc_csrbank4_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5470: Assignment to memtestsoc_csrbank4_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5471: Assignment to memtestsoc_csrbank4_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5472: Assignment to memtestsoc_csrbank4_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5473: Assignment to memtestsoc_csrbank4_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5474: Assignment to memtestsoc_csrbank4_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5475: Assignment to memtestsoc_csrbank4_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5476: Assignment to memtestsoc_csrbank4_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5477: Assignment to memtestsoc_csrbank4_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5478: Assignment to memtestsoc_csrbank4_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5479: Assignment to memtestsoc_csrbank4_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5529: Assignment to controllerinjector_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5545: Assignment to memtestsoc_csrbank5_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5546: Assignment to memtestsoc_csrbank5_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5547: Assignment to memtestsoc_csrbank5_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5548: Assignment to memtestsoc_csrbank5_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5549: Assignment to memtestsoc_csrbank5_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5550: Assignment to memtestsoc_csrbank5_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5551: Assignment to memtestsoc_csrbank5_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5552: Assignment to memtestsoc_csrbank5_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5555: Assignment to controllerinjector_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5571: Assignment to memtestsoc_csrbank5_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5572: Assignment to memtestsoc_csrbank5_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5573: Assignment to memtestsoc_csrbank5_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5574: Assignment to memtestsoc_csrbank5_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5575: Assignment to memtestsoc_csrbank5_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5576: Assignment to memtestsoc_csrbank5_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5577: Assignment to memtestsoc_csrbank5_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5578: Assignment to memtestsoc_csrbank5_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5579: Assignment to controllerinjector_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5581: Assignment to memtestsoc_csrbank5_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5582: Assignment to memtestsoc_csrbank5_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5583: Assignment to memtestsoc_csrbank5_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5584: Assignment to memtestsoc_csrbank5_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5585: Assignment to memtestsoc_csrbank5_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5586: Assignment to memtestsoc_csrbank5_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5587: Assignment to memtestsoc_csrbank5_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5588: Assignment to memtestsoc_csrbank5_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5589: Assignment to memtestsoc_csrbank5_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5590: Assignment to memtestsoc_csrbank5_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5591: Assignment to memtestsoc_csrbank5_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5592: Assignment to memtestsoc_csrbank5_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5593: Assignment to memtestsoc_csrbank5_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5594: Assignment to memtestsoc_csrbank5_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5655: Assignment to memtestsoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5657: Assignment to memtestsoc_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5658: Assignment to memtestsoc_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5659: Assignment to memtestsoc_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5660: Assignment to memtestsoc_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5661: Assignment to memtestsoc_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5662: Assignment to memtestsoc_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5663: Assignment to memtestsoc_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5664: Assignment to memtestsoc_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5665: Assignment to memtestsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5666: Assignment to memtestsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5692: Assignment to memtestsoc_csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5693: Assignment to memtestsoc_csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5694: Assignment to memtestsoc_csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5695: Assignment to memtestsoc_csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5696: Assignment to suart_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 5697: Assignment to suart_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 7321: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 7259: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 7682: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 7683: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 7723: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 7742: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 7325: Assignment to memtestsoc_load_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0100000000010000000000000000000)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0100000000010000000000000000000,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=270.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2'b11,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 9868: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 9871: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 9877: Assignment to crg_unbuf_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 9880: Assignment to crg_unbuf_periph ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11043: Assignment to controllerinjector_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11057: Assignment to controllerinjector_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11071: Assignment to controllerinjector_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11085: Assignment to controllerinjector_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11133: Assignment to generator_core_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11147: Assignment to litedramreadportupconverter_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11161: Assignment to checker_core_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11175: Assignment to suart_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11189: Assignment to suart_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11205: Assignment to frontend_asyncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11222: Assignment to storage_mem_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" Line 11282: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <generator_base_sync_ibuffer>.
    Set property "register_balancing = no" for signal <generator_length_sync_ibuffer>.
    Set property "register_balancing = no" for signal <checker_base_sync_ibuffer>.
    Set property "register_balancing = no" for signal <checker_length_sync_ibuffer>.
    Set property "register_balancing = no" for signal <checker_err_count_sync_ibuffer>.
    Set property "register_balancing = no" for signal <frontend_asyncfifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <frontend_asyncfifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" line 9774: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" line 9774: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" line 9774: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" line 9774: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" line 9774: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/gateware/top.v" line 9774: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
    Found 4096x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8x23-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 8x23-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x23-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x23-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 16x33-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 16x33-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 16x9-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x91-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 64x90-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Register <checker_err_count_sync_starter> equivalent to <generator_base_sync_starter> has been removed
    Register <checker_length_sync_starter> equivalent to <generator_base_sync_starter> has been removed
    Register <checker_base_sync_starter> equivalent to <generator_base_sync_starter> has been removed
    Register <generator_length_sync_starter> equivalent to <generator_base_sync_starter> has been removed
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Register <memadr_6> equivalent to <memadr_5> has been removed
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 2-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 2-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <memtestsoc_sram_bus_ack>.
    Found 14-bit register for signal <memtestsoc_interface_adr>.
    Found 1-bit register for signal <memtestsoc_interface_we>.
    Found 8-bit register for signal <memtestsoc_interface_dat_w>.
    Found 32-bit register for signal <memtestsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <memtestsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <memtestsoc_counter>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<31>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<30>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<29>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<28>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<27>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<26>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<25>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<24>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<23>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<22>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<21>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<20>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<19>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<18>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<17>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<16>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<15>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<14>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<13>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<12>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<11>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<10>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<9>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<8>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<7>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<6>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<5>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<4>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<3>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<2>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<1>>.
    Found 1-bit register for signal <memtestsoc_load_storage_full<0>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<31>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<30>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<29>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<28>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<27>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<26>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<25>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<24>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<23>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<22>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<21>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<20>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<19>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<18>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<17>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<16>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<15>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<14>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<13>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<12>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<11>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<10>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<9>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<8>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<7>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<6>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<5>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<4>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<3>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<2>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<1>>.
    Found 1-bit register for signal <memtestsoc_reload_storage_full<0>>.
    Found 1-bit register for signal <memtestsoc_en_storage_full>.
    Found 32-bit register for signal <memtestsoc_value_status>.
    Found 1-bit register for signal <memtestsoc_zero_pending>.
    Found 1-bit register for signal <memtestsoc_zero_old_trigger>.
    Found 1-bit register for signal <memtestsoc_eventmanager_storage_full>.
    Found 32-bit register for signal <memtestsoc_value>.
    Found 57-bit register for signal <dna_status>.
    Found 7-bit register for signal <dna_cnt>.
    Found 1-bit register for signal <bus_ack>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 32-bit register for signal <sr>.
    Found 2-bit register for signal <i>.
    Found 1-bit register for signal <miso>.
    Found 9-bit register for signal <counter>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 16-bit register for signal <ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 4-bit register for signal <controllerinjector_storage_full>.
    Found 6-bit register for signal <controllerinjector_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <controllerinjector_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <controllerinjector_phaseinjector0_status>.
    Found 6-bit register for signal <controllerinjector_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <controllerinjector_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <controllerinjector_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <controllerinjector_phaseinjector1_status>.
    Found 13-bit register for signal <controllerinjector_dfi_p0_address>.
    Found 2-bit register for signal <controllerinjector_dfi_p0_bank>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_cas_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_ras_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_we_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <controllerinjector_dfi_p0_rddata_en>.
    Found 13-bit register for signal <controllerinjector_dfi_p1_address>.
    Found 2-bit register for signal <controllerinjector_dfi_p1_bank>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_cas_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_ras_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_we_n>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <controllerinjector_dfi_p1_rddata_en>.
    Found 13-bit register for signal <controllerinjector_cmd_payload_a>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_cas>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_ras>.
    Found 1-bit register for signal <controllerinjector_cmd_payload_we>.
    Found 1-bit register for signal <controllerinjector_seq_done>.
    Found 4-bit register for signal <controllerinjector_counter>.
    Found 10-bit register for signal <controllerinjector_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine0_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine0_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine0_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine1_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine1_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine1_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine2_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine2_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine2_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_count>.
    Found 4-bit register for signal <controllerinjector_bankmachine3_level>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_produce>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_consume>.
    Found 1-bit register for signal <controllerinjector_bankmachine3_has_openrow>.
    Found 13-bit register for signal <controllerinjector_bankmachine3_openrow>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_count>.
    Found 2-bit register for signal <controllerinjector_choose_cmd_grant>.
    Found 2-bit register for signal <controllerinjector_choose_req_grant>.
    Found 5-bit register for signal <controllerinjector_time0>.
    Found 4-bit register for signal <controllerinjector_time1>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads_status>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites_status>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_valid>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_ready>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <controllerinjector_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <controllerinjector_bandwidth_counter>.
    Found 1-bit register for signal <controllerinjector_bandwidth_period>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nreads_r>.
    Found 24-bit register for signal <controllerinjector_bandwidth_nwrites_r>.
    Found 1-bit register for signal <adr_offset_r>.
    Found 8-bit register for signal <leds_storage_full>.
    Found 1-bit register for signal <eventsourceprocess0_pending>.
    Found 1-bit register for signal <eventsourceprocess0_old_trigger>.
    Found 20-bit register for signal <waittimer0_count>.
    Found 1-bit register for signal <eventsourceprocess1_pending>.
    Found 1-bit register for signal <eventsourceprocess1_old_trigger>.
    Found 20-bit register for signal <waittimer1_count>.
    Found 1-bit register for signal <eventsourceprocess2_pending>.
    Found 1-bit register for signal <eventsourceprocess2_old_trigger>.
    Found 20-bit register for signal <waittimer2_count>.
    Found 1-bit register for signal <eventsourceprocess3_pending>.
    Found 1-bit register for signal <eventsourceprocess3_old_trigger>.
    Found 20-bit register for signal <waittimer3_count>.
    Found 1-bit register for signal <eventsourceprocess4_pending>.
    Found 1-bit register for signal <eventsourceprocess4_old_trigger>.
    Found 20-bit register for signal <waittimer4_count>.
    Found 5-bit register for signal <eventmanager_storage_full>.
    Found 1-bit register for signal <litedramwriteportupconverter_we>.
    Found 23-bit register for signal <litedramwriteportupconverter_address>.
    Found 1-bit register for signal <litedramwriteportupconverter_counter>.
    Found 72-bit register for signal <litedramwriteportupconverter_converter_source_payload_data>.
    Found 1-bit register for signal <litedramwriteportupconverter_converter_demux>.
    Found 1-bit register for signal <litedramwriteportupconverter_converter_strobe_all>.
    Found 1-bit register for signal <generator_base_storage_full<23>>.
    Found 1-bit register for signal <generator_base_storage_full<22>>.
    Found 1-bit register for signal <generator_base_storage_full<21>>.
    Found 1-bit register for signal <generator_base_storage_full<20>>.
    Found 1-bit register for signal <generator_base_storage_full<19>>.
    Found 1-bit register for signal <generator_base_storage_full<18>>.
    Found 1-bit register for signal <generator_base_storage_full<17>>.
    Found 1-bit register for signal <generator_base_storage_full<16>>.
    Found 1-bit register for signal <generator_base_storage_full<15>>.
    Found 1-bit register for signal <generator_base_storage_full<14>>.
    Found 1-bit register for signal <generator_base_storage_full<13>>.
    Found 1-bit register for signal <generator_base_storage_full<12>>.
    Found 1-bit register for signal <generator_base_storage_full<11>>.
    Found 1-bit register for signal <generator_base_storage_full<10>>.
    Found 1-bit register for signal <generator_base_storage_full<9>>.
    Found 1-bit register for signal <generator_base_storage_full<8>>.
    Found 1-bit register for signal <generator_base_storage_full<7>>.
    Found 1-bit register for signal <generator_base_storage_full<6>>.
    Found 1-bit register for signal <generator_base_storage_full<5>>.
    Found 1-bit register for signal <generator_base_storage_full<4>>.
    Found 1-bit register for signal <generator_base_storage_full<3>>.
    Found 1-bit register for signal <generator_base_storage_full<2>>.
    Found 1-bit register for signal <generator_base_storage_full<1>>.
    Found 1-bit register for signal <generator_base_storage_full<0>>.
    Found 1-bit register for signal <generator_length_storage_full<23>>.
    Found 1-bit register for signal <generator_length_storage_full<22>>.
    Found 1-bit register for signal <generator_length_storage_full<21>>.
    Found 1-bit register for signal <generator_length_storage_full<20>>.
    Found 1-bit register for signal <generator_length_storage_full<19>>.
    Found 1-bit register for signal <generator_length_storage_full<18>>.
    Found 1-bit register for signal <generator_length_storage_full<17>>.
    Found 1-bit register for signal <generator_length_storage_full<16>>.
    Found 1-bit register for signal <generator_length_storage_full<15>>.
    Found 1-bit register for signal <generator_length_storage_full<14>>.
    Found 1-bit register for signal <generator_length_storage_full<13>>.
    Found 1-bit register for signal <generator_length_storage_full<12>>.
    Found 1-bit register for signal <generator_length_storage_full<11>>.
    Found 1-bit register for signal <generator_length_storage_full<10>>.
    Found 1-bit register for signal <generator_length_storage_full<9>>.
    Found 1-bit register for signal <generator_length_storage_full<8>>.
    Found 1-bit register for signal <generator_length_storage_full<7>>.
    Found 1-bit register for signal <generator_length_storage_full<6>>.
    Found 1-bit register for signal <generator_length_storage_full<5>>.
    Found 1-bit register for signal <generator_length_storage_full<4>>.
    Found 1-bit register for signal <generator_length_storage_full<3>>.
    Found 1-bit register for signal <generator_length_storage_full<2>>.
    Found 1-bit register for signal <generator_length_storage_full<1>>.
    Found 1-bit register for signal <generator_length_storage_full<0>>.
    Found 5-bit register for signal <generator_core_fifo_level>.
    Found 4-bit register for signal <generator_core_fifo_produce>.
    Found 4-bit register for signal <generator_core_fifo_consume>.
    Found 32-bit register for signal <generator_core_o>.
    Found 31-bit register for signal <generator_core_state>.
    Found 24-bit register for signal <generator_core_cmd_counter>.
    Found 1-bit register for signal <generator_reset_sync_toggle_i>.
    Found 1-bit register for signal <generator_reset_sync_toggle_o_r>.
    Found 1-bit register for signal <generator_start_sync_toggle_i>.
    Found 1-bit register for signal <generator_start_sync_toggle_o_r>.
    Found 24-bit register for signal <generator_base_sync_o>.
    Found 1-bit register for signal <generator_base_sync_starter>.
    Found 1-bit register for signal <generator_base_sync_ping_toggle_i>.
    Found 1-bit register for signal <generator_base_sync_ping_toggle_o_r>.
    Found 1-bit register for signal <generator_base_sync_pong_toggle_i>.
    Found 1-bit register for signal <generator_base_sync_pong_toggle_o_r>.
    Found 8-bit register for signal <generator_base_sync_count>.
    Found 24-bit register for signal <generator_base_sync_ibuffer>.
    Found 24-bit register for signal <generator_length_sync_o>.
    Found 1-bit register for signal <generator_length_sync_ping_toggle_i>.
    Found 1-bit register for signal <generator_length_sync_ping_toggle_o_r>.
    Found 1-bit register for signal <generator_length_sync_pong_toggle_i>.
    Found 1-bit register for signal <generator_length_sync_pong_toggle_o_r>.
    Found 8-bit register for signal <generator_length_sync_count>.
    Found 24-bit register for signal <generator_length_sync_ibuffer>.
    Found 3-bit register for signal <litedramreadportupconverter_cmd_buffer_level>.
    Found 2-bit register for signal <litedramreadportupconverter_cmd_buffer_produce>.
    Found 2-bit register for signal <litedramreadportupconverter_cmd_buffer_consume>.
    Found 1-bit register for signal <litedramreadportupconverter_counter>.
    Found 64-bit register for signal <litedramreadportupconverter_rdata_buffer_source_payload_data>.
    Found 1-bit register for signal <litedramreadportupconverter_rdata_buffer_valid_n>.
    Found 1-bit register for signal <litedramreadportupconverter_rdata_converter_converter_last>.
    Found 2-bit register for signal <litedramreadportupconverter_rdata_chunk>.
    Found 1-bit register for signal <checker_base_storage_full<23>>.
    Found 1-bit register for signal <checker_base_storage_full<22>>.
    Found 1-bit register for signal <checker_base_storage_full<21>>.
    Found 1-bit register for signal <checker_base_storage_full<20>>.
    Found 1-bit register for signal <checker_base_storage_full<19>>.
    Found 1-bit register for signal <checker_base_storage_full<18>>.
    Found 1-bit register for signal <checker_base_storage_full<17>>.
    Found 1-bit register for signal <checker_base_storage_full<16>>.
    Found 1-bit register for signal <checker_base_storage_full<15>>.
    Found 1-bit register for signal <checker_base_storage_full<14>>.
    Found 1-bit register for signal <checker_base_storage_full<13>>.
    Found 1-bit register for signal <checker_base_storage_full<12>>.
    Found 1-bit register for signal <checker_base_storage_full<11>>.
    Found 1-bit register for signal <checker_base_storage_full<10>>.
    Found 1-bit register for signal <checker_base_storage_full<9>>.
    Found 1-bit register for signal <checker_base_storage_full<8>>.
    Found 1-bit register for signal <checker_base_storage_full<7>>.
    Found 1-bit register for signal <checker_base_storage_full<6>>.
    Found 1-bit register for signal <checker_base_storage_full<5>>.
    Found 1-bit register for signal <checker_base_storage_full<4>>.
    Found 1-bit register for signal <checker_base_storage_full<3>>.
    Found 1-bit register for signal <checker_base_storage_full<2>>.
    Found 1-bit register for signal <checker_base_storage_full<1>>.
    Found 1-bit register for signal <checker_base_storage_full<0>>.
    Found 1-bit register for signal <checker_length_storage_full<23>>.
    Found 1-bit register for signal <checker_length_storage_full<22>>.
    Found 1-bit register for signal <checker_length_storage_full<21>>.
    Found 1-bit register for signal <checker_length_storage_full<20>>.
    Found 1-bit register for signal <checker_length_storage_full<19>>.
    Found 1-bit register for signal <checker_length_storage_full<18>>.
    Found 1-bit register for signal <checker_length_storage_full<17>>.
    Found 1-bit register for signal <checker_length_storage_full<16>>.
    Found 1-bit register for signal <checker_length_storage_full<15>>.
    Found 1-bit register for signal <checker_length_storage_full<14>>.
    Found 1-bit register for signal <checker_length_storage_full<13>>.
    Found 1-bit register for signal <checker_length_storage_full<12>>.
    Found 1-bit register for signal <checker_length_storage_full<11>>.
    Found 1-bit register for signal <checker_length_storage_full<10>>.
    Found 1-bit register for signal <checker_length_storage_full<9>>.
    Found 1-bit register for signal <checker_length_storage_full<8>>.
    Found 1-bit register for signal <checker_length_storage_full<7>>.
    Found 1-bit register for signal <checker_length_storage_full<6>>.
    Found 1-bit register for signal <checker_length_storage_full<5>>.
    Found 1-bit register for signal <checker_length_storage_full<4>>.
    Found 1-bit register for signal <checker_length_storage_full<3>>.
    Found 1-bit register for signal <checker_length_storage_full<2>>.
    Found 1-bit register for signal <checker_length_storage_full<1>>.
    Found 1-bit register for signal <checker_length_storage_full<0>>.
    Found 32-bit register for signal <checker_core_err_count>.
    Found 5-bit register for signal <checker_core_rsv_level>.
    Found 5-bit register for signal <checker_core_fifo_level>.
    Found 4-bit register for signal <checker_core_fifo_produce>.
    Found 4-bit register for signal <checker_core_fifo_consume>.
    Found 32-bit register for signal <checker_core_o>.
    Found 31-bit register for signal <checker_core_state>.
    Found 24-bit register for signal <checker_core_cmd_counter>.
    Found 24-bit register for signal <checker_core_data_counter>.
    Found 1-bit register for signal <checker_reset_sync_toggle_i>.
    Found 1-bit register for signal <checker_reset_sync_toggle_o_r>.
    Found 1-bit register for signal <checker_start_sync_toggle_i>.
    Found 1-bit register for signal <checker_start_sync_toggle_o_r>.
    Found 24-bit register for signal <checker_base_sync_o>.
    Found 1-bit register for signal <checker_base_sync_ping_toggle_i>.
    Found 1-bit register for signal <checker_base_sync_ping_toggle_o_r>.
    Found 1-bit register for signal <checker_base_sync_pong_toggle_i>.
    Found 1-bit register for signal <checker_base_sync_pong_toggle_o_r>.
    Found 8-bit register for signal <checker_base_sync_count>.
    Found 24-bit register for signal <checker_base_sync_ibuffer>.
    Found 24-bit register for signal <checker_length_sync_o>.
    Found 1-bit register for signal <checker_length_sync_ping_toggle_i>.
    Found 1-bit register for signal <checker_length_sync_ping_toggle_o_r>.
    Found 1-bit register for signal <checker_length_sync_pong_toggle_i>.
    Found 1-bit register for signal <checker_length_sync_pong_toggle_o_r>.
    Found 8-bit register for signal <checker_length_sync_count>.
    Found 24-bit register for signal <checker_length_sync_ibuffer>.
    Found 32-bit register for signal <checker_err_count_sync_o>.
    Found 1-bit register for signal <checker_err_count_sync_ping_toggle_i>.
    Found 1-bit register for signal <checker_err_count_sync_ping_toggle_o_r>.
    Found 1-bit register for signal <checker_err_count_sync_pong_toggle_i>.
    Found 1-bit register for signal <checker_err_count_sync_pong_toggle_o_r>.
    Found 8-bit register for signal <checker_err_count_sync_count>.
    Found 32-bit register for signal <checker_err_count_sync_ibuffer>.
    Found 1-bit register for signal <suart_phy_sink_ready>.
    Found 1-bit register for signal <suart_phy_uart_clk_txen>.
    Found 32-bit register for signal <suart_phy_phase_accumulator_tx>.
    Found 4-bit register for signal <suart_phy_tx_bitcount>.
    Found 1-bit register for signal <suart_phy_tx_busy>.
    Found 8-bit register for signal <suart_phy_source_payload_data>.
    Found 1-bit register for signal <suart_uart_tx_pending>.
    Found 1-bit register for signal <suart_uart_tx_old_trigger>.
    Found 1-bit register for signal <suart_uart_rx_pending>.
    Found 1-bit register for signal <suart_uart_rx_old_trigger>.
    Found 2-bit register for signal <suart_uart_storage_full>.
    Found 5-bit register for signal <suart_uart_tx_fifo_level>.
    Found 5-bit register for signal <suart_uart_rx_fifo_level>.
    Found 4-bit register for signal <suart_uart_rx_fifo_produce>.
    Found 4-bit register for signal <suart_uart_rx_fifo_consume>.
    Found 1-bit register for signal <serial_tx>.
    Found 1-bit register for signal <uartbridge_sink_ready>.
    Found 1-bit register for signal <uartbridge_uart_clk_txen>.
    Found 32-bit register for signal <uartbridge_phase_accumulator_tx>.
    Found 8-bit register for signal <uartbridge_tx_reg>.
    Found 4-bit register for signal <uartbridge_tx_bitcount>.
    Found 1-bit register for signal <uartbridge_tx_busy>.
    Found 1-bit register for signal <uartbridge_source_valid>.
    Found 8-bit register for signal <uartbridge_source_payload_data>.
    Found 1-bit register for signal <uartbridge_uart_clk_rxen>.
    Found 32-bit register for signal <uartbridge_phase_accumulator_rx>.
    Found 1-bit register for signal <uartbridge_rx_r>.
    Found 8-bit register for signal <uartbridge_rx_reg>.
    Found 4-bit register for signal <uartbridge_rx_bitcount>.
    Found 1-bit register for signal <uartbridge_rx_busy>.
    Found 3-bit register for signal <uartbridge_byte_counter>.
    Found 3-bit register for signal <uartbridge_word_counter>.
    Found 8-bit register for signal <uartbridge_cmd>.
    Found 8-bit register for signal <uartbridge_length>.
    Found 32-bit register for signal <uartbridge_address>.
    Found 32-bit register for signal <uartbridge_data>.
    Found 23-bit register for signal <uartbridge_count>.
    Found 89-bit register for signal <frontend_buffer_source_payload_data>.
    Found 1-bit register for signal <frontend_buffer_valid_n>.
    Found 1-bit register for signal <frontend_buffer_last_n>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<88>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<87>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<86>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<85>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<84>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<83>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<82>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<81>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<80>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<79>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<78>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<77>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<76>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<75>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<74>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<73>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<72>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<71>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<70>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<69>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<68>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<67>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<66>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<65>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<64>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<63>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<62>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<61>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<60>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<59>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<58>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<57>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<56>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<55>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<54>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<53>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<52>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<51>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<50>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<49>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<48>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<47>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<46>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<45>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<44>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<43>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<42>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<41>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<40>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<39>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<38>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<37>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<36>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<35>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<34>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<33>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<32>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<31>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<30>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<29>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<28>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<27>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<26>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<25>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<24>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<23>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<22>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<21>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<20>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<19>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<18>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<17>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<16>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<15>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<14>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<13>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<12>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<11>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<10>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<9>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<8>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<7>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<6>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<5>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<4>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<3>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<2>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<1>>.
    Found 1-bit register for signal <frontend_trigger_value_storage_full<0>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<88>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<87>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<86>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<85>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<84>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<83>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<82>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<81>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<80>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<79>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<78>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<77>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<76>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<75>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<74>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<73>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<72>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<71>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<70>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<69>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<68>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<67>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<66>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<65>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<64>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<63>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<62>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<61>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<60>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<59>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<58>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<57>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<56>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<55>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<54>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<53>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<52>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<51>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<50>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<49>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<48>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<47>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<46>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<45>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<44>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<43>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<42>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<41>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<40>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<39>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<38>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<37>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<36>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<35>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<34>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<33>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<32>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<31>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<30>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<29>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<28>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<27>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<26>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<25>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<24>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<23>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<22>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<21>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<20>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<19>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<18>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<17>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<16>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<15>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<14>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<13>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<12>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<11>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<10>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<9>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<8>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<7>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<6>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<5>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<4>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<3>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<2>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<1>>.
    Found 1-bit register for signal <frontend_trigger_mask_storage_full<0>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<15>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<14>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<13>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<12>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<11>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<10>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<9>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<8>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<7>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<6>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<5>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<4>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<3>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<2>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<1>>.
    Found 1-bit register for signal <frontend_subsampler_value_storage_full<0>>.
    Found 16-bit register for signal <frontend_subsampler_counter>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter0_q>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter0_q_binary>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter1_q>.
    Found 4-bit register for signal <frontend_asyncfifo_graycounter1_q_binary>.
    Found 7-bit register for signal <storage_length_storage_full>.
    Found 7-bit register for signal <storage_offset_storage_full>.
    Found 1-bit register for signal <storage_mem_readable>.
    Found 7-bit register for signal <storage_mem_level0>.
    Found 6-bit register for signal <storage_mem_produce>.
    Found 6-bit register for signal <storage_mem_consume>.
    Found 2-bit register for signal <controllerinjector_refresher_state>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_state>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_state>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_state>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_state>.
    Found 3-bit register for signal <controllerinjector_multiplexer_state>.
    Found 2-bit register for signal <controllerinjector_state>.
    Found 2-bit register for signal <controllerinjector_roundrobin0_grant>.
    Found 2-bit register for signal <controllerinjector_roundrobin1_grant>.
    Found 2-bit register for signal <controllerinjector_roundrobin2_grant>.
    Found 2-bit register for signal <controllerinjector_roundrobin3_grant>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready0>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready1>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready2>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid0>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid1>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid2>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid3>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid4>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid5>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid12>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid13>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid14>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid15>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid16>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid17>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 2-bit register for signal <litedrambistgenerator_state>.
    Found 2-bit register for signal <fsm0_state>.
    Found 2-bit register for signal <fsm1_state>.
    Found 3-bit register for signal <uartwishbonebridge_state>.
    Found 2-bit register for signal <litescopeanalyzer_state>.
    Found 2-bit register for signal <memtestsoc_grant>.
    Found 4-bit register for signal <memtestsoc_slave_sel_r>.
    Found 8-bit register for signal <memtestsoc_interface0_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface1_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface2_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface3_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface4_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface5_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface6_dat_r>.
    Found 8-bit register for signal <memtestsoc_interface7_dat_r>.
    Found 8-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 8-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 24-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 24-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 24-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 24-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 24-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 24-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 24-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 24-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 32-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 32-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 89-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 89-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 89-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 89-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 16-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 16-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 12-bit register for signal <memadr>.
    Found 10-bit register for signal <memadr_5>.
    Found 3-bit register for signal <memadr_13>.
    Found 6-bit register for signal <memadr_15>.
    Found 11-bit register for signal <crg_por>.
    Found 3-bit register for signal <storage_5_ff_0>.
    Found 3-bit register for signal <storage_5_ff_1>.
    Found 3-bit register for signal <storage_5_ff_2>.
    Found 3-bit register for signal <storage_5_ff_3>.
    Found finite state machine <FSM_0> for signal <controllerinjector_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <controllerinjector_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <controllerinjector_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <controllerinjector_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <controllerinjector_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <controllerinjector_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <controllerinjector_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <controllerinjector_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <controllerinjector_roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <controllerinjector_roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <controllerinjector_roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <controllerinjector_roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <litedrambistgenerator_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <fsm0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <fsm1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <uartwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 33                                             |
    | Inputs             | 11                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <litescopeanalyzer_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <memtestsoc_grant>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <controllerinjector_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit subtractor for signal <generator_core_length[23]_GND_1_o_sub_526_OUT> created at line 4388.
    Found 24-bit subtractor for signal <checker_core_length[23]_GND_1_o_sub_562_OUT> created at line 4500.
    Found 8-bit subtractor for signal <uartbridge_length[7]_GND_1_o_sub_654_OUT> created at line 4837.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1572_OUT> created at line 7254.
    Found 32-bit subtractor for signal <memtestsoc_value[31]_GND_1_o_sub_1596_OUT> created at line 7705.
    Found 10-bit subtractor for signal <controllerinjector_count[9]_GND_1_o_sub_1638_OUT> created at line 7816.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine0_level[3]_GND_1_o_sub_1649_OUT> created at line 7842.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine0_count[2]_GND_1_o_sub_1652_OUT> created at line 7847.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine1_level[3]_GND_1_o_sub_1663_OUT> created at line 7873.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine1_count[2]_GND_1_o_sub_1666_OUT> created at line 7878.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine2_level[3]_GND_1_o_sub_1677_OUT> created at line 7904.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine2_count[2]_GND_1_o_sub_1680_OUT> created at line 7909.
    Found 4-bit subtractor for signal <controllerinjector_bankmachine3_level[3]_GND_1_o_sub_1691_OUT> created at line 7935.
    Found 3-bit subtractor for signal <controllerinjector_bankmachine3_count[2]_GND_1_o_sub_1694_OUT> created at line 7940.
    Found 5-bit subtractor for signal <controllerinjector_time0[4]_GND_1_o_sub_1697_OUT> created at line 7950.
    Found 4-bit subtractor for signal <controllerinjector_time1[3]_GND_1_o_sub_1700_OUT> created at line 7957.
    Found 3-bit subtractor for signal <litedramreadportupconverter_cmd_buffer_level[2]_GND_1_o_sub_1784_OUT> created at line 8195.
    Found 20-bit subtractor for signal <waittimer0_count[19]_GND_1_o_sub_1821_OUT> created at line 8378.
    Found 20-bit subtractor for signal <waittimer1_count[19]_GND_1_o_sub_1824_OUT> created at line 8385.
    Found 20-bit subtractor for signal <waittimer2_count[19]_GND_1_o_sub_1827_OUT> created at line 8392.
    Found 20-bit subtractor for signal <waittimer3_count[19]_GND_1_o_sub_1830_OUT> created at line 8399.
    Found 20-bit subtractor for signal <waittimer4_count[19]_GND_1_o_sub_1833_OUT> created at line 8406.
    Found 5-bit subtractor for signal <generator_core_fifo_level[4]_GND_1_o_sub_1842_OUT> created at line 8432.
    Found 8-bit subtractor for signal <generator_base_sync_count[7]_GND_1_o_sub_1857_OUT> created at line 8469.
    Found 8-bit subtractor for signal <generator_length_sync_count[7]_GND_1_o_sub_1862_OUT> created at line 8491.
    Found 5-bit subtractor for signal <checker_core_rsv_level[4]_GND_1_o_sub_1867_OUT> created at line 8515.
    Found 5-bit subtractor for signal <checker_core_fifo_level[4]_GND_1_o_sub_1876_OUT> created at line 8530.
    Found 8-bit subtractor for signal <checker_base_sync_count[7]_GND_1_o_sub_1897_OUT> created at line 8574.
    Found 8-bit subtractor for signal <checker_length_sync_count[7]_GND_1_o_sub_1902_OUT> created at line 8596.
    Found 8-bit subtractor for signal <checker_err_count_sync_count[7]_GND_1_o_sub_1907_OUT> created at line 8618.
    Found 5-bit subtractor for signal <suart_uart_tx_fifo_level[4]_GND_1_o_sub_1944_OUT> created at line 8709.
    Found 5-bit subtractor for signal <suart_uart_rx_fifo_level[4]_GND_1_o_sub_1953_OUT> created at line 8724.
    Found 23-bit subtractor for signal <uartbridge_count[22]_GND_1_o_sub_1996_OUT> created at line 8824.
    Found 7-bit subtractor for signal <storage_mem_level0[6]_GND_1_o_sub_2010_OUT> created at line 8871.
    Found 24-bit adder for signal <generator_core_sink_sink_payload_address> created at line 4325.
    Found 24-bit adder for signal <generator_core_cmd_counter[23]_GND_1_o_add_524_OUT> created at line 4386.
    Found 24-bit adder for signal <checker_core_sink_sink_payload_address> created at line 4434.
    Found 24-bit adder for signal <checker_core_cmd_counter[23]_GND_1_o_add_560_OUT> created at line 4498.
    Found 24-bit adder for signal <checker_core_data_counter[23]_GND_1_o_add_573_OUT> created at line 4539.
    Found 32-bit adder for signal <checker_core_err_count[31]_GND_1_o_add_575_OUT> created at line 4542.
    Found 24-bit adder for signal <data_address> created at line 4588.
    Found 32-bit adder for signal <n4857> created at line 4726.
    Found 4-bit adder for signal <frontend_asyncfifo_graycounter0_q_binary[3]_GND_1_o_add_701_OUT> created at line 4942.
    Found 4-bit adder for signal <frontend_asyncfifo_graycounter1_q_binary[3]_GND_1_o_add_704_OUT> created at line 4958.
    Found 7-bit adder for signal <storage_mem_level1> created at line 5010.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_1577_OUT<0>> created at line 7293.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_1578_OUT<0>> created at line 7295.
    Found 2-bit adder for signal <memtestsoc_counter[1]_GND_1_o_add_1591_OUT> created at line 7695.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1600_OUT> created at line 7721.
    Found 2-bit adder for signal <i[1]_GND_1_o_add_1606_OUT> created at line 7735.
    Found 9-bit adder for signal <counter[8]_GND_1_o_add_1618_OUT> created at line 7759.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_1624_OUT> created at line 7770.
    Found 4-bit adder for signal <controllerinjector_counter[3]_GND_1_o_add_1633_OUT> created at line 7807.
    Found 3-bit adder for signal <controllerinjector_bankmachine0_produce[2]_GND_1_o_add_1642_OUT> created at line 7831.
    Found 3-bit adder for signal <controllerinjector_bankmachine0_consume[2]_GND_1_o_add_1644_OUT> created at line 7834.
    Found 4-bit adder for signal <controllerinjector_bankmachine0_level[3]_GND_1_o_add_1646_OUT> created at line 7838.
    Found 3-bit adder for signal <controllerinjector_bankmachine1_produce[2]_GND_1_o_add_1656_OUT> created at line 7862.
    Found 3-bit adder for signal <controllerinjector_bankmachine1_consume[2]_GND_1_o_add_1658_OUT> created at line 7865.
    Found 4-bit adder for signal <controllerinjector_bankmachine1_level[3]_GND_1_o_add_1660_OUT> created at line 7869.
    Found 3-bit adder for signal <controllerinjector_bankmachine2_produce[2]_GND_1_o_add_1670_OUT> created at line 7893.
    Found 3-bit adder for signal <controllerinjector_bankmachine2_consume[2]_GND_1_o_add_1672_OUT> created at line 7896.
    Found 4-bit adder for signal <controllerinjector_bankmachine2_level[3]_GND_1_o_add_1674_OUT> created at line 7900.
    Found 3-bit adder for signal <controllerinjector_bankmachine3_produce[2]_GND_1_o_add_1684_OUT> created at line 7924.
    Found 3-bit adder for signal <controllerinjector_bankmachine3_consume[2]_GND_1_o_add_1686_OUT> created at line 7927.
    Found 4-bit adder for signal <controllerinjector_bankmachine3_level[3]_GND_1_o_add_1688_OUT> created at line 7931.
    Found 25-bit adder for signal <n6259> created at line 8091.
    Found 24-bit adder for signal <controllerinjector_bandwidth_nreads[23]_GND_1_o_add_1731_OUT> created at line 8100.
    Found 24-bit adder for signal <controllerinjector_bandwidth_nwrites[23]_GND_1_o_add_1733_OUT> created at line 8103.
    Found 1-bit adder for signal <litedramwriteportupconverter_counter_PWR_1_o_add_1767_OUT<0>> created at line 8136.
    Found 1-bit adder for signal <litedramwriteportupconverter_converter_demux_PWR_1_o_add_1770_OUT<0>> created at line 8154.
    Found 1-bit adder for signal <litedramreadportupconverter_counter_PWR_1_o_add_1775_OUT<0>> created at line 8178.
    Found 2-bit adder for signal <litedramreadportupconverter_cmd_buffer_produce[1]_GND_1_o_add_1777_OUT> created at line 8184.
    Found 2-bit adder for signal <litedramreadportupconverter_cmd_buffer_consume[1]_GND_1_o_add_1779_OUT> created at line 8187.
    Found 3-bit adder for signal <litedramreadportupconverter_cmd_buffer_level[2]_GND_1_o_add_1781_OUT> created at line 8191.
    Found 1-bit adder for signal <litedramreadportupconverter_rdata_converter_converter_mux_PWR_1_o_add_1787_OUT<0>> created at line 8211.
    Found 4-bit adder for signal <generator_core_fifo_produce[3]_GND_1_o_add_1835_OUT> created at line 8421.
    Found 4-bit adder for signal <generator_core_fifo_consume[3]_GND_1_o_add_1837_OUT> created at line 8424.
    Found 5-bit adder for signal <generator_core_fifo_level[4]_GND_1_o_add_1839_OUT> created at line 8428.
    Found 5-bit adder for signal <checker_core_rsv_level[4]_GND_1_o_add_1864_OUT> created at line 8511.
    Found 4-bit adder for signal <checker_core_fifo_produce[3]_GND_1_o_add_1869_OUT> created at line 8519.
    Found 4-bit adder for signal <checker_core_fifo_consume[3]_GND_1_o_add_1871_OUT> created at line 8522.
    Found 5-bit adder for signal <checker_core_fifo_level[4]_GND_1_o_add_1873_OUT> created at line 8526.
    Found 4-bit adder for signal <suart_phy_tx_bitcount[3]_GND_1_o_add_1909_OUT> created at line 8631.
    Found 33-bit adder for signal <n6295> created at line 8647.
    Found 5-bit adder for signal <suart_uart_tx_fifo_level[4]_GND_1_o_add_1941_OUT> created at line 8705.
    Found 4-bit adder for signal <suart_uart_rx_fifo_consume[3]_GND_1_o_add_1948_OUT> created at line 8716.
    Found 3-bit adder for signal <uartbridge_byte_counter[2]_GND_1_o_add_1955_OUT> created at line 8731.
    Found 3-bit adder for signal <uartbridge_word_counter[2]_GND_1_o_add_1958_OUT> created at line 8738.
    Found 4-bit adder for signal <uartbridge_tx_bitcount[3]_GND_1_o_add_1966_OUT> created at line 8765.
    Found 33-bit adder for signal <n6317> created at line 8781.
    Found 4-bit adder for signal <uartbridge_rx_bitcount[3]_GND_1_o_add_1978_OUT> created at line 8794.
    Found 33-bit adder for signal <n6321> created at line 8813.
    Found 16-bit adder for signal <frontend_subsampler_counter[15]_GND_1_o_add_1999_OUT> created at line 8844.
    Found 6-bit adder for signal <storage_mem_produce[5]_GND_1_o_add_2003_OUT> created at line 8860.
    Found 6-bit adder for signal <storage_mem_consume[5]_GND_1_o_add_2005_OUT> created at line 8863.
    Found 7-bit adder for signal <storage_mem_level0[6]_GND_1_o_add_2007_OUT> created at line 8867.
    Found 1-bit 3-to-1 multiplexer for signal <interface_ack> created at line 4136.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 5809.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 5833.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 5881.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 5905.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 5953.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 5977.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 6001.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 6025.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 6049.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 6097.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 6121.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 6169.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 6193.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 6217.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 6889.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 6913.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 6937.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 6961.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 6985.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 7009.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 7033.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 7057.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 7081.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 7105.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 7129.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 7153.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 7177.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 7201.
    Found 8-bit 48-to-1 multiplexer for signal <memtestsoc_interface0_adr[5]_GND_1_o_wide_mux_2022_OUT> created at line 8913.
    Found 8-bit 7-to-1 multiplexer for signal <memtestsoc_interface1_adr[2]_GND_1_o_wide_mux_2026_OUT> created at line 9145.
    Found 8-bit 14-to-1 multiplexer for signal <memtestsoc_interface2_adr[3]_GND_1_o_wide_mux_2030_OUT> created at line 9173.
    Found 8-bit 21-to-1 multiplexer for signal <memtestsoc_interface6_adr[4]_GND_1_o_wide_mux_2043_OUT> created at line 9596.
    Found 8-bit 7-to-1 multiplexer for signal <memtestsoc_interface7_adr[2]_GND_1_o_wide_mux_2045_OUT> created at line 9686.
    Found 8-bit 4-to-1 multiplexer for signal <_n9243> created at line 1380.
    Found 3-bit 4-to-1 multiplexer for signal <litedramreadportupconverter_cmd_buffer_rdport_dat_r> created at line 1089.
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine0_hit> created at line 2806
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine1_hit> created at line 2955
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine2_hit> created at line 3104
    Found 13-bit comparator equal for signal <controllerinjector_bankmachine3_hit> created at line 3253
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine0_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_235_o> created at line 3475
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine0_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_236_o> created at line 3475
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine1_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_237_o> created at line 3476
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine1_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_238_o> created at line 3476
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine2_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_239_o> created at line 3477
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine2_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_240_o> created at line 3477
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine3_cmd_payload_is_read_controllerinjector_choose_req_want_reads_equal_241_o> created at line 3478
    Found 1-bit comparator equal for signal <controllerinjector_bankmachine3_cmd_payload_is_write_controllerinjector_choose_req_want_writes_equal_242_o> created at line 3478
    Found 21-bit comparator equal for signal <tag_do_tag[20]_GND_1_o_equal_460_o> created at line 4065
    Found 24-bit comparator equal for signal <generator_core_cmd_counter[23]_generator_core_length[23]_equal_527_o> created at line 4388
    Found 24-bit comparator equal for signal <checker_core_cmd_counter[23]_checker_core_length[23]_equal_563_o> created at line 4500
    Found 32-bit comparator equal for signal <n1012> created at line 4541
    Found 24-bit comparator equal for signal <checker_core_data_counter[23]_checker_core_length[23]_equal_579_o> created at line 4545
    Found 8-bit comparator equal for signal <GND_1_o_uartbridge_length[7]_equal_655_o> created at line 4837
    Found 89-bit comparator equal for signal <frontend_trigger_source_payload_hit> created at line 4886
    Found 16-bit comparator equal for signal <frontend_subsampler_done> created at line 4891
    Found 1-bit comparator equal for signal <frontend_asyncfifo_graycounter0_q[3]_frontend_asyncfifo_consume_wdomain[3]_equal_694_o> created at line 4928
    Found 1-bit comparator equal for signal <frontend_asyncfifo_graycounter0_q[2]_frontend_asyncfifo_consume_wdomain[2]_equal_695_o> created at line 4928
    Found 2-bit comparator not equal for signal <n1218> created at line 4928
    Found 4-bit comparator equal for signal <n1221> created at line 4929
    Found 7-bit comparator lessequal for signal <n1288> created at line 5059
    Found 7-bit comparator lessequal for signal <n1291> created at line 5067
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_1577_o> created at line 7290
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1600_o> created at line 7720
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_2468_o> created at line 9959
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_2609_o> created at line 11251
    WARNING:Xst:2404 -  FFs/Latches <controllerinjector_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <xilinxmultiregimpl22_regs0<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <xilinxmultiregimpl22_regs1<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <suart_phy_source_valid<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <suart_phy_rx_r<0:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  12 RAM(s).
	inferred  86 Adder/Subtractor(s).
	inferred 3427 D-type flip-flop(s).
	inferred  30 Comparator(s).
	inferred 496 Multiplexer(s).
	inferred  21 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00100000000010000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00100000000010000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_23> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 18
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 16x33-bit dual-port RAM                               : 2
 16x9-bit dual-port RAM                                : 1
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 64x90-bit dual-port RAM                               : 1
 8x23-bit dual-port RAM                                : 4
 8x91-bit dual-port RAM                                : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 101
 1-bit adder                                           : 6
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 8
 20-bit subtractor                                     : 5
 23-bit subtractor                                     : 1
 24-bit adder                                          : 8
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 10
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 4
 30-bit adder                                          : 2
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 5
 33-bit subtractor                                     : 3
 4-bit adder                                           : 12
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 7-bit addsub                                          : 1
 8-bit subtractor                                      : 8
 9-bit adder                                           : 1
# Registers                                            : 545
 1-bit register                                        : 249
 10-bit register                                       : 4
 11-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 10
 14-bit register                                       : 1
 16-bit register                                       : 4
 2-bit register                                        : 20
 20-bit register                                       : 5
 23-bit register                                       : 3
 24-bit register                                       : 25
 25-bit register                                       : 1
 3-bit register                                        : 24
 30-bit register                                       : 10
 31-bit register                                       : 2
 32-bit register                                       : 44
 4-bit register                                        : 30
 5-bit register                                        : 11
 57-bit register                                       : 1
 6-bit register                                        : 6
 64-bit register                                       : 1
 7-bit register                                        : 4
 72-bit register                                       : 1
 8-bit register                                        : 81
 89-bit register                                       : 5
 9-bit register                                        : 1
# Comparators                                          : 41
 1-bit comparator equal                                : 12
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 16-bit comparator equal                               : 1
 2-bit comparator not equal                            : 1
 21-bit comparator equal                               : 3
 24-bit comparator equal                               : 3
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 7-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 1
 89-bit comparator equal                               : 1
# Multiplexers                                         : 646
 1-bit 2-to-1 multiplexer                              : 350
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 54
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 12
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 5
 23-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 11
 3-bit 2-to-1 multiplexer                              : 8
 3-bit 4-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 10
 31-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 57
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 2
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 14-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 74
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 48-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
 90-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 24
# Xors                                                 : 80
 1-bit xor2                                            : 78
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <_o29904<2:2>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <_o29906<2:2>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <_o29908<2:2>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <_o29910<2:2>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <waittimer1_count>: 1 register on signal <waittimer1_count>.
The following registers are absorbed into counter <waittimer0_count>: 1 register on signal <waittimer0_count>.
The following registers are absorbed into counter <waittimer2_count>: 1 register on signal <waittimer2_count>.
The following registers are absorbed into counter <waittimer3_count>: 1 register on signal <waittimer3_count>.
The following registers are absorbed into counter <waittimer4_count>: 1 register on signal <waittimer4_count>.
The following registers are absorbed into counter <frontend_asyncfifo_graycounter1_q_binary>: 1 register on signal <frontend_asyncfifo_graycounter1_q_binary>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <frontend_asyncfifo_graycounter0_q_binary>: 1 register on signal <frontend_asyncfifo_graycounter0_q_binary>.
The following registers are absorbed into counter <controllerinjector_count>: 1 register on signal <controllerinjector_count>.
The following registers are absorbed into counter <memtestsoc_counter>: 1 register on signal <memtestsoc_counter>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_level>: 1 register on signal <controllerinjector_bankmachine0_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_consume>: 1 register on signal <controllerinjector_bankmachine0_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_produce>: 1 register on signal <controllerinjector_bankmachine0_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_level>: 1 register on signal <controllerinjector_bankmachine1_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_produce>: 1 register on signal <controllerinjector_bankmachine1_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_consume>: 1 register on signal <controllerinjector_bankmachine1_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_level>: 1 register on signal <controllerinjector_bankmachine2_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_produce>: 1 register on signal <controllerinjector_bankmachine2_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_consume>: 1 register on signal <controllerinjector_bankmachine2_consume>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_level>: 1 register on signal <controllerinjector_bankmachine3_level>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_produce>: 1 register on signal <controllerinjector_bankmachine3_produce>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_consume>: 1 register on signal <controllerinjector_bankmachine3_consume>.
The following registers are absorbed into counter <controllerinjector_bandwidth_nreads>: 1 register on signal <controllerinjector_bandwidth_nreads>.
The following registers are absorbed into counter <controllerinjector_bandwidth_nwrites>: 1 register on signal <controllerinjector_bandwidth_nwrites>.
The following registers are absorbed into counter <litedramwriteportupconverter_counter>: 1 register on signal <litedramwriteportupconverter_counter>.
The following registers are absorbed into counter <litedramwriteportupconverter_converter_demux>: 1 register on signal <litedramwriteportupconverter_converter_demux>.
The following registers are absorbed into counter <generator_core_fifo_level>: 1 register on signal <generator_core_fifo_level>.
The following registers are absorbed into counter <generator_core_fifo_produce>: 1 register on signal <generator_core_fifo_produce>.
The following registers are absorbed into counter <generator_core_fifo_consume>: 1 register on signal <generator_core_fifo_consume>.
The following registers are absorbed into counter <litedramreadportupconverter_cmd_buffer_level>: 1 register on signal <litedramreadportupconverter_cmd_buffer_level>.
The following registers are absorbed into counter <litedramreadportupconverter_cmd_buffer_produce>: 1 register on signal <litedramreadportupconverter_cmd_buffer_produce>.
The following registers are absorbed into counter <litedramreadportupconverter_cmd_buffer_consume>: 1 register on signal <litedramreadportupconverter_cmd_buffer_consume>.
The following registers are absorbed into counter <litedramreadportupconverter_counter>: 1 register on signal <litedramreadportupconverter_counter>.
The following registers are absorbed into counter <litedramreadportupconverter_rdata_converter_converter_mux>: 1 register on signal <litedramreadportupconverter_rdata_converter_converter_mux>.
The following registers are absorbed into counter <checker_core_rsv_level>: 1 register on signal <checker_core_rsv_level>.
The following registers are absorbed into counter <checker_core_fifo_level>: 1 register on signal <checker_core_fifo_level>.
The following registers are absorbed into counter <checker_core_fifo_produce>: 1 register on signal <checker_core_fifo_produce>.
The following registers are absorbed into counter <checker_core_fifo_consume>: 1 register on signal <checker_core_fifo_consume>.
The following registers are absorbed into counter <suart_phy_tx_bitcount>: 1 register on signal <suart_phy_tx_bitcount>.
The following registers are absorbed into counter <suart_uart_tx_fifo_level>: 1 register on signal <suart_uart_tx_fifo_level>.
The following registers are absorbed into counter <suart_uart_rx_fifo_level>: 1 register on signal <suart_uart_rx_fifo_level>.
The following registers are absorbed into counter <suart_uart_rx_fifo_consume>: 1 register on signal <suart_uart_rx_fifo_consume>.
The following registers are absorbed into counter <uartbridge_tx_bitcount>: 1 register on signal <uartbridge_tx_bitcount>.
The following registers are absorbed into counter <uartbridge_byte_counter>: 1 register on signal <uartbridge_byte_counter>.
The following registers are absorbed into counter <uartbridge_rx_bitcount>: 1 register on signal <uartbridge_rx_bitcount>.
The following registers are absorbed into counter <uartbridge_word_counter>: 1 register on signal <uartbridge_word_counter>.
The following registers are absorbed into counter <frontend_subsampler_counter>: 1 register on signal <frontend_subsampler_counter>.
The following registers are absorbed into counter <storage_mem_level0>: 1 register on signal <storage_mem_level0>.
The following registers are absorbed into counter <storage_mem_produce>: 1 register on signal <storage_mem_produce>.
The following registers are absorbed into counter <storage_mem_consume>: 1 register on signal <storage_mem_consume>.
The following registers are absorbed into counter <controllerinjector_time0>: 1 register on signal <controllerinjector_time0>.
The following registers are absorbed into counter <controllerinjector_time1>: 1 register on signal <controllerinjector_time1>.
The following registers are absorbed into counter <controllerinjector_bankmachine0_count>: 1 register on signal <controllerinjector_bankmachine0_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine1_count>: 1 register on signal <controllerinjector_bankmachine1_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine2_count>: 1 register on signal <controllerinjector_bankmachine2_count>.
The following registers are absorbed into counter <controllerinjector_bankmachine3_count>: 1 register on signal <controllerinjector_bankmachine3_count>.
The following registers are absorbed into counter <generator_length_sync_count>: 1 register on signal <generator_length_sync_count>.
The following registers are absorbed into counter <generator_base_sync_count>: 1 register on signal <generator_base_sync_count>.
The following registers are absorbed into counter <checker_base_sync_count>: 1 register on signal <checker_base_sync_count>.
The following registers are absorbed into counter <checker_length_sync_count>: 1 register on signal <checker_length_sync_count>.
The following registers are absorbed into counter <checker_err_count_sync_count>: 1 register on signal <checker_err_count_sync_count>.
The following registers are absorbed into counter <uartbridge_count>: 1 register on signal <uartbridge_count>.
INFO:Xst:3226 - The RAM <Mram_storage_10> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_15>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 90-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <storage_mem_wrport_we> | high     |
    |     addrA          | connected to signal <storage_mem_produce> |          |
    |     diA            | connected to signal <storage_mem_syncfifo_din> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 90-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <storage_mem_consume> |          |
    |     doB            | connected to signal <storage_mem_syncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_9> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 91-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <frontend_asyncfifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <frontend_asyncfifo_graycounter0_q_binary<2:0>> |          |
    |     diA            | connected to signal <("0",frontend_trigger_source_payload_hit,frontend_buffer_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 91-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <frontend_asyncfifo_graycounter1_q_next_binary<2:0>> |          |
    |     doB            | connected to signal <frontend_asyncfifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <data_port_dat_w> |          |
    |     doA            | connected to signal <interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_8> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <suart_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("0",suart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     addrB          | connected to signal <suart_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <suart_uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <memtestsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <memtestsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <memtestsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <memtestsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<11:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <memtestsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tag_port_we>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <(tag_di_dirty,"00",rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine0_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed12,rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine0_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine1_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed15,rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine1_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine2_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed18,rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine2_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <controllerinjector_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <controllerinjector_bankmachine3_produce> |          |
    |     diA            | connected to signal <("0",rhs_array_muxed21,rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <controllerinjector_bankmachine3_consume> |          |
    |     doB            | connected to signal <controllerinjector_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 33-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <generator_core_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <generator_core_fifo_produce> |          |
    |     diA            | connected to signal <("0",generator_core_o)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 33-bit                    |          |
    |     addrB          | connected to signal <generator_core_fifo_consume> |          |
    |     doB            | connected to signal <generator_core_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 33-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <checker_core_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <checker_core_fifo_produce> |          |
    |     diA            | connected to signal <("0",litedramport1_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 33-bit                    |          |
    |     addrB          | connected to signal <checker_core_fifo_consume> |          |
    |     doB            | connected to signal <checker_core_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <memtestsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memtestsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memtestsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <generator_base_sync_ibuffer_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <xilinxmultiregimpl6_regs0_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <xilinxmultiregimpl6_regs1_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <generator_base_sync_o_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartbridge_address_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartbridge_address_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <litedramwriteportupconverter_address_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 18
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 16x33-bit dual-port distributed RAM                   : 2
 16x9-bit dual-port distributed RAM                    : 1
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 4096x32-bit single-port block RAM                     : 1
 64x90-bit dual-port block RAM                         : 1
 8x23-bit dual-port distributed RAM                    : 4
 8x91-bit dual-port block RAM                          : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 30
 2-bit adder                                           : 4
 23-bit adder                                          : 1
 24-bit adder                                          : 5
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
 30-bit adder                                          : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 3
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 3
 7-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 71
 1-bit up counter                                      : 6
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 4
 20-bit down counter                                   : 5
 23-bit down counter                                   : 1
 24-bit up counter                                     : 2
 3-bit down counter                                    : 4
 3-bit up counter                                      : 10
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 11
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 2
 5-bit updown counter                                  : 4
 6-bit down counter                                    : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 1
 7-bit updown counter                                  : 1
 8-bit down counter                                    : 7
# Registers                                            : 4184
 Flip-Flops                                            : 4184
# Comparators                                          : 41
 1-bit comparator equal                                : 12
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 16-bit comparator equal                               : 1
 2-bit comparator not equal                            : 1
 21-bit comparator equal                               : 3
 24-bit comparator equal                               : 3
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 7-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 1
 89-bit comparator equal                               : 1
# Multiplexers                                         : 1150
 1-bit 14-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 884
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 88
 1-bit 48-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 2
 23-bit 2-to-1 multiplexer                             : 5
 24-bit 2-to-1 multiplexer                             : 9
 3-bit 2-to-1 multiplexer                              : 2
 3-bit 4-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 7
 31-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 9
 5-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 2
 72-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 45
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
 90-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 24
# Xors                                                 : 80
 1-bit xor2                                            : 78
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_phy_source_payload_data_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_phy_source_payload_data_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_phy_source_payload_data_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_phy_source_payload_data_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_phy_source_payload_data_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_phy_source_payload_data_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_phy_source_payload_data_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_phy_source_payload_data_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_produce_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_produce_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_produce_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_produce_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <memtestsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <_o29906_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <_o29906_1> 
INFO:Xst:2261 - The FF/Latch <_o29904_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <_o29904_1> 
INFO:Xst:2261 - The FF/Latch <memtestsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <_o29910_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <_o29910_1> 
INFO:Xst:2261 - The FF/Latch <_o29908_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <_o29908_1> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <controllerinjector_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <litedrambistgenerator_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <fsm0_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <fsm1_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <controllerinjector_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <memtestsoc_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <uartwishbonebridge_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 101   | 100
 100   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <controllerinjector_multiplexer_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 010   | 010
 111   | 011
 100   | 100
 101   | 101
 110   | 110
 001   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <controllerinjector_bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <controllerinjector_bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <controllerinjector_bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <controllerinjector_bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <controllerinjector_roundrobin0_grant[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <controllerinjector_roundrobin1_grant[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <controllerinjector_roundrobin2_grant[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <controllerinjector_roundrobin3_grant[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <litescopeanalyzer_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <controllerinjector_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <controllerinjector_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_21> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_22> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_23> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_433> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_633> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_89> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <suart_phy_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartbridge_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartbridge_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartbridge_phase_accumulator_tx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartbridge_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartbridge_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartbridge_phase_accumulator_rx_2> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_2> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_5> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_8> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_12> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_15> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_20> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_12> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_18> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_23> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_1> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_15> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_20> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_26> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_4> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_18> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_23> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_29> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_7> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_26> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_29> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_0> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_3> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_6> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_9> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_10> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_13> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_10> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_16> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_21> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_13> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_19> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_24> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_2> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_16> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_21> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_27> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_5> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_19> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_24> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_8> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_27> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_1> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_4> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_7> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_11> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_14> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_11> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_17> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_22> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_0> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_14> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_25> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_30> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_3> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_17> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_22> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_28> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_6> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_25> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_30> 
INFO:Xst:2261 - The FF/Latch <generator_core_o_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <generator_core_state_9> 
INFO:Xst:2261 - The FF/Latch <checker_core_o_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <checker_core_state_28> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
WARNING:Xst:1293 - FF/Latch <controllerinjector_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter0_q_binary_3> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_82>, <Mram_storage_81> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_82>, <Mram_storage_85> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_82>, <Mram_storage_83> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_82>, <Mram_storage_84> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_82>, <Mram_storage_88> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_82>, <Mram_storage_86> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_82>, <Mram_storage_87> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_pending> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <controllerinjector_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_level_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_level_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_level_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_level_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_level_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_consume_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_consume_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_consume_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <suart_uart_rx_fifo_consume_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <suart_uart_rx_old_trigger> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <controllerinjector_bandwidth_counter_0> <i_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_record2_wrdata_mask_1> 
INFO:Xst:2261 - The FF/Latch <litedramwriteportupconverter_converter_source_payload_data_32> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <litedramwriteportupconverter_converter_source_payload_data_33> <litedramwriteportupconverter_converter_source_payload_data_34> <litedramwriteportupconverter_converter_source_payload_data_35> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <litedramwriteportupconverter_converter_source_payload_data_68> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <litedramwriteportupconverter_converter_source_payload_data_69> <litedramwriteportupconverter_converter_source_payload_data_70> <litedramwriteportupconverter_converter_source_payload_data_71> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_period> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <i_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter0_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter0_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <generator_base_sync_ping_toggle_i> in Unit <top> is equivalent to the following 9 FFs/Latches, which will be removed : <generator_base_sync_pong_toggle_i> <generator_length_sync_ping_toggle_i> <generator_length_sync_pong_toggle_i> <checker_base_sync_ping_toggle_i> <checker_base_sync_pong_toggle_i> <checker_length_sync_ping_toggle_i> <checker_length_sync_pong_toggle_i> <checker_err_count_sync_ping_toggle_i> <checker_err_count_sync_pong_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <generator_base_sync_ping_toggle_o_r> in Unit <top> is equivalent to the following 9 FFs/Latches, which will be removed : <generator_base_sync_pong_toggle_o_r> <generator_length_sync_ping_toggle_o_r> <generator_length_sync_pong_toggle_o_r> <checker_base_sync_pong_toggle_o_r> <checker_base_sync_ping_toggle_o_r> <checker_length_sync_ping_toggle_o_r> <checker_length_sync_pong_toggle_o_r> <checker_err_count_sync_ping_toggle_o_r> <checker_err_count_sync_pong_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <frontend_asyncfifo_graycounter1_q_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frontend_asyncfifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <ddrphy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_0> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_0> <checker_base_sync_count_0> <checker_length_sync_count_0> <checker_err_count_sync_count_0> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_1> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_1> <checker_base_sync_count_1> <checker_length_sync_count_1> <checker_err_count_sync_count_1> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_2> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_2> <checker_base_sync_count_2> <checker_length_sync_count_2> <checker_err_count_sync_count_2> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_3> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_3> <checker_base_sync_count_3> <checker_length_sync_count_3> <checker_err_count_sync_count_3> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_4> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_4> <checker_base_sync_count_4> <checker_length_sync_count_4> <checker_err_count_sync_count_4> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_5> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_5> <checker_base_sync_count_5> <checker_length_sync_count_5> <checker_err_count_sync_count_5> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_6> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_6> <checker_base_sync_count_6> <checker_length_sync_count_6> <checker_err_count_sync_count_6> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <generator_length_sync_count_7> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <generator_base_sync_count_7> <checker_base_sync_count_7> <checker_length_sync_count_7> <checker_err_count_sync_count_7> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl4_regs0> in Unit <top> is equivalent to the following 9 FFs/Latches, which will be removed : <xilinxmultiregimpl5_regs0> <xilinxmultiregimpl7_regs0> <xilinxmultiregimpl8_regs0> <xilinxmultiregimpl13_regs0> <xilinxmultiregimpl14_regs0> <xilinxmultiregimpl16_regs0> <xilinxmultiregimpl17_regs0> <xilinxmultiregimpl19_regs0> <xilinxmultiregimpl20_regs0> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl4_regs1> in Unit <top> is equivalent to the following 9 FFs/Latches, which will be removed : <xilinxmultiregimpl5_regs1> <xilinxmultiregimpl7_regs1> <xilinxmultiregimpl8_regs1> <xilinxmultiregimpl13_regs1> <xilinxmultiregimpl14_regs1> <xilinxmultiregimpl16_regs1> <xilinxmultiregimpl17_regs1> <xilinxmultiregimpl19_regs1> <xilinxmultiregimpl20_regs1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <memtestsoc_interface7_dat_r_2> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <memtestsoc_interface7_dat_r_3> <memtestsoc_interface7_dat_r_4> <memtestsoc_interface7_dat_r_5> <memtestsoc_interface7_dat_r_6> <memtestsoc_interface7_dat_r_7> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <litedramreadportupconverter_rdata_chunk_0> in Unit <top> is the opposite to the following 2 FFs/Latches, which will be removed : <litedramreadportupconverter_rdata_chunk_1> <litedramreadportupconverter_rdata_converter_converter_mux> 
INFO:Xst:3203 - The FF/Latch <controllerinjector_dfi_p1_cas_n> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <controllerinjector_dfi_p1_wrdata_en> 
INFO:Xst:3203 - The FF/Latch <generator_base_sync_starter> in Unit <top> is the opposite to the following 3 FFs/Latches, which will be removed : <controllerinjector_cmd_payload_a_10> <frontend_buffer_valid_n> <ddrphy_bitslip_cnt_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 152.
Optimizing block <top> to meet ratio 100 (+ 0) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <top>, final ratio is 136.
Forward register balancing over carry chain Msub_generator_core_length[23]_GND_1_o_sub_526_OUT_cy<0>
Forward register balancing over carry chain Msub_checker_core_length[23]_GND_1_o_sub_562_OUT_cy<0>
Forward register balancing over carry chain lm32_cpu/Madd_branch_target_d_cy<0>
Forward register balancing over carry chain Madd_n6259_cy<0>
Forward register balancing over carry chain lm32_cpu/Mcount_cc_cy<0>
Forward register balancing over carry chain Madd_n6295_cy<1>
Forward register balancing over carry chain Madd_n6317_cy<3>
Forward register balancing over carry chain Madd_n6321_cy<3>
Forward register balancing over carry chain Msub_memtestsoc_value[31]_GND_1_o_sub_1596_OUT_cy<0>
Forward register balancing over carry chain lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>
Forward register balancing over carry chain lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <controllerinjector_bandwidth_cmd_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <controllerinjector_dfi_p0_rddata_en_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) controllerinjector_dfi_p0_rddata_en has(ve) been backward balanced into : controllerinjector_dfi_p0_rddata_en_BRB1 controllerinjector_dfi_p0_rddata_en_BRB2 controllerinjector_dfi_p0_rddata_en_BRB3 controllerinjector_dfi_p0_rddata_en_BRB4.
	Register(s) controllerinjector_new_master_rdata_valid0 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid0_BRB0 controllerinjector_new_master_rdata_valid0_BRB1 controllerinjector_new_master_rdata_valid0_BRB2 controllerinjector_new_master_rdata_valid0_BRB3 controllerinjector_new_master_rdata_valid0_BRB5 controllerinjector_new_master_rdata_valid0_BRB6 controllerinjector_new_master_rdata_valid0_BRB7 controllerinjector_new_master_rdata_valid0_BRB8 controllerinjector_new_master_rdata_valid0_BRB9 controllerinjector_new_master_rdata_valid0_BRB10 controllerinjector_new_master_rdata_valid0_BRB11 controllerinjector_new_master_rdata_valid0_BRB12 controllerinjector_new_master_rdata_valid0_BRB13 controllerinjector_new_master_rdata_valid0_BRB14.
	Register(s) controllerinjector_new_master_rdata_valid1 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid1_BRB0 controllerinjector_new_master_rdata_valid1_BRB1 controllerinjector_new_master_rdata_valid1_BRB2 controllerinjector_new_master_rdata_valid1_BRB3 controllerinjector_new_master_rdata_valid1_BRB5 controllerinjector_new_master_rdata_valid1_BRB6 controllerinjector_new_master_rdata_valid1_BRB7 controllerinjector_new_master_rdata_valid1_BRB8 controllerinjector_new_master_rdata_valid1_BRB9 controllerinjector_new_master_rdata_valid1_BRB10 controllerinjector_new_master_rdata_valid1_BRB11 controllerinjector_new_master_rdata_valid1_BRB12 controllerinjector_new_master_rdata_valid1_BRB13 controllerinjector_new_master_rdata_valid1_BRB14.
	Register(s) controllerinjector_new_master_rdata_valid12 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid12_BRB2 controllerinjector_new_master_rdata_valid12_BRB5 controllerinjector_new_master_rdata_valid12_BRB6 controllerinjector_new_master_rdata_valid12_BRB7 controllerinjector_new_master_rdata_valid12_BRB8.
	Register(s) controllerinjector_new_master_rdata_valid13 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid13_BRB2 controllerinjector_new_master_rdata_valid13_BRB5 controllerinjector_new_master_rdata_valid13_BRB6 controllerinjector_new_master_rdata_valid13_BRB7 controllerinjector_new_master_rdata_valid13_BRB8.
	Register(s) controllerinjector_new_master_rdata_valid14 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid14_BRB2 controllerinjector_new_master_rdata_valid14_BRB5 controllerinjector_new_master_rdata_valid14_BRB6 controllerinjector_new_master_rdata_valid14_BRB7 controllerinjector_new_master_rdata_valid14_BRB8.
	Register(s) controllerinjector_new_master_rdata_valid15 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid15_BRB2 controllerinjector_new_master_rdata_valid15_BRB5 controllerinjector_new_master_rdata_valid15_BRB6 controllerinjector_new_master_rdata_valid15_BRB7 controllerinjector_new_master_rdata_valid15_BRB8.
	Register(s) controllerinjector_new_master_rdata_valid16 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid16_BRB0 controllerinjector_new_master_rdata_valid16_BRB1 controllerinjector_new_master_rdata_valid16_BRB2 controllerinjector_new_master_rdata_valid16_BRB4 controllerinjector_new_master_rdata_valid16_BRB5 controllerinjector_new_master_rdata_valid16_BRB6 controllerinjector_new_master_rdata_valid16_BRB7 controllerinjector_new_master_rdata_valid16_BRB8.
	Register(s) controllerinjector_new_master_rdata_valid17 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid17_BRB0 controllerinjector_new_master_rdata_valid17_BRB1 controllerinjector_new_master_rdata_valid17_BRB2 controllerinjector_new_master_rdata_valid17_BRB3 controllerinjector_new_master_rdata_valid17_BRB4 controllerinjector_new_master_rdata_valid17_BRB5.
	Register(s) controllerinjector_new_master_rdata_valid2 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid2_BRB0 controllerinjector_new_master_rdata_valid2_BRB1 controllerinjector_new_master_rdata_valid2_BRB2 controllerinjector_new_master_rdata_valid2_BRB3 controllerinjector_new_master_rdata_valid2_BRB5 controllerinjector_new_master_rdata_valid2_BRB6 controllerinjector_new_master_rdata_valid2_BRB7 controllerinjector_new_master_rdata_valid2_BRB8 controllerinjector_new_master_rdata_valid2_BRB9 controllerinjector_new_master_rdata_valid2_BRB10 controllerinjector_new_master_rdata_valid2_BRB11 controllerinjector_new_master_rdata_valid2_BRB12 controllerinjector_new_master_rdata_valid2_BRB13 controllerinjector_new_master_rdata_valid2_BRB14.
	Register(s) controllerinjector_new_master_rdata_valid3 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid3_BRB0 controllerinjector_new_master_rdata_valid3_BRB1 controllerinjector_new_master_rdata_valid3_BRB2 controllerinjector_new_master_rdata_valid3_BRB3 controllerinjector_new_master_rdata_valid3_BRB5 controllerinjector_new_master_rdata_valid3_BRB6 controllerinjector_new_master_rdata_valid3_BRB7 controllerinjector_new_master_rdata_valid3_BRB8 controllerinjector_new_master_rdata_valid3_BRB9 controllerinjector_new_master_rdata_valid3_BRB10 controllerinjector_new_master_rdata_valid3_BRB11 controllerinjector_new_master_rdata_valid3_BRB12 controllerinjector_new_master_rdata_valid3_BRB13 controllerinjector_new_master_rdata_valid3_BRB14.
	Register(s) controllerinjector_new_master_rdata_valid4 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid4_BRB0 controllerinjector_new_master_rdata_valid4_BRB1 controllerinjector_new_master_rdata_valid4_BRB2 controllerinjector_new_master_rdata_valid4_BRB3 controllerinjector_new_master_rdata_valid4_BRB4.
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3 ddrphy_rddata_sr_1_BRB4 ddrphy_rddata_sr_1_BRB5.
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB2 ddrphy_rddata_sr_2_BRB3 ddrphy_rddata_sr_2_BRB4 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7 ddrphy_rddata_sr_2_BRB8 ddrphy_rddata_sr_2_BRB9 ddrphy_rddata_sr_2_BRB10 ddrphy_rddata_sr_2_BRB11.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB2 ddrphy_rddata_sr_3_BRB3 ddrphy_rddata_sr_3_BRB4 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7 ddrphy_rddata_sr_3_BRB8 ddrphy_rddata_sr_3_BRB9 ddrphy_rddata_sr_3_BRB10 ddrphy_rddata_sr_3_BRB11.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB3 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7 ddrphy_rddata_sr_4_BRB8 ddrphy_rddata_sr_4_BRB9 ddrphy_rddata_sr_4_BRB10 ddrphy_rddata_sr_4_BRB11.
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 ddrphy_record0_cke_BRB1.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 .
Unit <top> processed.
FlipFlop controllerinjector_bankmachine0_consume_0 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine0_consume_1 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine0_consume_2 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine1_consume_0 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine1_consume_1 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine1_consume_2 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine2_consume_0 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine2_consume_1 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine2_consume_2 has been replicated 1 time(s)
FlipFlop controllerinjector_bankmachine3_consume_0 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine3_consume_1 has been replicated 2 time(s)
FlipFlop controllerinjector_bankmachine3_consume_2 has been replicated 1 time(s)
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/icache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop lm32_cpu/load_store_unit/dcache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop memtestsoc_interface_adr_0 has been replicated 2 time(s)
FlipFlop memtestsoc_interface_adr_1 has been replicated 2 time(s)
FlipFlop memtestsoc_interface_adr_2 has been replicated 2 time(s)
FlipFlop memtestsoc_interface_adr_3 has been replicated 2 time(s)
FlipFlop memtestsoc_interface_adr_4 has been replicated 2 time(s)
FlipFlop memtestsoc_interface_adr_5 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid4_BRB1>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid4_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB4>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB5>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB0>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB9>.
	Found 6-bit shift register for signal <controllerinjector_new_master_rdata_valid17_BRB2>.
	Found 6-bit shift register for signal <controllerinjector_new_master_rdata_valid17_BRB5>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB11>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB13>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB14>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid16_BRB6>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid16_BRB7>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid16_BRB8>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4496
 Flip-Flops                                            : 4496
# Shift Registers                                      : 31
 2-bit shift register                                  : 1
 3-bit shift register                                  : 3
 4-bit shift register                                  : 20
 5-bit shift register                                  : 5
 6-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6905
#      GND                         : 1
#      INV                         : 124
#      LUT1                        : 271
#      LUT2                        : 695
#      LUT3                        : 889
#      LUT4                        : 434
#      LUT5                        : 832
#      LUT6                        : 1902
#      MUXCY                       : 913
#      MUXF7                       : 50
#      VCC                         : 1
#      XORCY                       : 793
# FlipFlops/Latches                : 4547
#      FD                          : 770
#      FDE                         : 176
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 692
#      FDRE                        : 2643
#      FDS                         : 80
#      FDSE                        : 174
#      ODDR2                       : 6
# RAMS                             : 243
#      RAM16X1D                    : 153
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 17
#      RAMB8BWER                   : 9
# Shift Registers                  : 31
#      SRLC16E                     : 31
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 71
#      BUFIO2                      : 1
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 35
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            4547  out of  11440    39%  
 Number of Slice LUTs:                 5612  out of   5720    98%  
    Number used as Logic:              5147  out of   5720    89%  
    Number used as Memory:              465  out of   1440    32%  
       Number used as RAM:              434
       Number used as SRL:               31

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7802
   Number with an unused Flip Flop:    3255  out of   7802    41%  
   Number with an unused LUT:          2190  out of   7802    28%  
   Number of fully used LUT-FF pairs:  2357  out of   7802    30%  
   Number of unique control sets:       176

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    200    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               22  out of     32    68%  
    Number using Block RAM only:         22
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 4754  |
clk100                             | PLL_ADV:CLKOUT2        | 74    |
base50_clk                         | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 34.792ns (Maximum Frequency: 28.742MHz)
   Minimum input arrival time before clock: 4.779ns
   Maximum output required time after clock: 7.369ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 34.792ns (frequency: 28.742MHz)
  Total number of paths / destination ports: 741592 / 14428
-------------------------------------------------------------------------
Delay:               13.917ns (Levels of Logic = 1)
  Source:            lm32_cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       lm32_cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk100 rising 2.5X
  Destination Clock: clk100 rising 2.5X

  Data Path: lm32_cpu/multiplier/Mmult_n0023 to lm32_cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   7.889   1.234  lm32_cpu/multiplier/Mmult_n0023 (lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  lm32_cpu/multiplier/Mmult_n00231 (lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47)
     DSP48A1:PCIN47            1.645          lm32_cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                     13.917ns (12.683ns logic, 1.234ns route)
                                       (91.1% logic, 8.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  FDPE_4 (rst12)
     FDPE:D                    0.074          FDPE_5
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 1519 / 469
-------------------------------------------------------------------------
Offset:              4.779ns (Levels of Logic = 2)
  Source:            user_btn1 (PAD)
  Destination:       waittimer1_count_1 (FF)
  Destination Clock: clk100 rising 2.5X

  Data Path: user_btn1 to waittimer1_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.610  user_btn1_IBUF (user_btn1_IBUF)
     LUT6:I2->O           20   0.254   1.285  _n10141_inv1 (_n10141_inv)
     FDRE:CE                   0.302          waittimer1_count_1
    ----------------------------------------
    Total                      4.779ns (1.884ns logic, 2.895ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.790  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.250   0.725  sys_rst_crg_dcm_base50_locked_OR_747_o1 (sys_rst_crg_dcm_base50_locked_OR_747_o)
     FDPE:PRE                  0.459          FDPE_5
    ----------------------------------------
    Total                      2.224ns (0.709ns logic, 1.515ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 728 / 203
-------------------------------------------------------------------------
Offset:              7.369ns (Levels of Logic = 3)
  Source:            memtestsoc_interface_adr_2 (FF)
  Destination:       OSERDES2:T4 (PAD)
  Source Clock:      clk100 rising 2.5X

  Data Path: memtestsoc_interface_adr_2 to OSERDES2:T4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            182   0.525   2.625  memtestsoc_interface_adr_2 (memtestsoc_interface_adr_2)
     LUT6:I3->O           10   0.235   1.116  _n115261 (_n11526)
     LUT2:I0->O            2   0.250   1.156  ddrphy_wrdata_en_SW0 (N2121)
     LUT6:I1->O           17   0.254   1.208  ddrphy_drive_dq_n01 (ddrphy_drive_dq_n0)
    OSERDES2:T4                0.000          OSERDES2
    ----------------------------------------
    Total                      7.369ns (1.264ns logic, 6.105ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 120 / 104
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.912          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.280|         |         |         |
clk100         |    5.306|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   13.917|         |    2.270|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 68.00 secs
Total CPU time to Xst completion: 67.55 secs
 
--> 


Total memory usage is 481768 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  546 (   0 filtered)
Number of infos    :  176 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc top.ucf top.ngc top.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32
/gateware/top.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_crg_clk100b = PERIOD "crg_clk100b" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance crg_periph_dcm_clkgen. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 / 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT3: <TIMESPEC TS_crg_unbuf_sdram_half_b = PERIOD
   "crg_unbuf_sdram_half_b" TS_crg_clk100b / 1.666666667 PHASE 4.5 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT5: <TIMESPEC TS_crg_unbuf_sys = PERIOD "crg_unbuf_sys" TS_crg_clk100b /
   0.833333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT0: <TIMESPEC TS_crg_unbuf_sdram_full = PERIOD "crg_unbuf_sdram_full"
   TS_crg_clk100b / 3.333333333 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk100b', used in period specification
   'TS_crg_clk100b', was traced into PLL_ADV instance crg_pll_adv. The following
   new TNM groups and period specifications were generated at the PLL_ADV
   output(s): 
   CLKOUT2: <TIMESPEC TS_crg_unbuf_sdram_half_a = PERIOD
   "crg_unbuf_sdram_half_a" TS_crg_clk100b / 1.666666667 PHASE 4.5 ns HIGH 50%>

Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "top.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx9csg324-2".
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "PRDbase50_clk" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "base50_clk" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification "TSbase50_clk" has been discarded
   because the group "PRDbase50_clk" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_base50_clk" has been discarded
   because the group "base50_clk" has been optimized away.
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:35fee0b8) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:35fee0b8) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8865f6e8) REAL time: 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ca995d22) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ca995d22) REAL time: 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ca995d22) REAL time: 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ca995d22) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ca995d22) REAL time: 35 secs 

Phase 9.8  Global Placement
........................
..................................................................................................................
.................................................................................................................................................................................................
..........................................................................................................................................................................
....................................................
Phase 9.8  Global Placement (Checksum:dba250d8) REAL time: 2 mins 3 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:dba250d8) REAL time: 2 mins 4 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f0c4a411) REAL time: 2 mins 27 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f0c4a411) REAL time: 2 mins 27 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c8dfd170) REAL time: 2 mins 28 secs 

Total REAL time to Placer completion: 2 mins 29 secs 
Total CPU  time to Placer completion: 2 mins 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 4,540 out of  11,440   39%
    Number used as Flip Flops:               4,539
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,702 out of   5,720   82%
    Number used as logic:                    4,355 out of   5,720   76%
      Number using O6 output only:           3,001
      Number using O5 output only:             238
      Number using O5 and O6:                1,116
      Number used as ROM:                        0
    Number used as Memory:                     290 out of   1,440   20%
      Number used as Dual Port RAM:            270
        Number using O6 output only:            70
        Number using O5 output only:            36
        Number using O5 and O6:                164
      Number used as Single Port RAM:            0
      Number used as Shift Register:            20
        Number using O6 output only:             9
        Number using O5 output only:             0
        Number using O5 and O6:                 11
    Number used exclusively as route-thrus:     57
      Number with same-slice register load:     50
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,427 out of   1,430   99%
  Number of MUXCYs used:                       992 out of   2,860   34%
  Number of LUT Flip Flop pairs used:        5,328
    Number with an unused Flip Flop:         1,196 out of   5,328   22%
    Number with an unused LUT:                 626 out of   5,328   11%
    Number of fully used LUT-FF pairs:       3,506 out of   5,328   65%
    Number of unique control sets:             181
    Number of slice register sites lost
      to control set restrictions:             364 out of  11,440    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     200   35%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53%
  Number of RAMB8BWERs:                          9 out of      64   14%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     200    8%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                  22 out of     200   11%
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.65

Peak Memory Usage:  806 MB
Total REAL time to MAP completion:  2 mins 34 secs 
Total CPU time to MAP completion:   2 mins 34 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: top.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,540 out of  11,440   39%
    Number used as Flip Flops:               4,539
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,702 out of   5,720   82%
    Number used as logic:                    4,355 out of   5,720   76%
      Number using O6 output only:           3,001
      Number using O5 output only:             238
      Number using O5 and O6:                1,116
      Number used as ROM:                        0
    Number used as Memory:                     290 out of   1,440   20%
      Number used as Dual Port RAM:            270
        Number using O6 output only:            70
        Number using O5 output only:            36
        Number using O5 and O6:                164
      Number used as Single Port RAM:            0
      Number used as Shift Register:            20
        Number using O6 output only:             9
        Number using O5 output only:             0
        Number using O5 and O6:                 11
    Number used exclusively as route-thrus:     57
      Number with same-slice register load:     50
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,427 out of   1,430   99%
  Number of MUXCYs used:                       992 out of   2,860   34%
  Number of LUT Flip Flop pairs used:        5,328
    Number with an unused Flip Flop:         1,196 out of   5,328   22%
    Number with an unused LUT:                 626 out of   5,328   11%
    Number of fully used LUT-FF pairs:       3,506 out of   5,328   65%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        70 out of     200   35%
    Number of LOCed IOBs:                       70 out of      70  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53%
  Number of RAMB8BWERs:                          9 out of      64   14%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     200    8%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                  22 out of     200   11%
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

Starting Router


Phase  1  : 32040 unrouted;      REAL time: 13 secs 

Phase  2  : 27738 unrouted;      REAL time: 14 secs 

Phase  3  : 14877 unrouted;      REAL time: 27 secs 

Phase  4  : 15185 unrouted; (Setup:53843, Hold:19662, Component Switching Limit:0)     REAL time: 31 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:46971, Hold:18038, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  6  : 0 unrouted; (Setup:46971, Hold:18038, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  7  : 0 unrouted; (Setup:449, Hold:18845, Component Switching Limit:0)     REAL time: 3 mins 44 secs 

Phase  8  : 0 unrouted; (Setup:449, Hold:18845, Component Switching Limit:0)     REAL time: 3 mins 44 secs 

Phase  9  : 0 unrouted; (Setup:449, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 45 secs 

Phase 10  : 0 unrouted; (Setup:400, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 48 secs 
Total REAL time to Router completion: 3 mins 48 secs 
Total CPU time to Router completion: 4 mins 4 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 1413 |  0.185     |  1.576      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk |  BUFGMUX_X2Y2| No   |   23 |  0.713     |  2.134      |
+---------------------+--------------+------+------+------------+-------------+
|crg_clk_sdram_half_s |              |      |      |            |             |
|              hifted | BUFGMUX_X3Y13| No   |    4 |  0.000     |  2.017      |
+---------------------+--------------+------+------+------------+-------------+
|          dna_cnt<0> |         Local|      |    7 |  0.000     |  3.088      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.610      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 400 (Setup: 400, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_crg_unbuf_sys = PERIOD TIMEGRP "crg_un | SETUP       |    -0.400ns|    15.200ns|       1|         400
  buf_sys" TS_crg_clk100b / 0.833333333     | HOLD        |     0.324ns|            |       0|           0
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_half_a = PERIOD TIMEGR | SETUP       |     0.032ns|     5.956ns|       0|           0
  P "crg_unbuf_sdram_half_a"         TS_crg | HOLD        |     0.447ns|            |       0|           0
  _clk100b / 1.66666667 PHASE 4.5 ns HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_clk100b = PERIOD TIMEGRP "crg_clk1 | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  00b" TSclk100 HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_half_b = PERIOD TIMEGR | MINPERIOD   |     3.334ns|     2.666ns|       0|           0
  P "crg_unbuf_sdram_half_b"         TS_crg |             |            |            |        |            
  _clk100b / 1.66666667 PHASE 4.5 ns HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 1 | MINPERIOD   |     7.148ns|     4.852ns|       0|           0
  2 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "PRDclk100" 10  | MINPERIOD   |     8.948ns|     1.052ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_unbuf_sdram_full = PERIOD TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "crg_unbuf_sdram_full" TS_crg_clk100b     |             |            |            |        |            
       / 3.33333333 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      1.052ns|     12.667ns|            0|            1|            0|       766143|
| TS_crg_clk100b                |     10.000ns|      3.334ns|     12.667ns|            0|            1|            0|       766143|
|  TS_crg_unbuf_sdram_half_b    |      6.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  TS_crg_unbuf_sys             |     12.000ns|     15.200ns|          N/A|            1|            0|       765893|            0|
|  TS_crg_unbuf_sdram_full      |      3.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_crg_unbuf_sdram_half_a    |      6.000ns|      5.956ns|          N/A|            0|            0|          250|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 mins 51 secs 
Total CPU time to PAR completion: 4 mins 7 secs 

Peak Memory Usage:  778 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file top.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx9.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file top.pcf.

Wed Mar 22 11:16:40 2017

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "top.bit".
Saving bit stream in "top.bin".
Bitstream generation is complete.
ERROR:Portability:50 - Execution of the
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libcompiler_rt'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libcompiler_rt'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libbase'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libbase'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libnet'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/libnet'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/bios'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/bios'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/uip'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/uip'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/firmware'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
bash /home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/version_data.sh
 OBJCOPY  firmware.bin
chmod -x firmware.bin
python -m litex.soc.tools.mkmscimg firmware.elf
python -m litex.soc.tools.mkmscimg -f firmware.bin -o firmware.fbi
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_memtest_lm32/software/firmware'
