RAW GSBD COMMANDS
=================

AES_X2
------

Raw::

    // name               port   by  bi offset         r w 0 reader    writer
     { "SRC_RST"           ,&PORTB,   1, 1, SRC_RST       ,1,1,0,NULL     , NULL},
     { "MCLK_SEL"          ,&PORTB,   1, 1, MCLK_SEL      ,1,1,0,NULL     , NULL},
     { "TX_LOCK1"          ,&PORTA,   1, 1, TX_LOCK1      ,1,0,0,NULL     , NULL},
     { "TX_LOCK2"          ,&PORTA,   1, 1, TX_LOCK2      ,1,0,0,NULL     , NULL},
     { "TX_LOCK3"          ,&PORTA,   1, 1, TX_LOCK3      ,1,0,0,NULL     , NULL},
     { "TX_LOCK4"          ,&PORTA,   1, 1, TX_LOCK4      ,1,0,0,NULL     , NULL},
     { "RX_LOCK1"          ,&PORTE,   1, 1, RX_LOCK1      ,1,0,0,NULL     , NULL},
     { "RX_LOCK2"          ,&PORTE,   1, 1, RX_LOCK2      ,1,0,0,NULL     , NULL},
     { "RX_LOCK3"          ,&PORTE,   1, 1, RX_LOCK3      ,1,0,0,NULL     , NULL},
     { "RX_LOCK4"          ,&PORTE,   1, 1, RX_LOCK4      ,1,0,0,NULL     , NULL},
     { "TX_CLKIN1"         ,&txclkin[0],1,3,0             ,1,1,0,NULL ,writeclkin},
     { "TX_CLKIN2"         ,&txclkin[1],1,3,0             ,1,1,0,NULL ,writeclkin},
     { "TX_CLKIN3"         ,&txclkin[2],1,3,0             ,1,1,0,NULL ,writeclkin},
     { "TX_CLKIN4"         ,&txclkin[3],1,3,0             ,1,1,0,NULL ,writeclkin},
     { "TX_CLKDIV1"        ,&txclkdiv,1,2,0               ,1,1,0,NULL ,writeclkdv},
     { "TX_CLKDIV2"        ,&txclkdiv,1,2,2               ,1,1,0,NULL ,writeclkdv},
     { "TX_CLKDIV3"        ,&txclkdiv,1,2,4               ,1,1,0,NULL ,writeclkdv},
     { "TX_CLKDIV4"        ,&txclkdiv,1,2,6               ,1,1,0,NULL ,writeclkdv},
     { "TX_SRCON1"         ,&txsrcon,1,1,0                ,1,1,0,NULL ,src_ena},
     { "TX_SRCON2"         ,&txsrcon,1,1,1                ,1,1,0,NULL ,src_ena},
     { "TX_SRCON3"         ,&txsrcon,1,1,2                ,1,1,0,NULL ,src_ena},
     { "TX_SRCON4"         ,&txsrcon,1,1,3                ,1,1,0,NULL ,src_ena},
     { "TX_RATIO1"         ,&ratios[0],2,8, 0             ,1,0,0,readratio, NULL},
     { "TX_RATIO2"         ,&ratios[2],2,8, 0             ,1,0,0,readratio, NULL},
     { "TX_RATIO3"         ,&ratios[4],2,8, 0             ,1,0,0,readratio, NULL},
     { "TX_RATIO4"         ,&ratios[6],2,8, 0             ,1,0,0,readratio, NULL},
     { "RX_RATIO1"         ,&ratios[8],2,8, 0             ,1,0,0,readratio, NULL},
     { "RX_RATIO2"         ,&ratios[10],2,8,0             ,1,0,0,readratio, NULL},
     { "RX_RATIO3"         ,&ratios[12],2,8,0             ,1,0,0,readratio, NULL},
     { "RX_RATIO4"         ,&ratios[14],2,8,0             ,1,0,0,readratio, NULL},
     { "TX_STATUS10"       ,&tx_statdata[0],24,8,0        ,1,1,0,NULL ,tx_stat_w},
     { "TX_STATUS11"       ,&tx_statdata[24],24,8,0       ,1,1,0,NULL ,tx_stat_w},
     { "TX_STATUS20"       ,&tx_statdata[48],24,8,0       ,1,1,0,NULL ,tx_stat_w},
     { "TX_STATUS21"       ,&tx_statdata[72],24,8,0       ,1,1,0,NULL ,tx_stat_w},
     { "TX_STATUS30"       ,&tx_statdata[96],24,8,0       ,1,1,0,NULL ,tx_stat_w},
     { "TX_STATUS31"       ,&tx_statdata[120],24,8,0      ,1,1,0,NULL ,tx_stat_w},
     { "TX_STATUS40"       ,&tx_statdata[144],24,8,0      ,1,1,0,NULL ,tx_stat_w},
     { "TX_STATUS41"       ,&tx_statdata[168],24,8,0      ,1,1,0,NULL ,tx_stat_w},
     { "RX_STATUS10"       ,&rx_statdata[0],24,8,0        ,1,0,0,NULL ,NULL},
     { "RX_STATUS11"       ,&rx_statdata[24],24,8,0       ,1,0,0,NULL ,NULL},
     { "RX_STATUS20"       ,&rx_statdata[48],24,8,0       ,1,0,0,NULL ,NULL},
     { "RX_STATUS21"       ,&rx_statdata[72],24,8,0       ,1,0,0,NULL ,NULL},
     { "RX_STATUS30"       ,&rx_statdata[96],24,8,0       ,1,0,0,NULL ,NULL},
     { "RX_STATUS31"       ,&rx_statdata[120],24,8,0      ,1,0,0,NULL ,NULL},
     { "RX_STATUS40"       ,&rx_statdata[144],24,8,0      ,1,0,0,NULL ,NULL},
     { "RX_STATUS41"       ,&rx_statdata[168],24,8,0      ,1,0,0,NULL ,NULL},
     { "TX_USER1"          ,&tx_userdata[0],48,8,0        ,1,1,0,NULL ,tx_user_w},
     { "TX_USER2"          ,&tx_userdata[48],48,8,0       ,1,1,0,NULL ,tx_user_w},
     { "TX_USER3"          ,&tx_userdata[96],48,8,0       ,1,1,0,NULL ,tx_user_w},
     { "TX_USER4"          ,&tx_userdata[144],48,8,0      ,1,1,0,NULL ,tx_user_w},
     { "RX_USER1"          ,&rx_userdata[0],48,8,0        ,1,0,0,NULL ,NULL},
     { "RX_USER2"          ,&rx_userdata[48],48,8,0       ,1,0,0,NULL ,NULL},
     { "RX_USER3"          ,&rx_userdata[96],48,8,0       ,1,0,0,NULL ,NULL},
     { "RX_USER4"          ,&rx_userdata[144],48,8,0      ,1,0,0,NULL ,NULL},
     { "STORAGE"           ,&storage, 1, 2, 0             ,0,1,0,NULL ,storage_wr},


 
AO8
---

Raw::

     // name               port   by  bi offset         r w 0 reader    writer
     { "DAC_RESET"         ,&PORTE,   1, 1, DAC_RESET     ,1,1,0,NULL     , NULL},
     { "BP_ID"             ,&PORTF,   1, 1, BP_ID         ,1,1,0,NULL     , NULL},
     { "LINK_MUTE"         ,&PORTE,   1, 1, LINK_MUTE     ,1,1,0,NULL     , NULL},
     { "AUTOMUTE12"        ,&dac[0][2],1,1,7              ,1,1,0,NULL     ,dac_wr},
     { "AUTOMUTE34"        ,&dac[1][2],1,1,7              ,1,1,0,NULL     ,dac_wr},
     { "AUTOMUTE56"        ,&dac[2][2],1,1,7              ,1,1,0,NULL     ,dac_wr},
     { "AUTOMUTE78"        ,&dac[3][2],1,1,7              ,1,1,0,NULL     ,dac_wr},
     { "FILTER12"          ,&dac[0][5],1,1,2              ,1,1,0,NULL     ,dac_wr},
     { "FILTER34"          ,&dac[1][5],1,1,2              ,1,1,0,NULL     ,dac_wr},
     { "FILTER56"          ,&dac[2][5],1,1,2              ,1,1,0,NULL     ,dac_wr},
     { "FILTER78"          ,&dac[3][5],1,1,2              ,1,1,0,NULL     ,dac_wr},
     { "RAMP12"            ,&dac[0][5],1,1,7              ,1,1,0,NULL     ,dac_wr},
     { "RAMP34"            ,&dac[1][5],1,1,7              ,1,1,0,NULL     ,dac_wr},
     { "RAMP56"            ,&dac[2][5],1,1,7              ,1,1,0,NULL     ,dac_wr},
     { "RAMP78"            ,&dac[3][5],1,1,7              ,1,1,0,NULL     ,dac_wr},
     { "ZERO12"            ,&dac[0][5],1,1,6              ,1,1,0,NULL     ,dac_wr},
     { "ZERO34"            ,&dac[1][5],1,1,6              ,1,1,0,NULL     ,dac_wr},
     { "ZERO56"            ,&dac[2][5],1,1,6              ,1,1,0,NULL     ,dac_wr},
     { "ZERO78"            ,&dac[3][5],1,1,6              ,1,1,0,NULL     ,dac_wr},
     { "MUTE1"             ,&dac[0][2],1,1,4              ,1,1,0,NULL     ,dac_wr},
     { "MUTE2"             ,&dac[0][2],1,1,3              ,1,1,0,NULL     ,dac_wr},
     { "MUTE3"             ,&dac[1][2],1,1,4              ,1,1,0,NULL     ,dac_wr},
     { "MUTE4"             ,&dac[1][2],1,1,3              ,1,1,0,NULL     ,dac_wr},
     { "MUTE5"             ,&dac[2][2],1,1,4              ,1,1,0,NULL     ,dac_wr},
     { "MUTE6"             ,&dac[2][2],1,1,3              ,1,1,0,NULL     ,dac_wr},
     { "MUTE7"             ,&dac[3][2],1,1,4              ,1,1,0,NULL     ,dac_wr},
     { "MUTE8"             ,&dac[3][2],1,1,3              ,1,1,0,NULL     ,dac_wr},
     { "VOLUME1"           ,&dac[0][3],1,8,0              ,1,1,0,NULL     ,dac_wr},
     { "VOLUME2"           ,&dac[0][4],1,8,0              ,1,1,0,NULL     ,dac_wr},
     { "VOLUME3"           ,&dac[1][3],1,8,0              ,1,1,0,NULL     ,dac_wr},
     { "VOLUME4"           ,&dac[1][4],1,8,0              ,1,1,0,NULL     ,dac_wr},
     { "VOLUME5"           ,&dac[2][3],1,8,0              ,1,1,0,NULL     ,dac_wr},
     { "VOLUME6"           ,&dac[2][4],1,8,0              ,1,1,0,NULL     ,dac_wr},
     { "VOLUME7"           ,&dac[3][3],1,8,0              ,1,1,0,NULL     ,dac_wr},
     { "VOLUME8"           ,&dac[3][4],1,8,0              ,1,1,0,NULL     ,dac_wr},
     { "INVERT1"           ,&dac[0][1],1,1,6              ,1,1,0,NULL     ,dac_wr},
     { "INVERT2"           ,&dac[0][1],1,1,5              ,1,1,0,NULL     ,dac_wr},
     { "INVERT3"           ,&dac[1][1],1,1,6              ,1,1,0,NULL     ,dac_wr},
     { "INVERT4"           ,&dac[1][1],1,1,5              ,1,1,0,NULL     ,dac_wr},
     { "INVERT5"           ,&dac[2][1],1,1,6              ,1,1,0,NULL     ,dac_wr},
     { "INVERT6"           ,&dac[2][1],1,1,5              ,1,1,0,NULL     ,dac_wr},
     { "INVERT7"           ,&dac[3][1],1,1,6              ,1,1,0,NULL     ,dac_wr},
     { "INVERT8"           ,&dac[3][1],1,1,5              ,1,1,0,NULL     ,dac_wr},
     { "MUTE_RELAY1"       ,&PORTD,   1, 1, MUTE_RELAY1   ,1,1,0,NULL     , NULL},
     { "MUTE_RELAY2"       ,&PORTD,   1, 1, MUTE_RELAY2   ,1,1,0,NULL     , NULL},
     { "MUTE_RELAY3"       ,&PORTD,   1, 1, MUTE_RELAY3   ,1,1,0,NULL     , NULL},
     { "MUTE_RELAY4"       ,&PORTD,   1, 1, MUTE_RELAY4   ,1,1,0,NULL     , NULL},
     { "MUTE_RELAY5"       ,&PORTB,   1, 1, MUTE_RELAY5   ,1,1,0,NULL     , NULL},
     { "MUTE_RELAY6"       ,&PORTB,   1, 1, MUTE_RELAY6   ,1,1,0,NULL     , NULL},
     { "MUTE_RELAY7"       ,&PORTB,   1, 1, MUTE_RELAY7   ,1,1,0,NULL     , NULL},
     { "MUTE_RELAY8"       ,&PORTB,   1, 1, MUTE_RELAY8   ,1,1,0,NULL     , NULL},
     { "GAIN_RELAY1"       ,&PORTC,   1, 1, GAIN_RELAY1   ,1,1,0,NULL     , NULL},
     { "GAIN_RELAY2"       ,&PORTC,   1, 1, GAIN_RELAY2   ,1,1,0,NULL     , NULL},
     { "GAIN_RELAY3"       ,&PORTC,   1, 1, GAIN_RELAY3   ,1,1,0,NULL     , NULL},
     { "GAIN_RELAY4"       ,&PORTC,   1, 1, GAIN_RELAY4   ,1,1,0,NULL     , NULL},
     { "GAIN_RELAY5"       ,&PORTC,   1, 1, GAIN_RELAY5   ,1,1,0,NULL     , NULL},
     { "GAIN_RELAY6"       ,&PORTC,   1, 1, GAIN_RELAY6   ,1,1,0,NULL     , NULL},
     { "GAIN_RELAY7"       ,&PORTC,   1, 1, GAIN_RELAY7   ,1,1,0,NULL     , NULL},
     { "GAIN_RELAY8"       ,&PORTC,   1, 1, GAIN_RELAY8   ,1,1,0,NULL     , NULL},
     { "STORAGE"           ,&storage, 1, 2, 0             ,0,1,0,NULL ,storage_wr},

   
LINK
----

Raw::

    // name          port    by  bi offset       r w 0 reader    writer
    { "IO1_RESET"   ,&PORTC,  1, 1, IO1_RESET   ,1,1,0,NULL     , NULL},
    { "IO1_EMUTE"   ,&PORTC,  1, 1, IO1_EMUTE   ,1,1,0,NULL     , NULL},
    { "IO2_RESET"   ,&PORTC,  1, 1, IO2_RESET   ,1,1,0,NULL     , NULL},
    { "IO2_EMUTE"   ,&PORTC,  1, 1, IO2_EMUTE   ,1,1,0,NULL     , NULL},
    { "IO3_RESET"   ,&PORTC,  1, 1, IO3_RESET   ,1,1,0,NULL     , NULL},
    { "IO3_EMUTE"   ,&PORTC,  1, 1, IO3_EMUTE   ,1,1,0,NULL     , NULL},
    { "FPGA_RESET"  ,&PORTC,  1, 1, FPGA_RESET  ,1,1,0,NULL     , NULL},
    { "FLASH_PP"    ,&PORTA,  1, 1, FLASH_PP    ,1,1,0,NULL     , NULL},
    { "CONFIG"      ,&PORTD,  1, 4, CONFIG_0    ,1,0,0,NULL     , NULL},
    { "TEMP_LOCAL"  ,&twi_local_temp,1,8,0      ,1,0,0,NULL     , NULL},
    { "TEMP_REMOTE", &twi_remote1_temp,1,8,0    ,1,0,0,NULL     , NULL},


 
ML8_X2
------

Raw::

     // name           port   by  bi offset         r w 0 reader    writer
     { "ADC_RESET"     ,&PORTC,   1, 1, ADC_RESET     ,1,1,0,NULL     , NULL},
     { "ADC_HPF_ENABLE",&PORTC,   1, 1, ADC_HPF_ENABLE,1,1,0,NULL     , NULL},
     { "SPEED_SELECT"  ,&PORTC,   1, 2, SPEED_SELECT_0,1,1,0,NULL     , NULL},
     { "PHANTOM_ENA",   &PORTC,   1, 1, GLOBAL_PHANTOM_ENABLE,1,1,0,NULL,NULL},
     { "PGA"           ,&pga,    16, 8, 0             ,1,1,0,NULL , pga_wr},
     { "DC1"           ,&pga[0],  1, 1, 7             ,1,1,0,NULL , pga_wr},
     { "DC2"           ,&pga[2],  1, 1, 7             ,1,1,0,NULL , pga_wr},
     { "DC3"           ,&pga[4],  1, 1, 7             ,1,1,0,NULL , pga_wr},
     { "DC4"           ,&pga[6],  1, 1, 7             ,1,1,0,NULL , pga_wr},
     { "DC5"           ,&pga[8],  1, 1, 7             ,1,1,0,NULL , pga_wr},
     { "DC6"           ,&pga[10], 1, 1, 7             ,1,1,0,NULL , pga_wr},
     { "DC7"           ,&pga[12], 1, 1, 7             ,1,1,0,NULL , pga_wr},
     { "DC8"           ,&pga[14], 1, 1, 7             ,1,1,0,NULL , pga_wr},
     { "CM1"           ,&pga[0],  1, 1, 6             ,1,1,0,NULL , pga_wr},
     { "CM2"           ,&pga[2],  1, 1, 6             ,1,1,0,NULL , pga_wr},
     { "CM3"           ,&pga[4],  1, 1, 6             ,1,1,0,NULL , pga_wr},
     { "CM4"           ,&pga[6],  1, 1, 6             ,1,1,0,NULL , pga_wr},
     { "CM5"           ,&pga[8],  1, 1, 6             ,1,1,0,NULL , pga_wr},
     { "CM6"           ,&pga[10], 1, 1, 6             ,1,1,0,NULL , pga_wr},
     { "CM7"           ,&pga[12], 1, 1, 6             ,1,1,0,NULL , pga_wr},
     { "CM8"           ,&pga[14], 1, 1, 6             ,1,1,0,NULL , pga_wr},
     { "FOLLOW1"       ,&pga[0],  1, 1, 2             ,1,1,0,NULL , pga_wr},
     { "FOLLOW2"       ,&pga[2],  1, 1, 2             ,1,1,0,NULL , pga_wr},
     { "FOLLOW3"       ,&pga[4],  1, 1, 2             ,1,1,0,NULL , pga_wr},
     { "FOLLOW4"       ,&pga[6],  1, 1, 2             ,1,1,0,NULL , pga_wr},
     { "FOLLOW5"       ,&pga[8],  1, 1, 2             ,1,1,0,NULL , pga_wr},
     { "FOLLOW6"       ,&pga[10], 1, 1, 2             ,1,1,0,NULL , pga_wr},
     { "FOLLOW7"       ,&pga[12], 1, 1, 2             ,1,1,0,NULL , pga_wr},
     { "FOLLOW8"       ,&pga[14], 1, 1, 2             ,1,1,0,NULL , pga_wr},
     { "PAD1"          ,&pga[0],  1, 1, 1             ,1,1,0,NULL , pga_wr},
     { "PAD2"          ,&pga[2],  1, 1, 1             ,1,1,0,NULL , pga_wr},
     { "PAD3"          ,&pga[4],  1, 1, 1             ,1,1,0,NULL , pga_wr},
     { "PAD4"          ,&pga[6],  1, 1, 1             ,1,1,0,NULL , pga_wr},
     { "PAD5"          ,&pga[8],  1, 1, 1             ,1,1,0,NULL , pga_wr},
     { "PAD6"          ,&pga[10], 1, 1, 1             ,1,1,0,NULL , pga_wr},
     { "PAD7"          ,&pga[12], 1, 1, 1             ,1,1,0,NULL , pga_wr},
     { "PAD8"          ,&pga[14], 1, 1, 1             ,1,1,0,NULL , pga_wr},
     { "PHANTOM1"      ,&pga[0],  1, 1, 0             ,1,1,0,NULL , pga_wr},
     { "PHANTOM2"      ,&pga[2],  1, 1, 0             ,1,1,0,NULL , pga_wr},
     { "PHANTOM3"      ,&pga[4],  1, 1, 0             ,1,1,0,NULL , pga_wr},
     { "PHANTOM4"      ,&pga[6],  1, 1, 0             ,1,1,0,NULL , pga_wr},
     { "PHANTOM5"      ,&pga[8],  1, 1, 0             ,1,1,0,NULL , pga_wr},
     { "PHANTOM6"      ,&pga[10], 1, 1, 0             ,1,1,0,NULL , pga_wr},
     { "PHANTOM7"      ,&pga[12], 1, 1, 0             ,1,1,0,NULL , pga_wr},
     { "PHANTOM8"      ,&pga[14], 1, 1, 0             ,1,1,0,NULL , pga_wr},
     { "GAIN1"         ,&gain[0], 1, 7, 0             ,1,1,0,NULL ,gain_wr},
     { "GAIN2"         ,&gain[1], 1, 7, 0             ,1,1,0,NULL ,gain_wr},
     { "GAIN3"         ,&gain[2], 1, 7, 0             ,1,1,0,NULL ,gain_wr},
     { "GAIN4"         ,&gain[3], 1, 7, 0             ,1,1,0,NULL ,gain_wr},
     { "GAIN5"         ,&gain[4], 1, 7, 0             ,1,1,0,NULL ,gain_wr},
     { "GAIN6"         ,&gain[5], 1, 7, 0             ,1,1,0,NULL ,gain_wr},
     { "GAIN7"         ,&gain[6], 1, 7, 0             ,1,1,0,NULL ,gain_wr},
     { "GAIN8"         ,&gain[7], 1, 7, 0             ,1,1,0,NULL ,gain_wr},
     { "STORAGE"       ,&storage, 1, 2, 0             ,0,1,0,NULL ,storage_wr},

     
DGPIO
-----

Raw::

    // name          port    by  bi offset       r w 0 reader    writer
    { "DAC_RESETN"  ,&PORTB,  1, 1, DAC_RESETN  ,1,1,0,NULL     , NULL},
    { "ADC_RESETN"  ,&PORTB,  1, 1, ADC_RESETN  ,1,1,0,NULL     , NULL},
    { "DLI_1"       ,&PORTB,  1, 1, DLI_1       ,1,0,0,NULL     , NULL},
    { "DLI_2"       ,&PORTB,  1, 1, DLI_2       ,1,0,0,NULL     , NULL},
    { "DLI_3"       ,&PORTE,  1, 1, DLI_3       ,1,0,0,NULL     , NULL},
    { "DLI_4"       ,&PORTE,  1, 1, DLI_4       ,1,0,0,NULL     , NULL},
    { "DLI_5"       ,&PORTE,  1, 1, DLI_5       ,1,0,0,NULL     , NULL},
    { "DLI_6"       ,&PORTC,  1, 1, DLI_6       ,1,0,0,NULL     , NULL},
    { "RELAY_1"     ,&PORTC,  1, 1, RELAY_1     ,1,1,0,NULL     , NULL},
    { "RELAY_2"     ,&PORTC,  1, 1, RELAY_2     ,1,1,0,NULL     , NULL},
    { "RELAY_3"     ,&PORTC,  1, 1, RELAY_3     ,1,1,0,NULL     , NULL},
    { "RELAY_4"     ,&PORTC,  1, 1, RELAY_4     ,1,1,0,NULL     , NULL},
    { "RELAY_5"     ,&PORTC,  1, 1, RELAY_5     ,1,1,0,NULL     , NULL},
    { "RELAY_6"     ,&PORTC,  1, 1, RELAY_6     ,1,1,0,NULL     , NULL},
    { "ADC_HPF_EN"  ,&PORTD,  1, 1, ADC_HPF_EN  ,1,1,0,NULL     , NULL},
    { "BP_ID"       ,&PORTG,  1, 1, BP_ID       ,1,0,0,NULL     , NULL},
    { "ADC_1"       ,&adc[0], 2, 8, 0           ,1,0,0,adc_read , NULL},
    { "ADC_2"       ,&adc[1], 2, 8, 0           ,1,0,0,adc_read , NULL},
    { "ADC_3"       ,&adc[2], 2, 8, 0           ,1,0,0,adc_read , NULL},
    { "ADC_4"       ,&adc[3], 2, 8, 0           ,1,0,0,adc_read , NULL},


DCIO
----

Raw::

    { "SRC_RST"           ,&PORTB,   1, 1, SRC_RST       ,1,1,0,NULL     , NULL},
    { "ERROR_INDICATORS"  ,&cbr_array[0],4,8,0           ,1,0,0,readhmi  , NULL},
    { "MODE_RATE_STATUS"  ,&cbr_array[1],4,8,0           ,1,0,0,readhmi  , NULL},
    { "MODE_RATE_CONTROL" ,&cbr_array[2],4,8,0           ,1,1,0,readhmi,writehmi},
    { "RX_SUB_FORMAT"     ,&cbr_array[3],32,8,0          ,1,0,0,readhmi  , NULL},
    { "TX_SUB_FORMAT"     ,&cbr_array[11],32,8,0         ,1,1,0,readhmi,writehmi},
    { "IFM_CURRENT_IF"    ,&cbr_array[19],4,8,0          ,1,0,0,readhmi  , NULL},
    { "IFM_SWITCH_MODE"   ,&cbr_array[20],4,8,0          ,1,1,0,readhmi,writehmi},
    { "RX_RATIO1"         ,&ratios[0],2,8, 0             ,1,0,0,readratio, NULL},
    { "RX_RATIO2"         ,&ratios[2],2,8, 0             ,1,0,0,readratio, NULL},
    { "RX_RATIO3"         ,&ratios[4],2,8, 0             ,1,0,0,readratio, NULL},
    { "RX_RATIO4"         ,&ratios[6],2,8, 0             ,1,0,0,readratio, NULL},
    { "TX_RATIO1"         ,&ratios[8],2,8, 0             ,1,0,0,readratio, NULL},
    { "TX_RATIO2"         ,&ratios[10],2,8,0             ,1,0,0,readratio, NULL},
    { "TX_RATIO3"         ,&ratios[12],2,8,0             ,1,0,0,readratio, NULL},
    { "TX_RATIO4"         ,&ratios[14],2,8,0             ,1,0,0,readratio, NULL},
    { "STORAGE"           ,&storage, 1, 2, 0             ,0,1,0,NULL ,storage_wr},


DDIO
----

Raw::

    // name               port   by  bi offset         r w 0 reader    writer
    { "SRC_RST"           ,&PORTB,   1, 1, SRC_RST       ,1,1,0,NULL     , NULL},
    { "MCLK_SEL"          ,&PORTB,   1, 1, MCLK_SEL      ,1,1,0,NULL     , NULL},
    { "TX_LOCK1"          ,&PORTA,   1, 1, TX_LOCK1      ,1,0,0,NULL     , NULL},
    { "TX_LOCK2"          ,&PORTA,   1, 1, TX_LOCK2      ,1,0,0,NULL     , NULL},
    { "TX_LOCK3"          ,&PORTA,   1, 1, TX_LOCK3      ,1,0,0,NULL     , NULL},
    { "TX_LOCK4"          ,&PORTA,   1, 1, TX_LOCK4      ,1,0,0,NULL     , NULL},
    { "RX_LOCK1"          ,&PORTE,   1, 1, RX_LOCK1      ,1,0,0,NULL     , NULL},
    { "RX_LOCK2"          ,&PORTE,   1, 1, RX_LOCK2      ,1,0,0,NULL     , NULL},
    { "RX_LOCK3"          ,&PORTE,   1, 1, RX_LOCK3      ,1,0,0,NULL     , NULL},
    { "RX_LOCK4"          ,&PORTE,   1, 1, RX_LOCK4      ,1,0,0,NULL     , NULL},
    { "TX_CLKIN1"         ,&txclkin[0],1,3,0             ,1,1,0,NULL ,writeclkin},
    { "TX_CLKIN2"         ,&txclkin[1],1,3,0             ,1,1,0,NULL ,writeclkin},
    { "TX_CLKIN3"         ,&txclkin[2],1,3,0             ,1,1,0,NULL ,writeclkin},
    { "TX_CLKIN4"         ,&txclkin[3],1,3,0             ,1,1,0,NULL ,writeclkin},
    { "TX_CLKDIV1"        ,&txclkdiv,1,2,0               ,1,1,0,NULL ,writeclkdv},
    { "TX_CLKDIV2"        ,&txclkdiv,1,2,2               ,1,1,0,NULL ,writeclkdv},
    { "TX_CLKDIV3"        ,&txclkdiv,1,2,4               ,1,1,0,NULL ,writeclkdv},
    { "TX_CLKDIV4"        ,&txclkdiv,1,2,6               ,1,1,0,NULL ,writeclkdv},
    { "TX_SRCON1"         ,&txsrcon,1,1,0                ,1,1,0,NULL ,src_ena},
    { "TX_SRCON2"         ,&txsrcon,1,1,1                ,1,1,0,NULL ,src_ena},
    { "TX_SRCON3"         ,&txsrcon,1,1,2                ,1,1,0,NULL ,src_ena},
    { "TX_SRCON4"         ,&txsrcon,1,1,3                ,1,1,0,NULL ,src_ena},
    { "TX_RATIO1"         ,&ratios[0],2,8, 0             ,1,0,0,readratio, NULL},
    { "TX_RATIO2"         ,&ratios[2],2,8, 0             ,1,0,0,readratio, NULL},
    { "TX_RATIO3"         ,&ratios[4],2,8, 0             ,1,0,0,readratio, NULL},
    { "TX_RATIO4"         ,&ratios[6],2,8, 0             ,1,0,0,readratio, NULL},
    { "RX_RATIO1"         ,&ratios[8],2,8, 0             ,1,0,0,readratio, NULL},
    { "RX_RATIO2"         ,&ratios[10],2,8,0             ,1,0,0,readratio, NULL},
    { "RX_RATIO3"         ,&ratios[12],2,8,0             ,1,0,0,readratio, NULL},
    { "RX_RATIO4"         ,&ratios[14],2,8,0             ,1,0,0,readratio, NULL},
    { "TX_STATUS10"       ,&tx_statdata[0],24,8,0        ,1,1,0,NULL ,tx_stat_w},
    { "TX_STATUS11"       ,&tx_statdata[24],24,8,0       ,1,1,0,NULL ,tx_stat_w},
    { "TX_STATUS20"       ,&tx_statdata[48],24,8,0       ,1,1,0,NULL ,tx_stat_w},
    { "TX_STATUS21"       ,&tx_statdata[72],24,8,0       ,1,1,0,NULL ,tx_stat_w},
    { "TX_STATUS30"       ,&tx_statdata[96],24,8,0       ,1,1,0,NULL ,tx_stat_w},
    { "TX_STATUS31"       ,&tx_statdata[120],24,8,0      ,1,1,0,NULL ,tx_stat_w},
    { "TX_STATUS40"       ,&tx_statdata[144],24,8,0      ,1,1,0,NULL ,tx_stat_w},
    { "TX_STATUS41"       ,&tx_statdata[168],24,8,0      ,1,1,0,NULL ,tx_stat_w},
    { "RX_STATUS10"       ,&rx_statdata[0],24,8,0        ,1,0,0,NULL ,NULL},
    { "RX_STATUS11"       ,&rx_statdata[24],24,8,0       ,1,0,0,NULL ,NULL},
    { "RX_STATUS20"       ,&rx_statdata[48],24,8,0       ,1,0,0,NULL ,NULL},
    { "RX_STATUS21"       ,&rx_statdata[72],24,8,0       ,1,0,0,NULL ,NULL},
    { "RX_STATUS30"       ,&rx_statdata[96],24,8,0       ,1,0,0,NULL ,NULL},
    { "RX_STATUS31"       ,&rx_statdata[120],24,8,0      ,1,0,0,NULL ,NULL},
    { "RX_STATUS40"       ,&rx_statdata[144],24,8,0      ,1,0,0,NULL ,NULL},
    { "RX_STATUS41"       ,&rx_statdata[168],24,8,0      ,1,0,0,NULL ,NULL},
    { "TX_USER1"          ,&tx_userdata[0],48,8,0        ,1,1,0,NULL ,tx_user_w},
    { "TX_USER2"          ,&tx_userdata[48],48,8,0       ,1,1,0,NULL ,tx_user_w},
    { "TX_USER3"          ,&tx_userdata[96],48,8,0       ,1,1,0,NULL ,tx_user_w},
    { "TX_USER4"          ,&tx_userdata[144],48,8,0      ,1,1,0,NULL ,tx_user_w},
    { "RX_USER1"          ,&rx_userdata[0],48,8,0        ,1,0,0,NULL ,NULL},
    { "RX_USER2"          ,&rx_userdata[48],48,8,0       ,1,0,0,NULL ,NULL},
    { "RX_USER3"          ,&rx_userdata[96],48,8,0       ,1,0,0,NULL ,NULL},
    { "RX_USER4"          ,&rx_userdata[144],48,8,0      ,1,0,0,NULL ,NULL},
    { "STORAGE"           ,&storage, 1, 2, 0             ,0,1,0,NULL ,storage_wr},


GNET
----

Raw::

    "RX",
    "TX",
    "TXCHANNELS",
    "CLOCK_SOURCE",
    "CLOCK_RANGE",
    "CLOCK_TERM",
    "MONITOR",
    "PTP",
    "LINK_DELAY",
    "AVB_LOCK",
    "START",
    "STOP"

