

================================================================
== Vivado HLS Report for 'imTemplateMatching'
================================================================
* Date:           Wed Jan 27 15:18:46 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |   31|  1396861791|   32|  1396861792|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+------------+-----+--------------+----------+
        |                                |                     |      Latency     |      Interval      | Pipeline |
        |            Instance            |        Module       | min |     max    | min |      max     |   Type   |
        +--------------------------------+---------------------+-----+------------+-----+--------------+----------+
        |grp_imGreyNormalization_fu_156  |imGreyNormalization  |   10|    75794410|   10|      75794410|   none   |
        |grp_imGrayScale_fu_165          |imGrayScale          |    1|    41762401|    1|      41762401|   none   |
        |grp_imDiff_fu_181               |imDiff               |    1|  1203310161|    2|  173002002002| dataflow |
        +--------------------------------+---------------------+-----+------------+-----+--------------+----------+

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+---------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+---------+----------+
        |- L110    |    0|  200400| 2 ~ 1002 |          -|          -| 0 ~ 200 |    no    |
        | + L111   |    0|    1000|         5|          -|          -| 0 ~ 200 |    no    |
        +----------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (tmp_52_i)
11 --> 
	12  / (tmp_57_i)
	10  / (!tmp_57_i)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	11  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: imWidth_read (20)  [1/1] 0.00ns
:11  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth) nounwind

ST_1: imHeight_read (21)  [1/1] 0.00ns
:12  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight) nounwind

ST_1: template_match_posit (22)  [1/1] 0.00ns  loc: imProcessing.cpp:234
:13  %template_match_posit = alloca i11, align 2

ST_1: template_match_posit_1 (23)  [1/1] 0.00ns  loc: imProcessing.cpp:234
:14  %template_match_posit_1 = alloca i11, align 2

ST_1: template_match_posit_2 (24)  [1/1] 0.00ns  loc: imProcessing.cpp:234
:15  %template_match_posit_2 = alloca i32, align 4

ST_1: StgValue_21 (25)  [2/2] 1.57ns  loc: imProcessing.cpp:236
:16  call fastcc void @imGrayScale([1440000 x i32]* %imINPUT, [1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_22 (25)  [1/2] 0.00ns  loc: imProcessing.cpp:236
:16  call fastcc void @imGrayScale([1440000 x i32]* %imINPUT, [1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind


 <State 3>: 1.57ns
ST_3: tplWidth_read (18)  [1/1] 0.00ns
:9  %tplWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplWidth) nounwind

ST_3: tplHeight_read (19)  [1/1] 0.00ns
:10  %tplHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplHeight) nounwind

ST_3: StgValue_25 (26)  [2/2] 1.57ns  loc: imProcessing.cpp:237
:17  call fastcc void @imGrayScale([1440000 x i32]* %tplINPUT, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read) nounwind

ST_3: StgValue_26 (27)  [2/2] 1.57ns
:18  call fastcc void @imGreyNormalization([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind


 <State 4>: 0.00ns
ST_4: StgValue_27 (26)  [1/2] 0.00ns  loc: imProcessing.cpp:237
:17  call fastcc void @imGrayScale([1440000 x i32]* %tplINPUT, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read) nounwind

ST_4: StgValue_28 (27)  [1/2] 0.00ns
:18  call fastcc void @imGreyNormalization([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read) nounwind


 <State 5>: 1.57ns
ST_5: StgValue_29 (28)  [2/2] 1.57ns
:19  call fastcc void @imGreyNormalization([1440000 x i32]* %tplOUTPUT, i32 %tplWidth_read, i32 %imWidth_read) nounwind


 <State 6>: 0.00ns
ST_6: StgValue_30 (28)  [1/2] 0.00ns
:19  call fastcc void @imGreyNormalization([1440000 x i32]* %tplOUTPUT, i32 %tplWidth_read, i32 %imWidth_read) nounwind


 <State 7>: 0.00ns
ST_7: StgValue_31 (29)  [2/2] 0.00ns  loc: imProcessing.cpp:242
:20  call fastcc void @imDiff([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read, i11* %template_match_posit, i11* %template_match_posit_1, i32* %template_match_posit_2) nounwind


 <State 8>: 0.00ns
ST_8: StgValue_32 (29)  [1/2] 0.00ns  loc: imProcessing.cpp:242
:20  call fastcc void @imDiff([1440000 x i32]* %imOUTPUT, i32 %imHeight_read, i32 %imWidth_read, [1440000 x i32]* %tplOUTPUT, i32 %tplHeight_read, i32 %tplWidth_read, i11* %template_match_posit, i11* %template_match_posit_1, i32* %template_match_posit_2) nounwind


 <State 9>: 1.57ns
ST_9: StgValue_33 (9)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %imINPUT) nounwind, !map !398

ST_9: StgValue_34 (10)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %imOUTPUT) nounwind, !map !404

ST_9: StgValue_35 (11)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imHeight) nounwind, !map !408

ST_9: StgValue_36 (12)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %imWidth) nounwind, !map !414

ST_9: StgValue_37 (13)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %tplINPUT) nounwind, !map !418

ST_9: StgValue_38 (14)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([1440000 x i32]* %tplOUTPUT) nounwind, !map !422

ST_9: StgValue_39 (15)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %tplHeight) nounwind, !map !426

ST_9: StgValue_40 (16)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %tplWidth) nounwind, !map !430

ST_9: StgValue_41 (17)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @imTemplateMatching_s) nounwind

ST_9: col_offset (30)  [1/1] 0.00ns  loc: imProcessing.cpp:244
:21  %col_offset = load i11* %template_match_posit, align 2

ST_9: row_offset (31)  [1/1] 0.00ns  loc: imProcessing.cpp:244
:22  %row_offset = load i11* %template_match_posit_1, align 2

ST_9: tmp_i_cast (32)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:23  %tmp_i_cast = sext i11 %col_offset to i12

ST_9: tmp_i_cast_9 (33)  [1/1] 0.00ns  loc: imProcessing.cpp:207->imProcessing.cpp:244
:24  %tmp_i_cast_9 = sext i11 %row_offset to i12

ST_9: StgValue_46 (34)  [1/1] 1.57ns  loc: imProcessing.cpp:207->imProcessing.cpp:244
:25  br label %1


 <State 10>: 6.38ns
ST_10: row_i (36)  [1/1] 0.00ns
:0  %row_i = phi i11 [ 0, %0 ], [ %row, %5 ]

ST_10: phi_mul (37)  [1/1] 0.00ns
:1  %phi_mul = phi i64 [ 0, %0 ], [ %next_mul, %5 ]

ST_10: tmp (38)  [1/1] 0.00ns
:2  %tmp = trunc i64 %phi_mul to i22

ST_10: next_mul (39)  [1/1] 3.40ns
:3  %next_mul = add i64 1200, %phi_mul

ST_10: tmp_51_i (40)  [1/1] 0.00ns  loc: imProcessing.cpp:207->imProcessing.cpp:244
:4  %tmp_51_i = sext i11 %row_i to i32

ST_10: tmp_51_i_cast (41)  [1/1] 0.00ns  loc: imProcessing.cpp:207->imProcessing.cpp:244
:5  %tmp_51_i_cast = sext i11 %row_i to i12

ST_10: tmp_52_i (42)  [1/1] 2.52ns  loc: imProcessing.cpp:207->imProcessing.cpp:244
:6  %tmp_52_i = icmp slt i32 %tmp_51_i, %tplHeight_read

ST_10: row (43)  [1/1] 1.84ns  loc: imProcessing.cpp:207->imProcessing.cpp:244
:7  %row = add i11 1, %row_i

ST_10: StgValue_55 (44)  [1/1] 0.00ns  loc: imProcessing.cpp:207->imProcessing.cpp:244
:8  br i1 %tmp_52_i, label %2, label %imConstructOutputImage.exit

ST_10: StgValue_56 (46)  [1/1] 0.00ns  loc: imProcessing.cpp:207->imProcessing.cpp:244
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1536) nounwind

ST_10: tmp_23_i (47)  [1/1] 0.00ns  loc: imProcessing.cpp:207->imProcessing.cpp:244
:1  %tmp_23_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str1536) nounwind

ST_10: StgValue_58 (48)  [1/1] 0.00ns  loc: imProcessing.cpp:208->imProcessing.cpp:244
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str21) nounwind

ST_10: tmp_54_i (49)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:3  %tmp_54_i = add i12 %tmp_i_cast_9, %tmp_51_i_cast

ST_10: tmp_55_i_cast (50)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:4  %tmp_55_i_cast = sext i12 %tmp_54_i to i22

ST_10: tmp_1 (51)  [1/1] 6.38ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:5  %tmp_1 = mul i22 %tmp_55_i_cast, 1200

ST_10: StgValue_62 (52)  [1/1] 1.57ns  loc: imProcessing.cpp:209->imProcessing.cpp:244
:6  br label %3

ST_10: StgValue_63 (81)  [1/1] 0.00ns  loc: imProcessing.cpp:247
imConstructOutputImage.exit:0  ret void


 <State 11>: 4.81ns
ST_11: col_i (54)  [1/1] 0.00ns
:0  %col_i = phi i11 [ 0, %2 ], [ %col, %4 ]

ST_11: tmp_56_i (55)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:244
:1  %tmp_56_i = sext i11 %col_i to i32

ST_11: tmp_56_i_cast (56)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:244
:2  %tmp_56_i_cast = sext i11 %col_i to i12

ST_11: tmp_57_i (57)  [1/1] 2.52ns  loc: imProcessing.cpp:209->imProcessing.cpp:244
:3  %tmp_57_i = icmp slt i32 %tmp_56_i, %tplWidth_read

ST_11: col (58)  [1/1] 1.84ns  loc: imProcessing.cpp:209->imProcessing.cpp:244
:4  %col = add i11 %col_i, 1

ST_11: StgValue_69 (59)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:244
:5  br i1 %tmp_57_i, label %4, label %5

ST_11: tmp_58_i_cast (64)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:3  %tmp_58_i_cast = sext i11 %col_i to i22

ST_11: tmp_2 (65)  [1/1] 2.20ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:4  %tmp_2 = add i22 %tmp, %tmp_58_i_cast

ST_11: tmp_2_cast (66)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:5  %tmp_2_cast = zext i22 %tmp_2 to i64

ST_11: tplINPUT_addr (67)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:6  %tplINPUT_addr = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_2_cast

ST_11: tplINPUT_load (68)  [4/4] 2.61ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:7  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

ST_11: tmp_59_i (69)  [1/1] 1.84ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:8  %tmp_59_i = add i12 %tmp_i_cast, %tmp_56_i_cast

ST_11: tmp_60_i_cast (70)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:9  %tmp_60_i_cast = sext i12 %tmp_59_i to i22

ST_11: tmp_3 (71)  [1/1] 2.20ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:10  %tmp_3 = add i22 %tmp_1, %tmp_60_i_cast

ST_11: empty_10 (78)  [1/1] 0.00ns  loc: imProcessing.cpp:214->imProcessing.cpp:244
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str1536, i32 %tmp_23_i) nounwind

ST_11: StgValue_79 (79)  [1/1] 0.00ns  loc: imProcessing.cpp:207->imProcessing.cpp:244
:1  br label %1


 <State 12>: 2.61ns
ST_12: tplINPUT_load (68)  [3/4] 2.61ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:7  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 13>: 2.61ns
ST_13: tplINPUT_load (68)  [2/4] 2.61ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:7  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 14>: 5.22ns
ST_14: tplINPUT_load (68)  [1/4] 2.61ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:7  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

ST_14: tmp_3_cast (72)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:11  %tmp_3_cast = sext i22 %tmp_3 to i64

ST_14: imOUTPUT_addr (73)  [1/1] 0.00ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:12  %imOUTPUT_addr = getelementptr [1440000 x i32]* %imOUTPUT, i64 0, i64 %tmp_3_cast

ST_14: StgValue_85 (74)  [2/2] 2.61ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:13  store i32 %tplINPUT_load, i32* %imOUTPUT_addr, align 4


 <State 15>: 2.61ns
ST_15: StgValue_86 (61)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:244
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1637) nounwind

ST_15: tmp_24_i (62)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:244
:1  %tmp_24_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str1637) nounwind

ST_15: StgValue_88 (63)  [1/1] 0.00ns  loc: imProcessing.cpp:210->imProcessing.cpp:244
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str21) nounwind

ST_15: StgValue_89 (74)  [1/2] 2.61ns  loc: imProcessing.cpp:211->imProcessing.cpp:244
:13  store i32 %tplINPUT_load, i32* %imOUTPUT_addr, align 4

ST_15: empty (75)  [1/1] 0.00ns  loc: imProcessing.cpp:212->imProcessing.cpp:244
:14  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str1637, i32 %tmp_24_i) nounwind

ST_15: StgValue_91 (76)  [1/1] 0.00ns  loc: imProcessing.cpp:209->imProcessing.cpp:244
:15  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imOUTPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ imHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tplOUTPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tplHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
imWidth_read           (read             ) [ 0011111110000000]
imHeight_read          (read             ) [ 0011111110000000]
template_match_posit   (alloca           ) [ 0011111111000000]
template_match_posit_1 (alloca           ) [ 0011111111000000]
template_match_posit_2 (alloca           ) [ 0011111110000000]
StgValue_22            (call             ) [ 0000000000000000]
tplWidth_read          (read             ) [ 0000111111111111]
tplHeight_read         (read             ) [ 0000111111111111]
StgValue_27            (call             ) [ 0000000000000000]
StgValue_28            (call             ) [ 0000000000000000]
StgValue_30            (call             ) [ 0000000000000000]
StgValue_32            (call             ) [ 0000000000000000]
StgValue_33            (specbitsmap      ) [ 0000000000000000]
StgValue_34            (specbitsmap      ) [ 0000000000000000]
StgValue_35            (specbitsmap      ) [ 0000000000000000]
StgValue_36            (specbitsmap      ) [ 0000000000000000]
StgValue_37            (specbitsmap      ) [ 0000000000000000]
StgValue_38            (specbitsmap      ) [ 0000000000000000]
StgValue_39            (specbitsmap      ) [ 0000000000000000]
StgValue_40            (specbitsmap      ) [ 0000000000000000]
StgValue_41            (spectopmodule    ) [ 0000000000000000]
col_offset             (load             ) [ 0000000000000000]
row_offset             (load             ) [ 0000000000000000]
tmp_i_cast             (sext             ) [ 0000000000111111]
tmp_i_cast_9           (sext             ) [ 0000000000111111]
StgValue_46            (br               ) [ 0000000001111111]
row_i                  (phi              ) [ 0000000000100000]
phi_mul                (phi              ) [ 0000000000100000]
tmp                    (trunc            ) [ 0000000000011111]
next_mul               (add              ) [ 0000000001111111]
tmp_51_i               (sext             ) [ 0000000000000000]
tmp_51_i_cast          (sext             ) [ 0000000000000000]
tmp_52_i               (icmp             ) [ 0000000000111111]
row                    (add              ) [ 0000000001111111]
StgValue_55            (br               ) [ 0000000000000000]
StgValue_56            (specloopname     ) [ 0000000000000000]
tmp_23_i               (specregionbegin  ) [ 0000000000011111]
StgValue_58            (speclooptripcount) [ 0000000000000000]
tmp_54_i               (add              ) [ 0000000000000000]
tmp_55_i_cast          (sext             ) [ 0000000000000000]
tmp_1                  (mul              ) [ 0000000000011111]
StgValue_62            (br               ) [ 0000000000111111]
StgValue_63            (ret              ) [ 0000000000000000]
col_i                  (phi              ) [ 0000000000010000]
tmp_56_i               (sext             ) [ 0000000000000000]
tmp_56_i_cast          (sext             ) [ 0000000000000000]
tmp_57_i               (icmp             ) [ 0000000000111111]
col                    (add              ) [ 0000000000111111]
StgValue_69            (br               ) [ 0000000000000000]
tmp_58_i_cast          (sext             ) [ 0000000000000000]
tmp_2                  (add              ) [ 0000000000000000]
tmp_2_cast             (zext             ) [ 0000000000000000]
tplINPUT_addr          (getelementptr    ) [ 0000000000001110]
tmp_59_i               (add              ) [ 0000000000000000]
tmp_60_i_cast          (sext             ) [ 0000000000000000]
tmp_3                  (add              ) [ 0000000000001110]
empty_10               (specregionend    ) [ 0000000000000000]
StgValue_79            (br               ) [ 0000000001111111]
tplINPUT_load          (load             ) [ 0000000000000001]
tmp_3_cast             (sext             ) [ 0000000000000000]
imOUTPUT_addr          (getelementptr    ) [ 0000000000000001]
StgValue_86            (specloopname     ) [ 0000000000000000]
tmp_24_i               (specregionbegin  ) [ 0000000000000000]
StgValue_88            (speclooptripcount) [ 0000000000000000]
StgValue_89            (store            ) [ 0000000000000000]
empty                  (specregionend    ) [ 0000000000000000]
StgValue_91            (br               ) [ 0000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imINPUT">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imOUTPUT">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imOUTPUT"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imHeight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imHeight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imWidth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imWidth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tplINPUT">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tplOUTPUT">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplOUTPUT"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tplHeight">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplHeight"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tplWidth">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplWidth"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imGrayScale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imGreyNormalization"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imDiff"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imTemplateMatching_s"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1536"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1637"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="template_match_posit_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="template_match_posit/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="template_match_posit_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="template_match_posit_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="template_match_posit_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="template_match_posit_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="imWidth_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imWidth_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="imHeight_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imHeight_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tplWidth_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplWidth_read/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tplHeight_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplHeight_read/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tplINPUT_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="22" slack="0"/>
<pin id="102" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr/11 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="21" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tplINPUT_load/11 "/>
</bind>
</comp>

<comp id="110" class="1004" name="imOUTPUT_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="22" slack="0"/>
<pin id="114" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imOUTPUT_addr/14 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="21" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/14 "/>
</bind>
</comp>

<comp id="123" class="1005" name="row_i_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="1"/>
<pin id="125" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="row_i_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/10 "/>
</bind>
</comp>

<comp id="134" class="1005" name="phi_mul_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="phi_mul_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/10 "/>
</bind>
</comp>

<comp id="145" class="1005" name="col_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="1"/>
<pin id="147" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="col_i_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="11" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/11 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_imGreyNormalization_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="2"/>
<pin id="160" dir="0" index="3" bw="32" slack="2"/>
<pin id="161" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/3 StgValue_29/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_imGrayScale_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="0" index="3" bw="32" slack="0"/>
<pin id="170" dir="0" index="4" bw="32" slack="0"/>
<pin id="171" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/1 StgValue_25/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_imDiff_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="32" slack="6"/>
<pin id="185" dir="0" index="3" bw="32" slack="6"/>
<pin id="186" dir="0" index="4" bw="32" slack="0"/>
<pin id="187" dir="0" index="5" bw="32" slack="4"/>
<pin id="188" dir="0" index="6" bw="32" slack="4"/>
<pin id="189" dir="0" index="7" bw="11" slack="6"/>
<pin id="190" dir="0" index="8" bw="11" slack="6"/>
<pin id="191" dir="0" index="9" bw="32" slack="6"/>
<pin id="192" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="col_offset_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="11" slack="8"/>
<pin id="198" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_offset/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="row_offset_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="8"/>
<pin id="201" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_offset/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_i_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_i_cast_9_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast_9/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="next_mul_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_51_i_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_51_i/10 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_51_i_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_51_i_cast/10 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_52_i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="7"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52_i/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="row_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="11" slack="0"/>
<pin id="236" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_56_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_i/11 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_56_i_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_56_i_cast/11 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_57_i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="8"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57_i/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="col_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/11 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_58_i_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_58_i_cast/11 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="22" slack="1"/>
<pin id="264" dir="0" index="1" bw="11" slack="0"/>
<pin id="265" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_2_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="22" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/11 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_59_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="2"/>
<pin id="274" dir="0" index="1" bw="11" slack="0"/>
<pin id="275" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59_i/11 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_60_i_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_60_i_cast/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="22" slack="1"/>
<pin id="283" dir="0" index="1" bw="12" slack="0"/>
<pin id="284" dir="1" index="2" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_3_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="22" slack="3"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/14 "/>
</bind>
</comp>

<comp id="290" class="1007" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="1"/>
<pin id="292" dir="0" index="1" bw="11" slack="0"/>
<pin id="293" dir="0" index="2" bw="12" slack="0"/>
<pin id="294" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp_54_i/10 tmp_55_i_cast/10 tmp_1/10 "/>
</bind>
</comp>

<comp id="297" class="1005" name="imWidth_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imWidth_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="imHeight_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imHeight_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="template_match_posit_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="6"/>
<pin id="313" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="template_match_posit "/>
</bind>
</comp>

<comp id="317" class="1005" name="template_match_posit_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="6"/>
<pin id="319" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="template_match_posit_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="template_match_posit_2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="6"/>
<pin id="325" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="template_match_posit_2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tplWidth_read_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplWidth_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="tplHeight_read_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplHeight_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_i_cast_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="12" slack="2"/>
<pin id="345" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_i_cast_9_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="1"/>
<pin id="350" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast_9 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="22" slack="1"/>
<pin id="355" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="358" class="1005" name="next_mul_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="366" class="1005" name="row_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="22" slack="1"/>
<pin id="373" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="col_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="384" class="1005" name="tplINPUT_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="21" slack="1"/>
<pin id="386" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_3_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="22" slack="3"/>
<pin id="391" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tplINPUT_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="imOUTPUT_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="21" slack="1"/>
<pin id="401" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imOUTPUT_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="105" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="80" pin="2"/><net_sink comp="165" pin=3"/></net>

<net id="176"><net_src comp="74" pin="2"/><net_sink comp="165" pin=4"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="179"><net_src comp="92" pin="2"/><net_sink comp="165" pin=3"/></net>

<net id="180"><net_src comp="86" pin="2"/><net_sink comp="165" pin=4"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="138" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="138" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="127" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="127" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="220" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="127" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="149" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="149" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="239" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="149" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="38" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="149" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="276"><net_src comp="243" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="295"><net_src comp="224" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="56" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="74" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="307"><net_src comp="80" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="314"><net_src comp="62" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="181" pin=7"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="320"><net_src comp="66" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="181" pin=8"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="326"><net_src comp="70" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="181" pin=9"/></net>

<net id="331"><net_src comp="86" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="181" pin=6"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="339"><net_src comp="92" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="181" pin=5"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="346"><net_src comp="202" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="351"><net_src comp="206" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="356"><net_src comp="210" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="361"><net_src comp="214" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="369"><net_src comp="233" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="374"><net_src comp="290" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="382"><net_src comp="252" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="387"><net_src comp="98" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="392"><net_src comp="281" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="397"><net_src comp="105" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="402"><net_src comp="110" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="117" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imOUTPUT | {1 2 3 4 14 15 }
	Port: tplOUTPUT | {3 4 5 6 }
 - Input state : 
	Port: imTemplateMatching : imINPUT | {1 2 }
	Port: imTemplateMatching : imOUTPUT | {3 4 7 8 }
	Port: imTemplateMatching : imHeight | {1 }
	Port: imTemplateMatching : imWidth | {1 }
	Port: imTemplateMatching : tplINPUT | {3 4 11 12 13 14 }
	Port: imTemplateMatching : tplOUTPUT | {5 6 7 8 }
	Port: imTemplateMatching : tplHeight | {3 }
	Port: imTemplateMatching : tplWidth | {3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp_i_cast : 1
		tmp_i_cast_9 : 1
	State 10
		tmp : 1
		next_mul : 1
		tmp_51_i : 1
		tmp_51_i_cast : 1
		tmp_52_i : 2
		row : 1
		StgValue_55 : 3
		tmp_54_i : 2
		tmp_55_i_cast : 3
		tmp_1 : 4
	State 11
		tmp_56_i : 1
		tmp_56_i_cast : 1
		tmp_57_i : 2
		col : 1
		StgValue_69 : 3
		tmp_58_i_cast : 1
		tmp_2 : 2
		tmp_2_cast : 3
		tplINPUT_addr : 4
		tplINPUT_load : 5
		tmp_59_i : 2
		tmp_60_i_cast : 3
		tmp_3 : 4
	State 12
	State 13
	State 14
		imOUTPUT_addr : 1
		StgValue_85 : 2
	State 15
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          | grp_imGreyNormalization_fu_156 |    3    |  10.155 |   5606  |   8053  |
|   call   |     grp_imGrayScale_fu_165     |    25   |  14.139 |   2874  |   4363  |
|          |        grp_imDiff_fu_181       |    1    |  16.446 |   1012  |   1013  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         next_mul_fu_214        |    0    |    0    |    0    |    64   |
|          |           row_fu_233           |    0    |    0    |    0    |    11   |
|    add   |           col_fu_252           |    0    |    0    |    0    |    11   |
|          |          tmp_2_fu_262          |    0    |    0    |    0    |    22   |
|          |         tmp_59_i_fu_272        |    0    |    0    |    0    |    11   |
|          |          tmp_3_fu_281          |    0    |    0    |    0    |    22   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |         tmp_52_i_fu_228        |    0    |    0    |    0    |    11   |
|          |         tmp_57_i_fu_247        |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|  addmul  |           grp_fu_290           |    1    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |     imWidth_read_read_fu_74    |    0    |    0    |    0    |    0    |
|   read   |    imHeight_read_read_fu_80    |    0    |    0    |    0    |    0    |
|          |    tplWidth_read_read_fu_86    |    0    |    0    |    0    |    0    |
|          |    tplHeight_read_read_fu_92   |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        tmp_i_cast_fu_202       |    0    |    0    |    0    |    0    |
|          |       tmp_i_cast_9_fu_206      |    0    |    0    |    0    |    0    |
|          |         tmp_51_i_fu_220        |    0    |    0    |    0    |    0    |
|          |      tmp_51_i_cast_fu_224      |    0    |    0    |    0    |    0    |
|   sext   |         tmp_56_i_fu_239        |    0    |    0    |    0    |    0    |
|          |      tmp_56_i_cast_fu_243      |    0    |    0    |    0    |    0    |
|          |      tmp_58_i_cast_fu_258      |    0    |    0    |    0    |    0    |
|          |      tmp_60_i_cast_fu_277      |    0    |    0    |    0    |    0    |
|          |        tmp_3_cast_fu_286       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |           tmp_fu_210           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |        tmp_2_cast_fu_267       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    30   |  40.74  |   9492  |  13592  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         col_i_reg_145        |   11   |
|          col_reg_379         |   11   |
|     imHeight_read_reg_304    |   32   |
|     imOUTPUT_addr_reg_399    |   21   |
|     imWidth_read_reg_297     |   32   |
|       next_mul_reg_358       |   64   |
|        phi_mul_reg_134       |   64   |
|         row_i_reg_123        |   11   |
|          row_reg_366         |   11   |
|template_match_posit_1_reg_317|   11   |
|template_match_posit_2_reg_323|   32   |
| template_match_posit_reg_311 |   11   |
|         tmp_1_reg_371        |   22   |
|         tmp_3_reg_389        |   22   |
|     tmp_i_cast_9_reg_348     |   12   |
|      tmp_i_cast_reg_343      |   12   |
|          tmp_reg_353         |   22   |
|    tplHeight_read_reg_336    |   32   |
|     tplINPUT_addr_reg_384    |   21   |
|     tplINPUT_load_reg_394    |   32   |
|     tplWidth_read_reg_328    |   32   |
+------------------------------+--------+
|             Total            |   518  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_105       |  p0  |   2  |  21  |   42   ||    21   |
|        grp_access_fu_117       |  p0  |   2  |  21  |   42   ||    21   |
|        grp_access_fu_117       |  p1  |   2  |  32  |   64   ||    32   |
| grp_imGreyNormalization_fu_156 |  p1  |   2  |  32  |   64   ||    32   |
| grp_imGreyNormalization_fu_156 |  p2  |   2  |  32  |   64   ||    32   |
|     grp_imGrayScale_fu_165     |  p1  |   2  |  32  |   64   ||    32   |
|     grp_imGrayScale_fu_165     |  p2  |   2  |  32  |   64   ||    32   |
|     grp_imGrayScale_fu_165     |  p3  |   4  |  32  |   128  ||    32   |
|     grp_imGrayScale_fu_165     |  p4  |   4  |  32  |   128  ||    32   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   660  ||  14.139 ||   266   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   30   |   40   |  9492  |  13592 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   266  |
|  Register |    -   |    -   |   518  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   30   |   54   |  10010 |  13858 |
+-----------+--------+--------+--------+--------+
