// Seed: 2537963533
module module_0;
  wire id_1;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  logic id_1
);
  bit id_3, id_4, id_5;
  module_0 modCall_1 ();
  assign id_3 = id_4;
  \id_6 :
  assert property (@* \id_6 << -1'b0) id_4 <= id_1;
  assign id_3 = -1;
endmodule : SymbolIdentifier
module module_2 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4 id_21,
    input tri id_5,
    input wand id_6,
    output wire id_7,
    output uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri id_11,
    output tri id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15,
    input tri1 id_16,
    output supply1 id_17,
    input wor id_18,
    input supply0 id_19
);
  module_0 modCall_1 ();
endmodule
