-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity adder5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    A_TVALID : IN STD_LOGIC;
    A_TREADY : OUT STD_LOGIC;
    B_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    B_TVALID : OUT STD_LOGIC;
    B_TREADY : IN STD_LOGIC );
end;


architecture behav of adder5 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "adder5,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.552000,HLS_SYN_LAT=151,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=152,HLS_SYN_LUT=191,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal A_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal A_0_vld_in : STD_LOGIC;
    signal A_0_vld_out : STD_LOGIC;
    signal A_0_ack_in : STD_LOGIC;
    signal A_0_ack_out : STD_LOGIC;
    signal A_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal A_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal A_0_sel_rd : STD_LOGIC := '0';
    signal A_0_sel_wr : STD_LOGIC := '0';
    signal A_0_sel : STD_LOGIC;
    signal A_0_load_A : STD_LOGIC;
    signal A_0_load_B : STD_LOGIC;
    signal A_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal A_0_state_cmp_full : STD_LOGIC;
    signal B_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal B_1_vld_in : STD_LOGIC;
    signal B_1_vld_out : STD_LOGIC;
    signal B_1_ack_in : STD_LOGIC;
    signal B_1_ack_out : STD_LOGIC;
    signal B_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal B_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal B_1_sel_rd : STD_LOGIC := '0';
    signal B_1_sel_wr : STD_LOGIC := '0';
    signal B_1_sel : STD_LOGIC;
    signal B_1_load_A : STD_LOGIC;
    signal B_1_load_B : STD_LOGIC;
    signal B_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal B_1_state_cmp_full : STD_LOGIC;
    signal A_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal B_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_1_fu_68_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_1_reg_84 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_1_fu_74_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_51 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_fu_62_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    A_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                A_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = A_0_ack_out) and (ap_const_logic_1 = A_0_vld_out))) then 
                                        A_0_sel_rd <= not(A_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    A_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                A_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = A_0_ack_in) and (ap_const_logic_1 = A_0_vld_in))) then 
                                        A_0_sel_wr <= not(A_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    A_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                A_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = A_0_state) and (ap_const_logic_0 = A_0_vld_in)) or ((ap_const_lv2_3 = A_0_state) and (ap_const_logic_0 = A_0_vld_in) and (ap_const_logic_1 = A_0_ack_out)))) then 
                    A_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = A_0_state) and (ap_const_logic_0 = A_0_ack_out)) or ((ap_const_lv2_3 = A_0_state) and (ap_const_logic_0 = A_0_ack_out) and (ap_const_logic_1 = A_0_vld_in)))) then 
                    A_0_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = A_0_vld_in) and (ap_const_logic_1 = A_0_ack_out))) and not(((ap_const_logic_0 = A_0_ack_out) and (ap_const_logic_1 = A_0_vld_in))) and (ap_const_lv2_3 = A_0_state)) or ((ap_const_lv2_1 = A_0_state) and (ap_const_logic_1 = A_0_ack_out)) or ((ap_const_lv2_2 = A_0_state) and (ap_const_logic_1 = A_0_vld_in)))) then 
                    A_0_state <= ap_const_lv2_3;
                else 
                    A_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    B_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                B_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = B_1_ack_out) and (ap_const_logic_1 = B_1_vld_out))) then 
                                        B_1_sel_rd <= not(B_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    B_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                B_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = B_1_vld_in) and (ap_const_logic_1 = B_1_ack_in))) then 
                                        B_1_sel_wr <= not(B_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    B_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                B_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_lv2_2 = B_1_state) and (ap_const_logic_0 = B_1_vld_in)) or ((ap_const_lv2_3 = B_1_state) and (ap_const_logic_0 = B_1_vld_in) and (ap_const_logic_1 = B_1_ack_out)))) then 
                    B_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_lv2_1 = B_1_state) and (ap_const_logic_0 = B_1_ack_out)) or ((ap_const_lv2_3 = B_1_state) and (ap_const_logic_0 = B_1_ack_out) and (ap_const_logic_1 = B_1_vld_in)))) then 
                    B_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = B_1_vld_in) and (ap_const_logic_1 = B_1_ack_out))) and not(((ap_const_logic_0 = B_1_ack_out) and (ap_const_logic_1 = B_1_vld_in))) and (ap_const_lv2_3 = B_1_state)) or ((ap_const_lv2_1 = B_1_state) and (ap_const_logic_1 = B_1_ack_out)) or ((ap_const_lv2_2 = B_1_state) and (ap_const_logic_1 = B_1_vld_in)))) then 
                    B_1_state <= ap_const_lv2_3;
                else 
                    B_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_reg_51_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = B_1_ack_in))) then 
                i_reg_51 <= i_1_reg_84;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_reg_51 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = A_0_load_A)) then
                A_0_payload_A <= A_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = A_0_load_B)) then
                A_0_payload_B <= A_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = B_1_load_A)) then
                B_1_payload_A <= tmp_1_fu_74_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = B_1_load_B)) then
                B_1_payload_B <= tmp_1_fu_74_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = B_1_ack_in))) then
                i_1_reg_84 <= i_1_fu_68_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, A_0_vld_out, B_1_ack_in, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state2, exitcond_fu_62_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond_fu_62_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = B_1_ack_in))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((exitcond_fu_62_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = B_1_ack_in))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((ap_const_logic_0 = A_0_vld_out) or (ap_const_logic_0 = B_1_ack_in))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_logic_1 = B_1_ack_in))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    A_0_ack_in <= A_0_state(1);

    A_0_ack_out_assign_proc : process(A_0_vld_out, B_1_ack_in, ap_CS_fsm_state3)
    begin
        if ((not(((ap_const_logic_0 = A_0_vld_out) or (ap_const_logic_0 = B_1_ack_in))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            A_0_ack_out <= ap_const_logic_1;
        else 
            A_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    A_0_data_out_assign_proc : process(A_0_payload_A, A_0_payload_B, A_0_sel)
    begin
        if ((ap_const_logic_1 = A_0_sel)) then 
            A_0_data_out <= A_0_payload_B;
        else 
            A_0_data_out <= A_0_payload_A;
        end if; 
    end process;

    A_0_load_A <= (not(A_0_sel_wr) and A_0_state_cmp_full);
    A_0_load_B <= (A_0_state_cmp_full and A_0_sel_wr);
    A_0_sel <= A_0_sel_rd;
    A_0_state_cmp_full <= '0' when (A_0_state = ap_const_lv2_1) else '1';
    A_0_vld_in <= A_TVALID;
    A_0_vld_out <= A_0_state(0);

    A_TDATA_blk_n_assign_proc : process(A_0_state, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_TDATA_blk_n <= A_0_state(0);
        else 
            A_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    A_TREADY <= A_0_state(1);
    B_1_ack_in <= B_1_state(1);
    B_1_ack_out <= B_TREADY;

    B_1_data_out_assign_proc : process(B_1_payload_A, B_1_payload_B, B_1_sel)
    begin
        if ((ap_const_logic_1 = B_1_sel)) then 
            B_1_data_out <= B_1_payload_B;
        else 
            B_1_data_out <= B_1_payload_A;
        end if; 
    end process;

    B_1_load_A <= (not(B_1_sel_wr) and B_1_state_cmp_full);
    B_1_load_B <= (B_1_state_cmp_full and B_1_sel_wr);
    B_1_sel <= B_1_sel_rd;
    B_1_state_cmp_full <= '0' when (B_1_state = ap_const_lv2_1) else '1';

    B_1_vld_in_assign_proc : process(A_0_vld_out, B_1_ack_in, ap_CS_fsm_state3)
    begin
        if ((not(((ap_const_logic_0 = A_0_vld_out) or (ap_const_logic_0 = B_1_ack_in))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            B_1_vld_in <= ap_const_logic_1;
        else 
            B_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    B_1_vld_out <= B_1_state(0);
    B_TDATA <= B_1_data_out;

    B_TDATA_blk_n_assign_proc : process(B_1_state, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            B_TDATA_blk_n <= B_1_state(1);
        else 
            B_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    B_TVALID <= B_1_state(0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_done_assign_proc : process(B_1_ack_in, ap_CS_fsm_state2, exitcond_fu_62_p2)
    begin
        if (((exitcond_fu_62_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = B_1_ack_in))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(B_1_ack_in, ap_CS_fsm_state2, exitcond_fu_62_p2)
    begin
        if (((exitcond_fu_62_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_logic_1 = B_1_ack_in))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    exitcond_fu_62_p2 <= "1" when (i_reg_51 = ap_const_lv6_32) else "0";
    i_1_fu_68_p2 <= std_logic_vector(unsigned(i_reg_51) + unsigned(ap_const_lv6_1));
    tmp_1_fu_74_p2 <= std_logic_vector(unsigned(A_0_data_out) + unsigned(ap_const_lv32_5));
end behav;
