// Seed: 2574162461
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3,
    input uwire id_4,
    output uwire id_5,
    input uwire id_6,
    output tri id_7,
    output wand id_8,
    input tri id_9,
    output wand id_10,
    output tri1 id_11,
    input wire id_12,
    output uwire id_13,
    input supply0 id_14,
    output tri0 id_15,
    output supply0 id_16,
    input tri1 id_17,
    input wire id_18,
    output wand id_19,
    input wand id_20,
    input uwire id_21,
    input wand id_22,
    output tri0 id_23,
    output supply1 id_24,
    output wor id_25,
    input tri0 id_26,
    output wand id_27,
    input uwire id_28,
    output uwire id_29,
    input wor id_30,
    output tri id_31,
    input wor id_32,
    input supply0 id_33,
    output tri id_34
);
  initial if (1 - 1 ^ -1) cover (-1);
  module_0 modCall_1 ();
  wire  id_36;
  logic id_37;
  ;
endmodule
