#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28923f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x288b120 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x28c7610 .functor NOT 1, L_0x28c8a70, C4<0>, C4<0>, C4<0>;
L_0x28c87d0 .functor XOR 1, L_0x28c8670, L_0x28c8730, C4<0>, C4<0>;
L_0x28c8960 .functor XOR 1, L_0x28c87d0, L_0x28c8890, C4<0>, C4<0>;
v0x28c6940_0 .net *"_ivl_10", 0 0, L_0x28c8890;  1 drivers
v0x28c6a40_0 .net *"_ivl_12", 0 0, L_0x28c8960;  1 drivers
v0x28c6b20_0 .net *"_ivl_2", 0 0, L_0x28c85d0;  1 drivers
v0x28c6c10_0 .net *"_ivl_4", 0 0, L_0x28c8670;  1 drivers
v0x28c6cf0_0 .net *"_ivl_6", 0 0, L_0x28c8730;  1 drivers
v0x28c6e20_0 .net *"_ivl_8", 0 0, L_0x28c87d0;  1 drivers
v0x28c6f00_0 .var "clk", 0 0;
v0x28c6fa0_0 .var/2u "stats1", 159 0;
v0x28c7060_0 .var/2u "strobe", 0 0;
v0x28c71b0_0 .net "tb_match", 0 0, L_0x28c8a70;  1 drivers
v0x28c7270_0 .net "tb_mismatch", 0 0, L_0x28c7610;  1 drivers
v0x28c7330_0 .net "x", 0 0, v0x28c4430_0;  1 drivers
v0x28c73d0_0 .net "y", 0 0, v0x28c44f0_0;  1 drivers
v0x28c7470_0 .net "z_dut", 0 0, L_0x28c8490;  1 drivers
v0x28c7540_0 .net "z_ref", 0 0, L_0x28c7780;  1 drivers
L_0x28c85d0 .concat [ 1 0 0 0], L_0x28c7780;
L_0x28c8670 .concat [ 1 0 0 0], L_0x28c7780;
L_0x28c8730 .concat [ 1 0 0 0], L_0x28c8490;
L_0x28c8890 .concat [ 1 0 0 0], L_0x28c7780;
L_0x28c8a70 .cmp/eeq 1, L_0x28c85d0, L_0x28c8960;
S_0x2890a30 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x288b120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x28c76e0 .functor NOT 1, v0x28c44f0_0, C4<0>, C4<0>, C4<0>;
L_0x28c7780 .functor OR 1, v0x28c4430_0, L_0x28c76e0, C4<0>, C4<0>;
v0x28938d0_0 .net *"_ivl_0", 0 0, L_0x28c76e0;  1 drivers
v0x2893970_0 .net "x", 0 0, v0x28c4430_0;  alias, 1 drivers
v0x28c3f30_0 .net "y", 0 0, v0x28c44f0_0;  alias, 1 drivers
v0x28c3fd0_0 .net "z", 0 0, L_0x28c7780;  alias, 1 drivers
S_0x28c4110 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x288b120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x28c4350_0 .net "clk", 0 0, v0x28c6f00_0;  1 drivers
v0x28c4430_0 .var "x", 0 0;
v0x28c44f0_0 .var "y", 0 0;
E_0x2899920 .event negedge, v0x28c4350_0;
E_0x2899b60/0 .event negedge, v0x28c4350_0;
E_0x2899b60/1 .event posedge, v0x28c4350_0;
E_0x2899b60 .event/or E_0x2899b60/0, E_0x2899b60/1;
S_0x28c4590 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0x288b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x28c8260 .functor OR 1, L_0x28c79e0, L_0x28c7ba0, C4<0>, C4<0>;
L_0x28c82f0 .functor OR 1, L_0x28c7d60, L_0x28c7f20, C4<0>, C4<0>;
L_0x28c8380 .functor AND 1, L_0x28c8260, L_0x28c82f0, C4<1>, C4<1>;
L_0x28c8490 .functor XOR 1, v0x28c4430_0, L_0x28c8380, C4<0>, C4<0>;
v0x28c5fa0_0 .net "a1_z", 0 0, L_0x28c79e0;  1 drivers
v0x28c6070_0 .net "a2_z", 0 0, L_0x28c7d60;  1 drivers
v0x28c6140_0 .net "and_out", 0 0, L_0x28c8380;  1 drivers
v0x28c6210_0 .net "b1_z", 0 0, L_0x28c7ba0;  1 drivers
v0x28c62e0_0 .net "b2_z", 0 0, L_0x28c7f20;  1 drivers
v0x28c6380_0 .net "or_out1", 0 0, L_0x28c8260;  1 drivers
v0x28c6420_0 .net "or_out2", 0 0, L_0x28c82f0;  1 drivers
v0x28c64c0_0 .net "x", 0 0, v0x28c4430_0;  alias, 1 drivers
v0x28c6560_0 .net "y", 0 0, v0x28c44f0_0;  alias, 1 drivers
v0x28c6690_0 .net "z", 0 0, L_0x28c8490;  alias, 1 drivers
S_0x28c4770 .scope module, "a1" "A" 4 9, 4 25 0, S_0x28c4590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x28c7950 .functor XOR 1, v0x28c4430_0, v0x28c44f0_0, C4<0>, C4<0>;
L_0x28c79e0 .functor AND 1, L_0x28c7950, v0x28c4430_0, C4<1>, C4<1>;
v0x28c49e0_0 .net *"_ivl_0", 0 0, L_0x28c7950;  1 drivers
v0x28c4ae0_0 .net "x", 0 0, v0x28c4430_0;  alias, 1 drivers
v0x28c4bf0_0 .net "y", 0 0, v0x28c44f0_0;  alias, 1 drivers
v0x28c4ce0_0 .net "z", 0 0, L_0x28c79e0;  alias, 1 drivers
S_0x28c4de0 .scope module, "a2" "A" 4 12, 4 25 0, S_0x28c4590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x28c7cd0 .functor XOR 1, v0x28c4430_0, v0x28c44f0_0, C4<0>, C4<0>;
L_0x28c7d60 .functor AND 1, L_0x28c7cd0, v0x28c4430_0, C4<1>, C4<1>;
v0x28c5030_0 .net *"_ivl_0", 0 0, L_0x28c7cd0;  1 drivers
v0x28c5130_0 .net "x", 0 0, v0x28c4430_0;  alias, 1 drivers
v0x28c51f0_0 .net "y", 0 0, v0x28c44f0_0;  alias, 1 drivers
v0x28c5290_0 .net "z", 0 0, L_0x28c7d60;  alias, 1 drivers
S_0x28c5390 .scope module, "b1" "B" 4 10, 4 34 0, S_0x28c4590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x28c7b10 .functor XOR 1, v0x28c4430_0, v0x28c44f0_0, C4<0>, C4<0>;
L_0x28c7ba0 .functor AND 1, L_0x28c7b10, v0x28c4430_0, C4<1>, C4<1>;
v0x28c5610_0 .net *"_ivl_0", 0 0, L_0x28c7b10;  1 drivers
v0x28c56f0_0 .net "x", 0 0, v0x28c4430_0;  alias, 1 drivers
v0x28c57b0_0 .net "y", 0 0, v0x28c44f0_0;  alias, 1 drivers
v0x28c5910_0 .net "z", 0 0, L_0x28c7ba0;  alias, 1 drivers
S_0x28c5a10 .scope module, "b2" "B" 4 13, 4 34 0, S_0x28c4590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x28c7e90 .functor XOR 1, v0x28c4430_0, v0x28c44f0_0, C4<0>, C4<0>;
L_0x28c7f20 .functor AND 1, L_0x28c7e90, v0x28c4430_0, C4<1>, C4<1>;
v0x28c5c10_0 .net *"_ivl_0", 0 0, L_0x28c7e90;  1 drivers
v0x28c5d10_0 .net "x", 0 0, v0x28c4430_0;  alias, 1 drivers
v0x28c5dd0_0 .net "y", 0 0, v0x28c44f0_0;  alias, 1 drivers
v0x28c5ea0_0 .net "z", 0 0, L_0x28c7f20;  alias, 1 drivers
S_0x28c6790 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x288b120;
 .timescale -12 -12;
E_0x2899db0 .event anyedge, v0x28c7060_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28c7060_0;
    %nor/r;
    %assign/vec4 v0x28c7060_0, 0;
    %wait E_0x2899db0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28c4110;
T_1 ;
    %wait E_0x2899b60;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x28c44f0_0, 0;
    %assign/vec4 v0x28c4430_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x28c4110;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2899920;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x288b120;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c6f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c7060_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x288b120;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x28c6f00_0;
    %inv;
    %store/vec4 v0x28c6f00_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x288b120;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28c4350_0, v0x28c7270_0, v0x28c7330_0, v0x28c73d0_0, v0x28c7540_0, v0x28c7470_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x288b120;
T_6 ;
    %load/vec4 v0x28c6fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x28c6fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28c6fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x28c6fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28c6fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28c6fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28c6fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x288b120;
T_7 ;
    %wait E_0x2899b60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c6fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c6fa0_0, 4, 32;
    %load/vec4 v0x28c71b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x28c6fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c6fa0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c6fa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c6fa0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x28c7540_0;
    %load/vec4 v0x28c7540_0;
    %load/vec4 v0x28c7470_0;
    %xor;
    %load/vec4 v0x28c7540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x28c6fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c6fa0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x28c6fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c6fa0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/mt2015_q4/iter4/response0/top_module.sv";
