Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:13:07 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : mkDelayWorker32B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 1.030ns (69.267%)  route 0.457ns (30.733%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[30])
                                                      1.030     1.030    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[30]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.487    ars1/fifo_1/ram1/q_b[30]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[30])
                                                     -0.229     1.736    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.736    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.987ns (67.464%)  route 0.476ns (32.536%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.987     0.987    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[0]
    RAMB36_X7Y18         net (fo=2, unset)            0.476     1.463    ars1/fifo_1/ram1/q_b[0]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[0])
                                                     -0.221     1.744    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.744    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_1/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.115ns (72.122%)  route 0.431ns (27.878%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X8Y23         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y23         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[2])
                                                      1.115     1.115    fifo_2/fifo_1/ram1/mem_reg_bram_0__2/DOUTBDOUT[2]
    RAMB36_X8Y22         net (fo=2, unset)            0.431     1.546    ars4/fifo_1/ram1/temp_a[110]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X8Y22         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X8Y22         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[6])
                                                     -0.135     1.830    ars4/fifo_1/ram1/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.830    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 1.055ns (68.730%)  route 0.480ns (31.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y21         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y21         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[8])
                                                      1.055     1.055    fifo_2/fifo_1/ram1/mem_reg_bram_0__0/DOUTBDOUT[8]
    RAMB36_X7Y20         net (fo=2, unset)            0.480     1.535    ars4/fifo_1/ram1/temp_a[44]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[12])
                                                     -0.134     1.831    ars4/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.831    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 1.021ns (69.033%)  route 0.458ns (30.967%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[1])
                                                      1.021     1.021    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[1]
    RAMB36_X7Y18         net (fo=2, unset)            0.458     1.479    ars1/fifo_1/ram1/q_b[1]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[1])
                                                     -0.189     1.776    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.776    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 1.007ns (68.784%)  route 0.457ns (31.216%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[19])
                                                      1.007     1.007    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[19]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.464    ars1/fifo_1/ram1/q_b[19]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[19])
                                                     -0.202     1.763    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.763    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 1.014ns (68.980%)  route 0.456ns (31.020%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[12])
                                                      1.014     1.014    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[12]
    RAMB36_X7Y18         net (fo=2, unset)            0.456     1.470    ars1/fifo_1/ram1/q_b[12]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[12])
                                                     -0.195     1.770    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.770    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 1.022ns (69.007%)  route 0.459ns (30.993%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[14])
                                                      1.022     1.022    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[14]
    RAMB36_X7Y18         net (fo=2, unset)            0.459     1.481    ars1/fifo_1/ram1/q_b[14]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[14])
                                                     -0.184     1.781    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.781    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 1.005ns (68.741%)  route 0.457ns (31.259%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[23])
                                                      1.005     1.005    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[23]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.462    ars1/fifo_1/ram1/q_b[23]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[23])
                                                     -0.202     1.763    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.763    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 1.026ns (69.044%)  route 0.460ns (30.956%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.026     1.026    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[3]
    RAMB36_X7Y18         net (fo=2, unset)            0.460     1.486    ars1/fifo_1/ram1/q_b[3]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[3])
                                                     -0.174     1.791    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.791    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[9]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 1.013ns (68.771%)  route 0.460ns (31.229%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[9])
                                                      1.013     1.013    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[9]
    RAMB36_X7Y18         net (fo=2, unset)            0.460     1.473    ars1/fifo_1/ram1/q_b[9]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[9])
                                                     -0.180     1.785    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.785    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 1.009ns (68.827%)  route 0.457ns (31.173%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[21])
                                                      1.009     1.009    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[21]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.466    ars1/fifo_1/ram1/q_b[21]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[21])
                                                     -0.184     1.781    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.781    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 1.004ns (68.720%)  route 0.457ns (31.280%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[25])
                                                      1.004     1.004    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[25]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.461    ars1/fifo_1/ram1/q_b[25]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[25])
                                                     -0.189     1.776    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.776    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 1.004ns (68.720%)  route 0.457ns (31.280%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[18])
                                                      1.004     1.004    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[18]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.461    ars1/fifo_1/ram1/q_b[18]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[18])
                                                     -0.188     1.777    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.777    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 1.015ns (68.954%)  route 0.457ns (31.046%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[5])
                                                      1.015     1.015    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[5]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.472    ars1/fifo_1/ram1/q_b[5]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[5])
                                                     -0.176     1.789    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.789    
                         arrival time                          -1.472    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 1.000ns (68.634%)  route 0.457ns (31.366%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[4])
                                                      1.000     1.000    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[4]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.457    ars1/fifo_1/ram1/q_b[4]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[4])
                                                     -0.188     1.777    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.777    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 1.016ns (68.975%)  route 0.457ns (31.025%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[7])
                                                      1.016     1.016    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[7]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.473    ars1/fifo_1/ram1/q_b[7]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[7])
                                                     -0.172     1.793    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.793    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 1.008ns (68.805%)  route 0.457ns (31.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[20])
                                                      1.008     1.008    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[20]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.465    ars1/fifo_1/ram1/q_b[20]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[20])
                                                     -0.179     1.786    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.786    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 1.002ns (68.724%)  route 0.456ns (31.276%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[6])
                                                      1.002     1.002    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[6]
    RAMB36_X7Y18         net (fo=2, unset)            0.456     1.458    ars1/fifo_1/ram1/q_b[6]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[6])
                                                     -0.186     1.779    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.779    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 1.015ns (68.954%)  route 0.457ns (31.046%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[24])
                                                      1.015     1.015    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[24]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.472    ars1/fifo_1/ram1/q_b[24]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[24])
                                                     -0.169     1.796    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.796    
                         arrival time                          -1.472    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_1/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 1.120ns (76.190%)  route 0.350ns (23.810%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X8Y23         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y23         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.120     1.120    fifo_2/fifo_1/ram1/mem_reg_bram_0__2/DOUTBDOUT[0]
    RAMB36_X8Y22         net (fo=2, unset)            0.350     1.470    ars4/fifo_1/ram1/temp_a[108]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X8Y22         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X8Y22         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[4])
                                                     -0.170     1.795    ars4/fifo_1/ram1/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.795    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 1.017ns (68.996%)  route 0.457ns (31.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[26])
                                                      1.017     1.017    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[26]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.474    ars1/fifo_1/ram1/q_b[26]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[26])
                                                     -0.164     1.801    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_1/DINBDIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 1.071ns (73.256%)  route 0.391ns (26.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X8Y23         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y23         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[14])
                                                      1.071     1.071    fifo_2/fifo_1/ram1/mem_reg_bram_0__2/DOUTBDOUT[14]
    RAMB36_X8Y22         net (fo=2, unset)            0.391     1.462    ars4/fifo_1/ram1/temp_a[122]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X8Y22         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X8Y22         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[18])
                                                     -0.176     1.789    ars4/fifo_1/ram1/mem_reg_1
  -------------------------------------------------------------------
                         required time                          1.789    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 1.021ns (69.884%)  route 0.440ns (30.116%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[17])
                                                      1.021     1.021    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[17]
    RAMB36_X7Y18         net (fo=2, unset)            0.440     1.461    ars1/fifo_1/ram1/q_b[17]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[17])
                                                     -0.176     1.789    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.789    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 1.120ns (76.451%)  route 0.345ns (23.549%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y21         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y21         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.120     1.120    fifo_2/fifo_1/ram1/mem_reg_bram_0__0/DOUTBDOUT[0]
    RAMB36_X7Y20         net (fo=2, unset)            0.345     1.465    ars4/fifo_1/ram1/temp_a[36]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[4])
                                                     -0.170     1.795    ars4/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.795    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.998ns (68.544%)  route 0.458ns (31.456%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[15])
                                                      0.998     0.998    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[15]
    RAMB36_X7Y18         net (fo=2, unset)            0.458     1.456    ars1/fifo_1/ram1/q_b[15]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[15])
                                                     -0.178     1.787    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.787    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.998ns (68.591%)  route 0.457ns (31.409%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[29])
                                                      0.998     0.998    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[29]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.455    ars1/fifo_1/ram1/q_b[29]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[29])
                                                     -0.179     1.786    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.786    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 1.004ns (68.720%)  route 0.457ns (31.280%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[11])
                                                      1.004     1.004    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[11]
    RAMB36_X7Y18         net (fo=2, unset)            0.457     1.461    ars1/fifo_1/ram1/q_b[11]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[11])
                                                     -0.172     1.793    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.793    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 fifo_2/fifo_1/ram1/mem_reg_bram_0__0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars4/fifo_1/ram1/mem_reg_0/DINBDIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 1.071ns (73.507%)  route 0.386ns (26.493%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y21         net (fo=802, unset)          0.000     0.000    fifo_2/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y21         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[14])
                                                      1.071     1.071    fifo_2/fifo_1/ram1/mem_reg_bram_0__0/DOUTBDOUT[14]
    RAMB36_X7Y20         net (fo=2, unset)            0.386     1.457    ars4/fifo_1/ram1/temp_a[50]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     2.000    ars4/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y20         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_DINBDIN[18])
                                                     -0.176     1.789    ars4/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          1.789    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 ars4/fifo_1/ram1/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_bram_0/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 1.025ns (69.966%)  route 0.440ns (30.034%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    wciS0_Clk
    RAMB36_X7Y20         net (fo=802, unset)          0.000     0.000    ars4/fifo_1/ram1/wciS0_Clk
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y20         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[28])
                                                      1.025     1.025    ars4/fifo_1/ram1/mem_reg_0/DOUTADOUT[28]
    RAMB36_X7Y18         net (fo=2, unset)            0.440     1.465    ars1/fifo_1/ram1/q_b[28]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    wciS0_Clk
    RAMB36_X7Y18         net (fo=802, unset)          0.000     2.000    ars1/fifo_1/ram1/wciS0_Clk
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    RAMB36_X7Y18         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[28])
                                                     -0.166     1.799    ars1/fifo_1/ram1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.799    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  0.334    




