MO Clock_v NULL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/Clock.v vlg51/_clock__v.bin 1635849729
MO UP_Counter_4_bit NULL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/UP_Counter_4_bit.v vlg71/_u_p___counter__4__bit.bin 1635849728
MO Counter_Clock_v NULL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/Counter_Clock.v vlg74/_counter___clock__v.bin 1635785084
MO Counter_v NULL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/Counter.v vlg41/_counter__v.bin 1635785182
MO D_Flip_Flop NULL F:/ECE/HDL_Design/CA/CA_4/UP_Counter_4_bit/UP_Counter_4_bit.v vlg46/_d___flip___flop.bin 1635849728
MO glbl NULL C:/Xilinx92i/verilog/src/glbl.v vlg2D/glbl.bin 1635784151
