I 000050 55 1905          1463643915149 Structure
(_unit VHDL (vmuxregsre 0 17(structure 0 26))
	(_version vc6)
	(_time 1463643915161 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9494969bc4c2c5839d9086cec09293939793969291)
	(_ent
		(_time 1463643915147)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3iy
			(_object
				(_type (_int ~STRING~1572 1 811(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 811(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 813(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 814(_ent (_in((i 1))))))
				(_port (_int sp -1 1 815(_ent (_in((i 1))))))
				(_port (_int ck -1 1 816(_ent (_in((i 1))))))
				(_port (_int sd -1 1 817(_ent (_in((i 1))))))
				(_port (_int cd -1 1 818(_ent (_in((i 1))))))
				(_port (_int q -1 1 819(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 28(_comp .machxo2.components.fl1p3iy)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3iy)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 18(_ent(_in))))
		(_port (_int D1 -1 0 18(_ent(_in))))
		(_port (_int SD -1 0 18(_ent(_in))))
		(_port (_int SP -1 0 19(_ent(_in))))
		(_port (_int CK -1 0 19(_ent(_in))))
		(_port (_int LSR -1 0 19(_ent(_in))))
		(_port (_int Q -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 835           1463643915166 Structure
(_unit VHDL (vcc 0 39(structure 0 46))
	(_version vc6)
	(_time 1463643915167 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9494969b93c3c383939287cec69392929792979392)
	(_ent
		(_time 1463643915164)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 48(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 40(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3045          1463643915180 Structure
(_unit VHDL (ccu2b0 0 58(structure 0 68))
	(_version vc6)
	(_time 1463643915181 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a3a2a4f4a3f5f2b0a0a3b1fcf2a5a0a5a0a4a6a0a1)
	(_ent
		(_time 1463643915178)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 70(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000000000"\))
			((init1)(_string \"0000010101010101"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000000000"\))
				((init1)(_string \"0000010101010101"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 59(_ent(_in))))
		(_port (_int B0 -1 0 59(_ent(_in))))
		(_port (_int C0 -1 0 59(_ent(_in))))
		(_port (_int D0 -1 0 60(_ent(_in))))
		(_port (_int A1 -1 0 60(_ent(_in))))
		(_port (_int B1 -1 0 60(_ent(_in))))
		(_port (_int C1 -1 0 61(_ent(_in))))
		(_port (_int D1 -1 0 61(_ent(_in))))
		(_port (_int CI -1 0 61(_ent(_in))))
		(_port (_int S0 -1 0 62(_ent(_out))))
		(_port (_int S1 -1 0 62(_ent(_out))))
		(_port (_int CO1 -1 0 62(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 835           1463643915186 Structure
(_unit VHDL (gnd 0 83(structure 0 90))
	(_version vc6)
	(_time 1463643915187 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a3a2a0f4f5f4f3b5a5a5e6f9f6a5a4a5f6a5a7a5a4)
	(_ent
		(_time 1463643915184)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 92(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 84(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8003          1463643915195 Structure
(_unit VHDL (slice_0 0 102(structure 0 139))
	(_version vc6)
	(_time 1463643915196 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b3b3b4e7e3e4eea5e4bca6eab4b0b3b4b0b5e0b5ba)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915193)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 156(_ent (_in))))
				(_port (_int D1 -5 0 156(_ent (_in))))
				(_port (_int SD -5 0 156(_ent (_in))))
				(_port (_int SP -5 0 157(_ent (_in))))
				(_port (_int CK -5 0 157(_ent (_in))))
				(_port (_int LSR -5 0 157(_ent (_in))))
				(_port (_int Q -5 0 158(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 161(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 164(_ent (_in))))
				(_port (_int B0 -5 0 164(_ent (_in))))
				(_port (_int C0 -5 0 164(_ent (_in))))
				(_port (_int D0 -5 0 165(_ent (_in))))
				(_port (_int A1 -5 0 165(_ent (_in))))
				(_port (_int B1 -5 0 165(_ent (_in))))
				(_port (_int C1 -5 0 166(_ent (_in))))
				(_port (_int D1 -5 0 166(_ent (_in))))
				(_port (_int CI -5 0 166(_ent (_in))))
				(_port (_int S0 -5 0 167(_ent (_out))))
				(_port (_int S1 -5 0 167(_ent (_out))))
				(_port (_int CO1 -5 0 167(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 170(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i0 0 173(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 176(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_add_4_1 0 178(_comp ccu2B0)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 182(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 186
		(_object
			(_prcs
				(line__188(_arch 0 0 188(_procedure_call (_trgt(7))(_sens(0)))))
				(line__189(_arch 1 0 189(_procedure_call (_trgt(8))(_sens(1)))))
				(line__190(_arch 2 0 190(_procedure_call (_trgt(10))(_sens(2)))))
				(line__191(_arch 3 0 191(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 195
		(_object
			(_prcs
				(line__197(_arch 4 0 197(_procedure_call (_trgt(9))(_sens(8)))))
				(line__198(_arch 5 0 198(_procedure_call (_trgt(11))(_sens(10)))))
				(line__199(_arch 6 0 199(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 106 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 107 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 108(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_A1 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 116(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 129 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 131(_ent(_in))))
		(_port (_int DI1 -5 0 131(_ent(_in))))
		(_port (_int LSR -5 0 131(_ent(_in))))
		(_port (_int CLK -5 0 132(_ent(_in))))
		(_port (_int F1 -5 0 132(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 132(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 133(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 142(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 143(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 144(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 148(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 149(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 150(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 151(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 153(_arch(_uni))))
		(_sig (_int GNDI -5 0 154(_arch(_uni))))
		(_var (_int F1_zd -5 0 204(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 205(_prcs 0)))
		(_var (_int Q1_zd -5 0 206(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 207(_prcs 0)))
		(_var (_int FCO_zd -5 0 208(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 209(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 211(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 212(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 213(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 214(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 215(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 216(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 217(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 218(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 202(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(5395276)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
I 000050 55 3062          1463643915211 Structure
(_unit VHDL (ccu20001 0 322(structure 0 332))
	(_version vc6)
	(_time 1463643915212 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c3c2c496c39592d0c0c6d39c92c0c3c0c2c5c0c5c0)
	(_ent
		(_time 1463643915209)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 334(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"0000000000000000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"0000000000000000"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 323(_ent(_in))))
		(_port (_int B0 -1 0 323(_ent(_in))))
		(_port (_int C0 -1 0 323(_ent(_in))))
		(_port (_int D0 -1 0 324(_ent(_in))))
		(_port (_int A1 -1 0 324(_ent(_in))))
		(_port (_int B1 -1 0 324(_ent(_in))))
		(_port (_int C1 -1 0 325(_ent(_in))))
		(_port (_int D1 -1 0 325(_ent(_in))))
		(_port (_int CI -1 0 325(_ent(_in))))
		(_port (_int S0 -1 0 326(_ent(_out))))
		(_port (_int S1 -1 0 326(_ent(_out))))
		(_port (_int CO1 -1 0 326(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8036          1463643915217 Structure
(_unit VHDL (slice_1 0 347(structure 0 385))
	(_version vc6)
	(_time 1463643915218 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code c3c3c49693949ed594c1d69ac4c0c2c4c0c590c5ca)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915215)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 402(_ent (_in))))
				(_port (_int D1 -5 0 402(_ent (_in))))
				(_port (_int SD -5 0 402(_ent (_in))))
				(_port (_int SP -5 0 403(_ent (_in))))
				(_port (_int CK -5 0 403(_ent (_in))))
				(_port (_int LSR -5 0 403(_ent (_in))))
				(_port (_int Q -5 0 404(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 407(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 413(_ent (_in))))
				(_port (_int B0 -5 0 413(_ent (_in))))
				(_port (_int C0 -5 0 413(_ent (_in))))
				(_port (_int D0 -5 0 414(_ent (_in))))
				(_port (_int A1 -5 0 414(_ent (_in))))
				(_port (_int B1 -5 0 414(_ent (_in))))
				(_port (_int C1 -5 0 415(_ent (_in))))
				(_port (_int D1 -5 0 415(_ent (_in))))
				(_port (_int CI -5 0 415(_ent (_in))))
				(_port (_int S0 -5 0 416(_ent (_out))))
				(_port (_int S1 -5 0 416(_ent (_out))))
				(_port (_int CO1 -5 0 416(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 410(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i5 0 419(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 422(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_add_4_7 0 424(_comp ccu20001)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_inst DRIVEGND 0 428(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 432
		(_object
			(_prcs
				(line__434(_arch 0 0 434(_procedure_call (_trgt(7))(_sens(0)))))
				(line__435(_arch 1 0 435(_procedure_call (_trgt(8))(_sens(1)))))
				(line__436(_arch 2 0 436(_procedure_call (_trgt(10))(_sens(2)))))
				(line__437(_arch 3 0 437(_procedure_call (_trgt(12))(_sens(3)))))
				(line__438(_arch 4 0 438(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 442
		(_object
			(_prcs
				(line__444(_arch 5 0 444(_procedure_call (_trgt(9))(_sens(8)))))
				(line__445(_arch 6 0 445(_procedure_call (_trgt(11))(_sens(10)))))
				(line__446(_arch 7 0 446(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 350 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 351 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 352 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 353(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 353(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_A0 -3 0 355(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 356(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 357(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 358(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 359(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 361(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 362(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 363 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 364 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 365 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 366 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 367 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 368 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 369 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 370 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 371 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 372 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 373 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 374 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 375 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 377(_ent(_in))))
		(_port (_int DI0 -5 0 377(_ent(_in))))
		(_port (_int LSR -5 0 377(_ent(_in))))
		(_port (_int CLK -5 0 378(_ent(_in))))
		(_port (_int FCI -5 0 378(_ent(_in))))
		(_port (_int F0 -5 0 378(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 379(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 388(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 389(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 390(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 391(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 392(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 393(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 394(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 395(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 396(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 397(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 399(_arch(_uni))))
		(_sig (_int GNDI -5 0 400(_arch(_uni))))
		(_var (_int F0_zd -5 0 451(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 452(_prcs 0)))
		(_var (_int Q0_zd -5 0 453(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 454(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 456(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 457(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 458(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 459(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 460(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 461(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 462(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 463(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 449(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1919          1463643915242 Structure
(_unit VHDL (vmuxregsre0002 0 562(structure 0 571))
	(_version vc6)
	(_time 1463643915243 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code e2e2e0b1b4b4b3f5ebe6f0b8b6e4e5e5e1e5e0e4e7)
	(_ent
		(_time 1463643915240)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 573(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 563(_ent(_in))))
		(_port (_int D1 -1 0 563(_ent(_in))))
		(_port (_int SD -1 0 563(_ent(_in))))
		(_port (_int SP -1 0 564(_ent(_in))))
		(_port (_int CK -1 0 564(_ent(_in))))
		(_port (_int LSR -1 0 564(_ent(_in))))
		(_port (_int Q -1 0 565(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7724          1463643915334 Structure
(_unit VHDL (slice_2 0 584(structure 0 619))
	(_version vc6)
	(_time 1463643915335 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3f3f393a3a6862296f3a2a66383c3d383c396c3936)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915318)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 648(_ent (_in))))
				(_port (_int D1 -5 0 648(_ent (_in))))
				(_port (_int SD -5 0 648(_ent (_in))))
				(_port (_int SP -5 0 649(_ent (_in))))
				(_port (_int CK -5 0 649(_ent (_in))))
				(_port (_int LSR -5 0 649(_ent (_in))))
				(_port (_int Q -5 0 650(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 636(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 639(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 642(_ent (_in))))
				(_port (_int B0 -5 0 642(_ent (_in))))
				(_port (_int C0 -5 0 642(_ent (_in))))
				(_port (_int D0 -5 0 643(_ent (_in))))
				(_port (_int A1 -5 0 643(_ent (_in))))
				(_port (_int B1 -5 0 643(_ent (_in))))
				(_port (_int C1 -5 0 644(_ent (_in))))
				(_port (_int D1 -5 0 644(_ent (_in))))
				(_port (_int CI -5 0 644(_ent (_in))))
				(_port (_int S0 -5 0 645(_ent (_out))))
				(_port (_int S1 -5 0 645(_ent (_out))))
				(_port (_int CO1 -5 0 645(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i7 0 653(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 656(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 658(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_add_4_9 0 660(_comp ccu20001)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_block WireDelay 0 666
		(_object
			(_prcs
				(line__668(_arch 0 0 668(_procedure_call (_trgt(7))(_sens(0)))))
				(line__669(_arch 1 0 669(_procedure_call (_trgt(8))(_sens(1)))))
				(line__670(_arch 2 0 670(_procedure_call (_trgt(10))(_sens(2)))))
				(line__671(_arch 3 0 671(_procedure_call (_trgt(12))(_sens(3)))))
				(line__672(_arch 4 0 672(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 676
		(_object
			(_prcs
				(line__678(_arch 5 0 678(_procedure_call (_trgt(9))(_sens(8)))))
				(line__679(_arch 6 0 679(_procedure_call (_trgt(11))(_sens(10)))))
				(line__680(_arch 7 0 680(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 587 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 588 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 589 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 590(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 590(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_A0 -3 0 592(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 593(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 594(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 595(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 596(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 598(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 599(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 600 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 601 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 602 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 603 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 604 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 605 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 606 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 607 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 608 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 609 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 611(_ent(_in))))
		(_port (_int DI0 -5 0 611(_ent(_in))))
		(_port (_int CE -5 0 611(_ent(_in))))
		(_port (_int CLK -5 0 612(_ent(_in))))
		(_port (_int FCI -5 0 612(_ent(_in))))
		(_port (_int F0 -5 0 612(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 613(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 622(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 623(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 624(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 625(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 626(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 627(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 628(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 629(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 630(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 631(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 633(_arch(_uni))))
		(_sig (_int GNDI -5 0 634(_arch(_uni))))
		(_var (_int F0_zd -5 0 685(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 686(_prcs 0)))
		(_var (_int Q0_zd -5 0 687(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 688(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 690(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 691(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 692(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 693(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 694(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 695(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 683(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 3062          1463643915340 Structure
(_unit VHDL (ccu20003 0 782(structure 0 792))
	(_version vc6)
	(_time 1463643915341 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 3f3e393a6a696e2c3c3a2f606e3c3f3c3c393c393c)
	(_ent
		(_time 1463643915338)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 794(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"1111101010101010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"1111101010101010"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 783(_ent(_in))))
		(_port (_int B0 -1 0 783(_ent(_in))))
		(_port (_int C0 -1 0 783(_ent(_in))))
		(_port (_int D0 -1 0 784(_ent(_in))))
		(_port (_int A1 -1 0 784(_ent(_in))))
		(_port (_int B1 -1 0 784(_ent(_in))))
		(_port (_int C1 -1 0 785(_ent(_in))))
		(_port (_int D1 -1 0 785(_ent(_in))))
		(_port (_int CI -1 0 785(_ent(_in))))
		(_port (_int S0 -1 0 786(_ent(_out))))
		(_port (_int S1 -1 0 786(_ent(_out))))
		(_port (_int CO1 -1 0 786(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 10049         1463643915351 Structure
(_unit VHDL (slice_3 0 807(structure 0 855))
	(_version vc6)
	(_time 1463643915352 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4f4f494d4a1812594c484b1b09101d484c491c4946494c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915349)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 884(_ent (_in))))
				(_port (_int D1 -5 0 884(_ent (_in))))
				(_port (_int SD -5 0 884(_ent (_in))))
				(_port (_int SP -5 0 885(_ent (_in))))
				(_port (_int CK -5 0 885(_ent (_in))))
				(_port (_int LSR -5 0 885(_ent (_in))))
				(_port (_int Q -5 0 886(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 878(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 881(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 889(_ent (_in))))
				(_port (_int B0 -5 0 889(_ent (_in))))
				(_port (_int C0 -5 0 889(_ent (_in))))
				(_port (_int D0 -5 0 890(_ent (_in))))
				(_port (_int A1 -5 0 890(_ent (_in))))
				(_port (_int B1 -5 0 890(_ent (_in))))
				(_port (_int C1 -5 0 891(_ent (_in))))
				(_port (_int D1 -5 0 891(_ent (_in))))
				(_port (_int CI -5 0 891(_ent (_in))))
				(_port (_int S0 -5 0 892(_ent (_out))))
				(_port (_int S1 -5 0 892(_ent (_out))))
				(_port (_int CO1 -5 0 892(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i6 0 895(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 898(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 900(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i5 0 902(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_7 0 905(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 911
		(_object
			(_prcs
				(line__913(_arch 0 0 913(_procedure_call (_trgt(12))(_sens(0)))))
				(line__914(_arch 1 0 914(_procedure_call (_trgt(13))(_sens(1)))))
				(line__915(_arch 2 0 915(_procedure_call (_trgt(14))(_sens(2)))))
				(line__916(_arch 3 0 916(_procedure_call (_trgt(16))(_sens(3)))))
				(line__917(_arch 4 0 917(_procedure_call (_trgt(18))(_sens(4)))))
				(line__918(_arch 5 0 918(_procedure_call (_trgt(20))(_sens(5)))))
				(line__919(_arch 6 0 919(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 923
		(_object
			(_prcs
				(line__925(_arch 7 0 925(_procedure_call (_trgt(15))(_sens(14)))))
				(line__926(_arch 8 0 926(_procedure_call (_trgt(17))(_sens(16)))))
				(line__927(_arch 9 0 927(_procedure_call (_trgt(19))(_sens(18)))))
				(line__928(_arch 10 0 928(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 810 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 811 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 812 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 813(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 813(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_A1 -3 0 815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 826(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 827(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 828(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 829(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 830(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 831(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 832 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 833 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 834 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 835 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 836 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 837 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 838 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 839 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 840 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 841 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 842 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 843 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 844 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 846(_ent(_in))))
		(_port (_int A0 -5 0 846(_ent(_in))))
		(_port (_int DI1 -5 0 846(_ent(_in))))
		(_port (_int DI0 -5 0 847(_ent(_in))))
		(_port (_int CE -5 0 847(_ent(_in))))
		(_port (_int CLK -5 0 847(_ent(_in))))
		(_port (_int FCI -5 0 848(_ent(_in))))
		(_port (_int F0 -5 0 848(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 848(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 849(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 849(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 849(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 858(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 859(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 860(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 861(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 862(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 863(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 864(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 865(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 866(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 867(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 868(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 869(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 870(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 871(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 872(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 873(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 875(_arch(_uni))))
		(_sig (_int GNDI -5 0 876(_arch(_uni))))
		(_var (_int F0_zd -5 0 933(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 934(_prcs 0)))
		(_var (_int Q0_zd -5 0 935(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 936(_prcs 0)))
		(_var (_int F1_zd -5 0 937(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 938(_prcs 0)))
		(_var (_int Q1_zd -5 0 939(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 940(_prcs 0)))
		(_var (_int FCO_zd -5 0 941(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 942(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 944(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 945(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 946(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 947(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 948(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 949(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 950(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 951(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 931(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10185         1463643915365 Structure
(_unit VHDL (slice_4 0 1092(structure 0 1140))
	(_version vc6)
	(_time 1463643915366 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5f5f595c5a0802495c585b0b19000a585c590c5956595c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915355)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 1169(_ent (_in))))
				(_port (_int D1 -5 0 1169(_ent (_in))))
				(_port (_int SD -5 0 1169(_ent (_in))))
				(_port (_int SP -5 0 1170(_ent (_in))))
				(_port (_int CK -5 0 1170(_ent (_in))))
				(_port (_int LSR -5 0 1170(_ent (_in))))
				(_port (_int Q -5 0 1171(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1163(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1166(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1174(_ent (_in))))
				(_port (_int B0 -5 0 1174(_ent (_in))))
				(_port (_int C0 -5 0 1174(_ent (_in))))
				(_port (_int D0 -5 0 1175(_ent (_in))))
				(_port (_int A1 -5 0 1175(_ent (_in))))
				(_port (_int B1 -5 0 1175(_ent (_in))))
				(_port (_int C1 -5 0 1176(_ent (_in))))
				(_port (_int D1 -5 0 1176(_ent (_in))))
				(_port (_int CI -5 0 1176(_ent (_in))))
				(_port (_int S0 -5 0 1177(_ent (_out))))
				(_port (_int S1 -5 0 1177(_ent (_out))))
				(_port (_int CO1 -5 0 1177(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i2 0 1180(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 1183(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1185(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i1 0 1187(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_3 0 1190(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 1196
		(_object
			(_prcs
				(line__1198(_arch 0 0 1198(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1199(_arch 1 0 1199(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1200(_arch 2 0 1200(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1201(_arch 3 0 1201(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1202(_arch 4 0 1202(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1203(_arch 5 0 1203(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1204(_arch 6 0 1204(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1208
		(_object
			(_prcs
				(line__1210(_arch 7 0 1210(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1211(_arch 8 0 1211(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1212(_arch 9 0 1212(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1213(_arch 10 0 1213(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1095 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1096 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1097 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1098(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1098(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_A1 -3 0 1100(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1101(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1102(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1103(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1104(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1105(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1116(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1129 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1131(_ent(_in))))
		(_port (_int A0 -5 0 1131(_ent(_in))))
		(_port (_int DI1 -5 0 1131(_ent(_in))))
		(_port (_int DI0 -5 0 1132(_ent(_in))))
		(_port (_int CE -5 0 1132(_ent(_in))))
		(_port (_int CLK -5 0 1132(_ent(_in))))
		(_port (_int FCI -5 0 1133(_ent(_in))))
		(_port (_int F0 -5 0 1133(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1133(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1134(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1134(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1134(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1143(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1144(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1148(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1149(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1150(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1151(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1152(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1154(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1155(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1156(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1157(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1158(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1160(_arch(_uni))))
		(_sig (_int GNDI -5 0 1161(_arch(_uni))))
		(_var (_int F0_zd -5 0 1218(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1219(_prcs 0)))
		(_var (_int Q0_zd -5 0 1220(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1221(_prcs 0)))
		(_var (_int F1_zd -5 0 1222(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1223(_prcs 0)))
		(_var (_int Q1_zd -5 0 1224(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1225(_prcs 0)))
		(_var (_int FCO_zd -5 0 1226(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1227(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1229(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1230(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1231(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1232(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1233(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1234(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1235(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1236(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1216(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10501         1463643915371 Structure
(_unit VHDL (slice_5 0 1377(structure 0 1428))
	(_version vc6)
	(_time 1463643915372 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5f5f595c5a0802495c58580819000b585c590c5956595c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915369)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1451(_ent (_in))))
				(_port (_int D1 -5 0 1451(_ent (_in))))
				(_port (_int SD -5 0 1451(_ent (_in))))
				(_port (_int SP -5 0 1452(_ent (_in))))
				(_port (_int CK -5 0 1452(_ent (_in))))
				(_port (_int LSR -5 0 1452(_ent (_in))))
				(_port (_int Q -5 0 1453(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1456(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1462(_ent (_in))))
				(_port (_int B0 -5 0 1462(_ent (_in))))
				(_port (_int C0 -5 0 1462(_ent (_in))))
				(_port (_int D0 -5 0 1463(_ent (_in))))
				(_port (_int A1 -5 0 1463(_ent (_in))))
				(_port (_int B1 -5 0 1463(_ent (_in))))
				(_port (_int C1 -5 0 1464(_ent (_in))))
				(_port (_int D1 -5 0 1464(_ent (_in))))
				(_port (_int CI -5 0 1464(_ent (_in))))
				(_port (_int S0 -5 0 1465(_ent (_out))))
				(_port (_int S1 -5 0 1465(_ent (_out))))
				(_port (_int CO1 -5 0 1465(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1459(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i4 0 1468(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1471(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_i3 0 1473(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_179_180_add_4_5 0 1476(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 1480(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1484
		(_object
			(_prcs
				(line__1486(_arch 0 0 1486(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1487(_arch 1 0 1487(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1488(_arch 2 0 1488(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1489(_arch 3 0 1489(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1490(_arch 4 0 1490(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1491(_arch 5 0 1491(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1492(_arch 6 0 1492(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1496
		(_object
			(_prcs
				(line__1498(_arch 7 0 1498(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1499(_arch 8 0 1499(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1500(_arch 9 0 1500(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1501(_arch 10 0 1501(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1381 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1382 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1383(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_A1 -3 0 1385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1390(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1391(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1392(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1401(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1402 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1403 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1404 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1405 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1406 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1409 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1410 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1411 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1412 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1413 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1414 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1415 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1416 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1417 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1419(_ent(_in))))
		(_port (_int A0 -5 0 1419(_ent(_in))))
		(_port (_int DI1 -5 0 1419(_ent(_in))))
		(_port (_int DI0 -5 0 1420(_ent(_in))))
		(_port (_int LSR -5 0 1420(_ent(_in))))
		(_port (_int CLK -5 0 1420(_ent(_in))))
		(_port (_int FCI -5 0 1421(_ent(_in))))
		(_port (_int F0 -5 0 1421(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1421(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1422(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1422(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1422(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1431(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1432(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1433(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1434(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1435(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1436(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1437(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1438(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1439(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1440(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1441(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1442(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1443(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1444(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1445(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1446(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1448(_arch(_uni))))
		(_sig (_int GNDI -5 0 1449(_arch(_uni))))
		(_var (_int F0_zd -5 0 1506(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1507(_prcs 0)))
		(_var (_int Q0_zd -5 0 1508(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1509(_prcs 0)))
		(_var (_int F1_zd -5 0 1510(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1511(_prcs 0)))
		(_var (_int Q1_zd -5 0 1512(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1513(_prcs 0)))
		(_var (_int FCO_zd -5 0 1514(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1515(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1517(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1518(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1519(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1520(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1521(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1522(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1523(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1524(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1525(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1526(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1504(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10185         1463643915383 Structure
(_unit VHDL (slice_6 0 1679(structure 0 1727))
	(_version vc6)
	(_time 1463643915384 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 6e6e686e683933786d696a3a283139696d683d6867686d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915381)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 1756(_ent (_in))))
				(_port (_int D1 -5 0 1756(_ent (_in))))
				(_port (_int SD -5 0 1756(_ent (_in))))
				(_port (_int SP -5 0 1757(_ent (_in))))
				(_port (_int CK -5 0 1757(_ent (_in))))
				(_port (_int LSR -5 0 1757(_ent (_in))))
				(_port (_int Q -5 0 1758(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1750(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1753(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1761(_ent (_in))))
				(_port (_int B0 -5 0 1761(_ent (_in))))
				(_port (_int C0 -5 0 1761(_ent (_in))))
				(_port (_int D0 -5 0 1762(_ent (_in))))
				(_port (_int A1 -5 0 1762(_ent (_in))))
				(_port (_int B1 -5 0 1762(_ent (_in))))
				(_port (_int C1 -5 0 1763(_ent (_in))))
				(_port (_int D1 -5 0 1763(_ent (_in))))
				(_port (_int CI -5 0 1763(_ent (_in))))
				(_port (_int S0 -5 0 1764(_ent (_out))))
				(_port (_int S1 -5 0 1764(_ent (_out))))
				(_port (_int CO1 -5 0 1764(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i4 0 1767(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 1770(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1772(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i3 0 1774(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_5 0 1777(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 1783
		(_object
			(_prcs
				(line__1785(_arch 0 0 1785(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1786(_arch 1 0 1786(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1787(_arch 2 0 1787(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1788(_arch 3 0 1788(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1789(_arch 4 0 1789(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1790(_arch 5 0 1790(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1791(_arch 6 0 1791(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1795
		(_object
			(_prcs
				(line__1797(_arch 7 0 1797(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1798(_arch 8 0 1798(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1799(_arch 9 0 1799(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1800(_arch 10 0 1800(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1682 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1683 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1684 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1685(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1685(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_A1 -3 0 1687(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1688(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1690(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1691(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1692(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1693(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1694(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1695(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1699(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1700(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1701(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1702(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1703(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1704 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1705 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1708 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1709 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1710 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1716 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1718(_ent(_in))))
		(_port (_int A0 -5 0 1718(_ent(_in))))
		(_port (_int DI1 -5 0 1718(_ent(_in))))
		(_port (_int DI0 -5 0 1719(_ent(_in))))
		(_port (_int CE -5 0 1719(_ent(_in))))
		(_port (_int CLK -5 0 1719(_ent(_in))))
		(_port (_int FCI -5 0 1720(_ent(_in))))
		(_port (_int F0 -5 0 1720(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1720(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1721(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1721(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1721(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1730(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1731(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1732(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1733(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1734(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1735(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1737(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1738(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1739(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1740(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1741(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1742(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1743(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1744(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1745(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1747(_arch(_uni))))
		(_sig (_int GNDI -5 0 1748(_arch(_uni))))
		(_var (_int F0_zd -5 0 1805(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1806(_prcs 0)))
		(_var (_int Q0_zd -5 0 1807(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1808(_prcs 0)))
		(_var (_int F1_zd -5 0 1809(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1810(_prcs 0)))
		(_var (_int Q1_zd -5 0 1811(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1812(_prcs 0)))
		(_var (_int FCO_zd -5 0 1813(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1814(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1816(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1817(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1818(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1819(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1820(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1821(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1822(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1823(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1803(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 7788          1463643915398 Structure
(_unit VHDL (slice_7 0 1964(structure 0 1998))
	(_version vc6)
	(_time 1463643915399 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7e7e787f782923682e706b27797d79797d782d7877)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915396)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 2027(_ent (_in))))
				(_port (_int D1 -5 0 2027(_ent (_in))))
				(_port (_int SD -5 0 2027(_ent (_in))))
				(_port (_int SP -5 0 2028(_ent (_in))))
				(_port (_int CK -5 0 2028(_ent (_in))))
				(_port (_int LSR -5 0 2028(_ent (_in))))
				(_port (_int Q -5 0 2029(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2015(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2024(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 2018(_ent (_in))))
				(_port (_int B0 -5 0 2018(_ent (_in))))
				(_port (_int C0 -5 0 2018(_ent (_in))))
				(_port (_int D0 -5 0 2019(_ent (_in))))
				(_port (_int A1 -5 0 2019(_ent (_in))))
				(_port (_int B1 -5 0 2019(_ent (_in))))
				(_port (_int C1 -5 0 2020(_ent (_in))))
				(_port (_int D1 -5 0 2020(_ent (_in))))
				(_port (_int CI -5 0 2020(_ent (_in))))
				(_port (_int S0 -5 0 2021(_ent (_out))))
				(_port (_int S1 -5 0 2021(_ent (_out))))
				(_port (_int CO1 -5 0 2021(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i0 0 2032(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 2035(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2037(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_add_4_1 0 2039(_comp ccu2B0)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_block WireDelay 0 2045
		(_object
			(_prcs
				(line__2047(_arch 0 0 2047(_procedure_call (_trgt(7))(_sens(0)))))
				(line__2048(_arch 1 0 2048(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2049(_arch 2 0 2049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2050(_arch 3 0 2050(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2054
		(_object
			(_prcs
				(line__2056(_arch 4 0 2056(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2057(_arch 5 0 2057(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2058(_arch 6 0 2058(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1967 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1968 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1969 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1970(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1970(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_A1 -3 0 1972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1978(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1979 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1980 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1981 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1982 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1988 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1990(_ent(_in))))
		(_port (_int DI1 -5 0 1990(_ent(_in))))
		(_port (_int CE -5 0 1990(_ent(_in))))
		(_port (_int CLK -5 0 1991(_ent(_in))))
		(_port (_int F1 -5 0 1991(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1991(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1992(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2001(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2002(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2003(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2004(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2005(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2006(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 2008(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2009(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2010(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2012(_arch(_uni))))
		(_sig (_int GNDI -5 0 2013(_arch(_uni))))
		(_var (_int F1_zd -5 0 2063(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2064(_prcs 0)))
		(_var (_int Q1_zd -5 0 2065(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2066(_prcs 0)))
		(_var (_int FCO_zd -5 0 2067(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2068(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2070(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 2061(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(17731)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
I 000050 55 10501         1463643915414 Structure
(_unit VHDL (slice_8 0 2167(structure 0 2218))
	(_version vc6)
	(_time 1463643915415 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8d8d8b838adad09b8e8a8adacbd2d48a8e8bde8b848b8e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915412)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2241(_ent (_in))))
				(_port (_int D1 -5 0 2241(_ent (_in))))
				(_port (_int SD -5 0 2241(_ent (_in))))
				(_port (_int SP -5 0 2242(_ent (_in))))
				(_port (_int CK -5 0 2242(_ent (_in))))
				(_port (_int LSR -5 0 2242(_ent (_in))))
				(_port (_int Q -5 0 2243(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2246(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 2252(_ent (_in))))
				(_port (_int B0 -5 0 2252(_ent (_in))))
				(_port (_int C0 -5 0 2252(_ent (_in))))
				(_port (_int D0 -5 0 2253(_ent (_in))))
				(_port (_int A1 -5 0 2253(_ent (_in))))
				(_port (_int B1 -5 0 2253(_ent (_in))))
				(_port (_int C1 -5 0 2254(_ent (_in))))
				(_port (_int D1 -5 0 2254(_ent (_in))))
				(_port (_int CI -5 0 2254(_ent (_in))))
				(_port (_int S0 -5 0 2255(_ent (_out))))
				(_port (_int S1 -5 0 2255(_ent (_out))))
				(_port (_int CO1 -5 0 2255(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2249(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i2 0 2258(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2261(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_i1 0 2263(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_179_180_add_4_3 0 2266(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 2270(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2274
		(_object
			(_prcs
				(line__2276(_arch 0 0 2276(_procedure_call (_trgt(12))(_sens(0)))))
				(line__2277(_arch 1 0 2277(_procedure_call (_trgt(13))(_sens(1)))))
				(line__2278(_arch 2 0 2278(_procedure_call (_trgt(14))(_sens(2)))))
				(line__2279(_arch 3 0 2279(_procedure_call (_trgt(16))(_sens(3)))))
				(line__2280(_arch 4 0 2280(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2281(_arch 5 0 2281(_procedure_call (_trgt(20))(_sens(5)))))
				(line__2282(_arch 6 0 2282(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 2286
		(_object
			(_prcs
				(line__2288(_arch 7 0 2288(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2289(_arch 8 0 2289(_procedure_call (_trgt(17))(_sens(16)))))
				(line__2290(_arch 9 0 2290(_procedure_call (_trgt(19))(_sens(18)))))
				(line__2291(_arch 10 0 2291(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2170 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2171 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2172 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2173(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2173(_ent gms(_string \"SLICE_8"\))))
		(_gen (_int tipd_A1 -3 0 2175(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2176(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 2177(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2178(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 2181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 2183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2184(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 2185(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 2186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 2189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 2190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 2191(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 2193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 2194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 2195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2207 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 2209(_ent(_in))))
		(_port (_int A0 -5 0 2209(_ent(_in))))
		(_port (_int DI1 -5 0 2209(_ent(_in))))
		(_port (_int DI0 -5 0 2210(_ent(_in))))
		(_port (_int LSR -5 0 2210(_ent(_in))))
		(_port (_int CLK -5 0 2210(_ent(_in))))
		(_port (_int FCI -5 0 2211(_ent(_in))))
		(_port (_int F0 -5 0 2211(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2211(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2212(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2212(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 2212(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2221(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2222(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2223(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2224(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 2225(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2226(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2227(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2228(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2229(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 2231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2232(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2233(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2234(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2235(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2236(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2238(_arch(_uni))))
		(_sig (_int GNDI -5 0 2239(_arch(_uni))))
		(_var (_int F0_zd -5 0 2296(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2297(_prcs 0)))
		(_var (_int Q0_zd -5 0 2298(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2299(_prcs 0)))
		(_var (_int F1_zd -5 0 2300(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2301(_prcs 0)))
		(_var (_int Q1_zd -5 0 2302(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2303(_prcs 0)))
		(_var (_int FCO_zd -5 0 2304(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2305(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2307(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2308(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2309(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2310(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2311(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2312(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2313(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2314(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2315(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2316(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 2294(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 1714          1463643915420 Structure
(_unit VHDL (lut4 0 2469(structure 0 2477))
	(_version vc6)
	(_time 1463643915421 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 8d8cdb82dcdbdd9e8889ced6d98a898e898bde8a88)
	(_ent
		(_time 1463643915418)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2479(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2470(_ent(_in))))
		(_port (_int B -1 0 2470(_ent(_in))))
		(_port (_int C -1 0 2470(_ent(_in))))
		(_port (_int D -1 0 2470(_ent(_in))))
		(_port (_int Z -1 0 2471(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1927          1463643915429 Structure
(_unit VHDL (vmuxregsre0004 0 2490(structure 0 2499))
	(_version vc6)
	(_time 1463643915430 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9d9d9e929dcbcc8a94998fc7c99b9a9a9e9a9f9b98)
	(_ent
		(_time 1463643915427)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2501(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2491(_ent(_in))))
		(_port (_int D1 -1 0 2491(_ent(_in))))
		(_port (_int SD -1 0 2491(_ent(_in))))
		(_port (_int SP -1 0 2492(_ent(_in))))
		(_port (_int CK -1 0 2492(_ent(_in))))
		(_port (_int LSR -1 0 2492(_ent(_in))))
		(_port (_int Q -1 0 2493(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8238          1463643915435 Structure
(_unit VHDL (slice_11 0 2512(structure 0 2550))
	(_version vc6)
	(_time 1463643915436 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9d9d9b929acac08bca9e88c49a9e9c9e9c9a9e9bce)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915433)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 2575(_ent (_in))))
				(_port (_int B -5 0 2575(_ent (_in))))
				(_port (_int C -5 0 2575(_ent (_in))))
				(_port (_int D -5 0 2575(_ent (_in))))
				(_port (_int Z -5 0 2576(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2572(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 2579(_ent (_in))))
				(_port (_int D1 -5 0 2579(_ent (_in))))
				(_port (_int SD -5 0 2579(_ent (_in))))
				(_port (_int SP -5 0 2580(_ent (_in))))
				(_port (_int CK -5 0 2580(_ent (_in))))
				(_port (_int LSR -5 0 2580(_ent (_in))))
				(_port (_int Q -5 0 2581(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2569(_ent (_out))))
			)
		)
	)
	(_inst i234_2_lut_3_lut 0 2584(_comp lut4)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 2586(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i7 0 2588(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 2591(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i2 0 2593(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 2598
		(_object
			(_prcs
				(line__2600(_arch 0 0 2600(_procedure_call (_trgt(9))(_sens(0)))))
				(line__2601(_arch 1 0 2601(_procedure_call (_trgt(10))(_sens(1)))))
				(line__2602(_arch 2 0 2602(_procedure_call (_trgt(11))(_sens(2)))))
				(line__2603(_arch 3 0 2603(_procedure_call (_trgt(12))(_sens(3)))))
				(line__2604(_arch 4 0 2604(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2605(_arch 5 0 2605(_procedure_call (_trgt(16))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 2609
		(_object
			(_prcs
				(line__2611(_arch 6 0 2611(_procedure_call (_trgt(13))(_sens(12)))))
				(line__2612(_arch 7 0 2612(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2613(_arch 8 0 2613(_procedure_call (_trgt(17))(_sens(16)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2515 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2516 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2517 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2518(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2518(_ent gms(_string \"SLICE_11"\))))
		(_gen (_int tipd_C0 -3 0 2520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2523(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2524(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2525(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2527(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2536 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2537 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2538 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2539 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2540 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 2542(_ent(_in))))
		(_port (_int B0 -5 0 2542(_ent(_in))))
		(_port (_int A0 -5 0 2542(_ent(_in))))
		(_port (_int DI0 -5 0 2543(_ent(_in))))
		(_port (_int M1 -5 0 2543(_ent(_in))))
		(_port (_int CLK -5 0 2543(_ent(_in))))
		(_port (_int F0 -5 0 2544(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2544(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2544(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 2553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2554(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2555(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2556(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2557(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 2558(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2559(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2560(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2562(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2563(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2564(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2566(_arch(_uni))))
		(_sig (_int VCCI -5 0 2567(_arch(_uni))))
		(_var (_int F0_zd -5 0 2618(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2619(_prcs 0)))
		(_var (_int Q0_zd -5 0 2620(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2621(_prcs 0)))
		(_var (_int Q1_zd -5 0 2622(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2623(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2625(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2626(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2627(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2628(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2629(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2630(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 2616(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(13)(15)(17)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1718          1463643915445 Structure
(_unit VHDL (lut40005 0 2728(structure 0 2736))
	(_version vc6)
	(_time 1463643915446 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code adacfbfbfcfbfdbea8acbdf2fcaeadaea8abfeaaa8)
	(_ent
		(_time 1463643915443)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2738(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2729(_ent(_in))))
		(_port (_int B -1 0 2729(_ent(_in))))
		(_port (_int C -1 0 2729(_ent(_in))))
		(_port (_int D -1 0 2729(_ent(_in))))
		(_port (_int Z -1 0 2730(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7385          1463643915451 Structure
(_unit VHDL (slice_12 0 2749(structure 0 2784))
	(_version vc6)
	(_time 1463643915452 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code adadabfaaafaf0bbfcfdb8f4aaaeacaeafaaaeabfe)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915449)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -5 0 2812(_ent (_in))))
				(_port (_int B -5 0 2812(_ent (_in))))
				(_port (_int C -5 0 2812(_ent (_in))))
				(_port (_int D -5 0 2812(_ent (_in))))
				(_port (_int Z -5 0 2813(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2804(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 2807(_ent (_in))))
				(_port (_int D1 -5 0 2807(_ent (_in))))
				(_port (_int SD -5 0 2807(_ent (_in))))
				(_port (_int SP -5 0 2808(_ent (_in))))
				(_port (_int CK -5 0 2808(_ent (_in))))
				(_port (_int LSR -5 0 2808(_ent (_in))))
				(_port (_int Q -5 0 2809(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2801(_ent (_out))))
			)
		)
	)
	(_inst i710_2_lut_rep_8 0 2816(_comp lut40005)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst DRIVEGND 0 2818(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_rs_50 0 2820(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 2823(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 2827
		(_object
			(_prcs
				(line__2829(_arch 0 0 2829(_procedure_call (_trgt(7))(_sens(0)))))
				(line__2830(_arch 1 0 2830(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2831(_arch 2 0 2831(_procedure_call (_trgt(9))(_sens(2)))))
				(line__2832(_arch 3 0 2832(_procedure_call (_trgt(11))(_sens(3)))))
				(line__2833(_arch 4 0 2833(_procedure_call (_trgt(13))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 2837
		(_object
			(_prcs
				(line__2839(_arch 5 0 2839(_procedure_call (_trgt(10))(_sens(9)))))
				(line__2840(_arch 6 0 2840(_procedure_call (_trgt(12))(_sens(11)))))
				(line__2841(_arch 7 0 2841(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2752 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2753 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2754 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2755(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2755(_ent gms(_string \"SLICE_12"\))))
		(_gen (_int tipd_C0 -3 0 2757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2764(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2765 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2766 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2767 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2768 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2769 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2770 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2771 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2772 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2774 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 2776(_ent(_in))))
		(_port (_int B0 -5 0 2776(_ent(_in))))
		(_port (_int DI0 -5 0 2776(_ent(_in))))
		(_port (_int CE -5 0 2777(_ent(_in))))
		(_port (_int CLK -5 0 2777(_ent(_in))))
		(_port (_int F0 -5 0 2777(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2778(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 2787(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2789(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2790(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2791(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2792(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2793(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2795(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2796(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2798(_arch(_uni))))
		(_sig (_int VCCI -5 0 2799(_arch(_uni))))
		(_var (_int F0_zd -5 0 2846(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2847(_prcs 0)))
		(_var (_int Q0_zd -5 0 2848(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2849(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2851(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2852(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2853(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2854(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2855(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2856(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2844(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(10)(12)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1718          1463643915461 Structure
(_unit VHDL (lut40006 0 2943(structure 0 2951))
	(_version vc6)
	(_time 1463643915462 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code bcbdeae9eaeaecafb9bdace3edbfbcbfbabaefbbb9)
	(_ent
		(_time 1463643915459)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2953(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2944(_ent(_in))))
		(_port (_int B -1 0 2944(_ent(_in))))
		(_port (_int C -1 0 2944(_ent(_in))))
		(_port (_int D -1 0 2944(_ent(_in))))
		(_port (_int Z -1 0 2945(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7692          1463643915474 Structure
(_unit VHDL (slice_13 0 2964(structure 0 3001))
	(_version vc6)
	(_time 1463643915475 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code ccccca99cc9b91da9cccd995cbcfcdcfcfcbcfca9f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915465)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 3030(_ent (_in))))
				(_port (_int B -5 0 3030(_ent (_in))))
				(_port (_int C -5 0 3030(_ent (_in))))
				(_port (_int D -5 0 3030(_ent (_in))))
				(_port (_int Z -5 0 3031(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3022(_ent (_out))))
			)
		)
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 3025(_ent (_in))))
				(_port (_int D1 -5 0 3025(_ent (_in))))
				(_port (_int SD -5 0 3025(_ent (_in))))
				(_port (_int SP -5 0 3026(_ent (_in))))
				(_port (_int CK -5 0 3026(_ent (_in))))
				(_port (_int LSR -5 0 3026(_ent (_in))))
				(_port (_int Q -5 0 3027(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3019(_ent (_out))))
			)
		)
	)
	(_inst i827_3_lut 0 3034(_comp lut40006)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 3036(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst reset_startup_71 0 3038(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 3041(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3045
		(_object
			(_prcs
				(line__3047(_arch 0 0 3047(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3048(_arch 1 0 3048(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3049(_arch 2 0 3049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3050(_arch 3 0 3050(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3051(_arch 4 0 3051(_procedure_call (_trgt(13))(_sens(4)))))
				(line__3052(_arch 5 0 3052(_procedure_call (_trgt(15))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 3056
		(_object
			(_prcs
				(line__3058(_arch 6 0 3058(_procedure_call (_trgt(12))(_sens(11)))))
				(line__3059(_arch 7 0 3059(_procedure_call (_trgt(14))(_sens(13)))))
				(line__3060(_arch 8 0 3060(_procedure_call (_trgt(16))(_sens(15)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2967 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2968 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2969 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2970(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2970(_ent gms(_string \"SLICE_13"\))))
		(_gen (_int tipd_D0 -3 0 2972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2981(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2982 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2991 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 2993(_ent(_in))))
		(_port (_int C0 -5 0 2993(_ent(_in))))
		(_port (_int A0 -5 0 2993(_ent(_in))))
		(_port (_int DI0 -5 0 2994(_ent(_in))))
		(_port (_int CE -5 0 2994(_ent(_in))))
		(_port (_int CLK -5 0 2994(_ent(_in))))
		(_port (_int F0 -5 0 2995(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2995(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 3004(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3005(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3006(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3007(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3008(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 3009(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 3010(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3014(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3016(_arch(_uni))))
		(_sig (_int VCCI -5 0 3017(_arch(_uni))))
		(_var (_int F0_zd -5 0 3065(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3066(_prcs 0)))
		(_var (_int Q0_zd -5 0 3067(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3068(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3070(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 3072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 3073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 3063(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(12)(14)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1718          1463643915490 Structure
(_unit VHDL (lut40007 0 3165(structure 0 3173))
	(_version vc6)
	(_time 1463643915491 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code dbda8d888c8d8bc8dedacb848ad8dbd8dcdd88dcde)
	(_ent
		(_time 1463643915478)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3175(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111100000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111100000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3166(_ent(_in))))
		(_port (_int B -1 0 3166(_ent(_in))))
		(_port (_int C -1 0 3166(_ent(_in))))
		(_port (_int D -1 0 3166(_ent(_in))))
		(_port (_int Z -1 0 3167(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8610          1463643915496 Structure
(_unit VHDL (inst_lcd_sender_slice_14 0 3186(structure 0 3227))
	(_version vc6)
	(_time 1463643915497 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code dbdad789dc8d8ccc8b8a9d81d9ddd8dddfde8ddcd8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915494)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -5 0 3258(_ent (_in))))
				(_port (_int B -5 0 3258(_ent (_in))))
				(_port (_int C -5 0 3258(_ent (_in))))
				(_port (_int D -5 0 3258(_ent (_in))))
				(_port (_int Z -5 0 3259(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 3253(_ent (_in))))
				(_port (_int D1 -5 0 3253(_ent (_in))))
				(_port (_int SD -5 0 3253(_ent (_in))))
				(_port (_int SP -5 0 3254(_ent (_in))))
				(_port (_int CK -5 0 3254(_ent (_in))))
				(_port (_int LSR -5 0 3254(_ent (_in))))
				(_port (_int Q -5 0 3255(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3247(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3250(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i238_4_lut 0 3262(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i3 0 3264(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 3267(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 3269(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_wr_48 0 3271(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 3276
		(_object
			(_prcs
				(line__3278(_arch 0 0 3278(_procedure_call (_trgt(10))(_sens(0)))))
				(line__3279(_arch 1 0 3279(_procedure_call (_trgt(11))(_sens(1)))))
				(line__3280(_arch 2 0 3280(_procedure_call (_trgt(12))(_sens(2)))))
				(line__3281(_arch 3 0 3281(_procedure_call (_trgt(13))(_sens(3)))))
				(line__3282(_arch 4 0 3282(_procedure_call (_trgt(14))(_sens(4)))))
				(line__3283(_arch 5 0 3283(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3284(_arch 6 0 3284(_procedure_call (_trgt(18))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3288
		(_object
			(_prcs
				(line__3290(_arch 7 0 3290(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3291(_arch 8 0 3291(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3292(_arch 9 0 3292(_procedure_call (_trgt(19))(_sens(18)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3189 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3190 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3191 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3192(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3192(_ent gms(_string \"inst_lcd_sender_SLICE_14"\))))
		(_gen (_int tipd_D0 -3 0 3194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 3199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 3206(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 3211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 3212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 3213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3214 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3215 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3216 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 3218(_ent(_in))))
		(_port (_int C0 -5 0 3218(_ent(_in))))
		(_port (_int B0 -5 0 3218(_ent(_in))))
		(_port (_int A0 -5 0 3219(_ent(_in))))
		(_port (_int DI0 -5 0 3219(_ent(_in))))
		(_port (_int M1 -5 0 3219(_ent(_in))))
		(_port (_int CLK -5 0 3220(_ent(_in))))
		(_port (_int F0 -5 0 3220(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3220(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3221(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 3230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 3232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3235(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 3236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 3237(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3238(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3239(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3240(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3241(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3242(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3244(_arch(_uni))))
		(_sig (_int GNDI -5 0 3245(_arch(_uni))))
		(_var (_int F0_zd -5 0 3297(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3298(_prcs 0)))
		(_var (_int Q0_zd -5 0 3299(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3300(_prcs 0)))
		(_var (_int Q1_zd -5 0 3301(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3302(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3304(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3305(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 3306(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 3307(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3308(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3309(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 3295(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1718          1463643915507 Structure
(_unit VHDL (lut40008 0 3410(structure 0 3418))
	(_version vc6)
	(_time 1463643915508 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code ebeabdb9bcbdbbf8eeeafbb4bae8ebe8e3edb8ecee)
	(_ent
		(_time 1463643915505)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3420(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3411(_ent(_in))))
		(_port (_int B -1 0 3411(_ent(_in))))
		(_port (_int C -1 0 3411(_ent(_in))))
		(_port (_int D -1 0 3411(_ent(_in))))
		(_port (_int Z -1 0 3412(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1718          1463643915513 Structure
(_unit VHDL (lut40009 0 3431(structure 0 3439))
	(_version vc6)
	(_time 1463643915514 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code ebeabdb9bcbdbbf8eeeafbb4bae8ebe8e2edb8ecee)
	(_ent
		(_time 1463643915511)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3441(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3432(_ent(_in))))
		(_port (_int B -1 0 3432(_ent(_in))))
		(_port (_int C -1 0 3432(_ent(_in))))
		(_port (_int D -1 0 3432(_ent(_in))))
		(_port (_int Z -1 0 3433(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1927          1463643915523 Structure
(_unit VHDL (vmuxregsre0010 0 3452(structure 0 3461))
	(_version vc6)
	(_time 1463643915524 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code fbfbf8abfdadaaecf2ffe9a1affdfcfcf8fcf9fdfe)
	(_ent
		(_time 1463643915521)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3jy
			(_object
				(_type (_int ~STRING~1573 1 824(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 824(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 826(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 827(_ent (_in((i 1))))))
				(_port (_int sp -1 1 828(_ent (_in((i 1))))))
				(_port (_int ck -1 1 829(_ent (_in((i 1))))))
				(_port (_int sd -1 1 830(_ent (_in((i 1))))))
				(_port (_int pd -1 1 831(_ent (_in((i 1))))))
				(_port (_int q -1 1 832(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 3463(_comp .machxo2.components.fl1p3jy)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3jy)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 3453(_ent(_in))))
		(_port (_int D1 -1 0 3453(_ent(_in))))
		(_port (_int SD -1 0 3453(_ent(_in))))
		(_port (_int SP -1 0 3454(_ent(_in))))
		(_port (_int CK -1 0 3454(_ent(_in))))
		(_port (_int LSR -1 0 3454(_ent(_in))))
		(_port (_int Q -1 0 3455(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 9339          1463643915529 Structure
(_unit VHDL (slice_15 0 3474(structure 0 3519))
	(_version vc6)
	(_time 1463643915530 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code fbfbfdabfaaca6edaef9eea2fcf8faf8fefcf8fda8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915527)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 3546(_ent (_in))))
				(_port (_int B -5 0 3546(_ent (_in))))
				(_port (_int C -5 0 3546(_ent (_in))))
				(_port (_int D -5 0 3546(_ent (_in))))
				(_port (_int Z -5 0 3547(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3543(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -5 0 3550(_ent (_in))))
				(_port (_int B -5 0 3550(_ent (_in))))
				(_port (_int C -5 0 3550(_ent (_in))))
				(_port (_int D -5 0 3550(_ent (_in))))
				(_port (_int Z -5 0 3551(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 3554(_ent (_in))))
				(_port (_int D1 -5 0 3554(_ent (_in))))
				(_port (_int SD -5 0 3554(_ent (_in))))
				(_port (_int SP -5 0 3555(_ent (_in))))
				(_port (_int CK -5 0 3555(_ent (_in))))
				(_port (_int LSR -5 0 3555(_ent (_in))))
				(_port (_int Q -5 0 3556(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3540(_ent (_out))))
			)
		)
	)
	(_inst i707_2_lut_rep_9 0 3559(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 3561(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i287_2_lut_3_lut 0 3563(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i1 0 3565(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 3568(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3572
		(_object
			(_prcs
				(line__3574(_arch 0 0 3574(_procedure_call (_trgt(11))(_sens(0)))))
				(line__3575(_arch 1 0 3575(_procedure_call (_trgt(12))(_sens(1)))))
				(line__3576(_arch 2 0 3576(_procedure_call (_trgt(13))(_sens(2)))))
				(line__3577(_arch 3 0 3577(_procedure_call (_trgt(14))(_sens(3)))))
				(line__3578(_arch 4 0 3578(_procedure_call (_trgt(15))(_sens(4)))))
				(line__3579(_arch 5 0 3579(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3580(_arch 6 0 3580(_procedure_call (_trgt(18))(_sens(6)))))
				(line__3581(_arch 7 0 3581(_procedure_call (_trgt(20))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 3585
		(_object
			(_prcs
				(line__3587(_arch 8 0 3587(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3588(_arch 9 0 3588(_procedure_call (_trgt(19))(_sens(18)))))
				(line__3589(_arch 10 0 3589(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3477 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3478 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3479 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3480(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3480(_ent gms(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 3482(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 3483(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 3484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3485(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3486(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 3490(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3491(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3492(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3493(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3494(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3495(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3496 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3497 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3498 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3499 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3500 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3501 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3502 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3503 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3504 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3505 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3508 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 3510(_ent(_in))))
		(_port (_int C1 -5 0 3510(_ent(_in))))
		(_port (_int D0 -5 0 3510(_ent(_in))))
		(_port (_int C0 -5 0 3511(_ent(_in))))
		(_port (_int A0 -5 0 3511(_ent(_in))))
		(_port (_int DI0 -5 0 3511(_ent(_in))))
		(_port (_int LSR -5 0 3512(_ent(_in))))
		(_port (_int CLK -5 0 3512(_ent(_in))))
		(_port (_int F0 -5 0 3512(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3513(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3513(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 3522(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 3523(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 3524(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3525(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3526(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3527(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3528(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3529(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3532(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3533(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3534(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3535(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3537(_arch(_uni))))
		(_sig (_int VCCI -5 0 3538(_arch(_uni))))
		(_var (_int F0_zd -5 0 3594(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3595(_prcs 0)))
		(_var (_int Q0_zd -5 0 3596(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3597(_prcs 0)))
		(_var (_int F1_zd -5 0 3598(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3599(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3601(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3602(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3603(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3604(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3605(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3606(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3607(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3608(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 3592(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(17)(19)(21)(22)(23)(24))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 12 -1)
)
I 000050 55 1718          1463643915539 Structure
(_unit VHDL (lut40011 0 3721(structure 0 3729))
	(_version vc6)
	(_time 1463643915540 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 0a0b5f0d5e5c5a190f0b1a555b090b090b0c590d0f)
	(_ent
		(_time 1463643915537)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3731(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3722(_ent(_in))))
		(_port (_int B -1 0 3722(_ent(_in))))
		(_port (_int C -1 0 3722(_ent(_in))))
		(_port (_int D -1 0 3722(_ent(_in))))
		(_port (_int Z -1 0 3723(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2306          1463643915552 Structure
(_unit VHDL (vmuxregsre0012 0 3742(structure 0 3751))
	(_version vc6)
	(_time 1463643915553 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 1a1a1a1d1f4c4b0d131b08404e1c1d1d191d181c1f)
	(_ent
		(_time 1463643915543)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 3754(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 3756(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 3743(_ent(_in))))
		(_port (_int D1 -1 0 3743(_ent(_in))))
		(_port (_int SD -1 0 3743(_ent(_in))))
		(_port (_int SP -1 0 3744(_ent(_in))))
		(_port (_int CK -1 0 3744(_ent(_in))))
		(_port (_int LSR -1 0 3744(_ent(_in))))
		(_port (_int Q -1 0 3745(_ent(_out))))
		(_sig (_int GATE -1 0 3752(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6994          1463643915558 Structure
(_unit VHDL (slice_16 0 3767(structure 0 3801))
	(_version vc6)
	(_time 1463643915559 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1a1a1f1d184d470c4b490f431d191b191c1d191c49)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915556)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 3822(_ent (_in))))
				(_port (_int B -5 0 3822(_ent (_in))))
				(_port (_int C -5 0 3822(_ent (_in))))
				(_port (_int D -5 0 3822(_ent (_in))))
				(_port (_int Z -5 0 3823(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3819(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 3826(_ent (_in))))
				(_port (_int D1 -5 0 3826(_ent (_in))))
				(_port (_int SD -5 0 3826(_ent (_in))))
				(_port (_int SP -5 0 3827(_ent (_in))))
				(_port (_int CK -5 0 3827(_ent (_in))))
				(_port (_int LSR -5 0 3827(_ent (_in))))
				(_port (_int Q -5 0 3828(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3816(_ent (_out))))
			)
		)
	)
	(_inst n1139_001_BUF1_BUF1 0 3831(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 3833(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i294 0 3835(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 3838(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3842
		(_object
			(_prcs
				(line__3844(_arch 0 0 3844(_procedure_call (_trgt(5))(_sens(0)))))
				(line__3845(_arch 1 0 3845(_procedure_call (_trgt(7))(_sens(1)))))
				(line__3846(_arch 2 0 3846(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 3850
		(_object
			(_prcs
				(line__3852(_arch 3 0 3852(_procedure_call (_trgt(6))(_sens(5)))))
				(line__3853(_arch 4 0 3853(_procedure_call (_trgt(8))(_sens(7)))))
				(line__3854(_arch 5 0 3854(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3770 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3771 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3772 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3773(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3773(_ent gms(_string \"SLICE_16"\))))
		(_gen (_int tipd_DI0 -3 0 3775(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3777(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3778(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3779(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3780 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3781 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3782 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3784 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3785 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3786 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3787 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3788 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3789 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3792 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 3794(_ent(_in))))
		(_port (_int LSR -5 0 3794(_ent(_in))))
		(_port (_int CLK -5 0 3794(_ent(_in))))
		(_port (_int F0 -5 0 3795(_ent(_out))))
		(_port (_int Q0 -5 0 3795(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3804(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3805(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3806(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3807(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3808(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3809(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3810(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3811(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3813(_arch(_uni))))
		(_sig (_int VCCI -5 0 3814(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3858(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3859(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3861(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3862(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3863(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3864(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3865(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3866(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3867(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3868(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3857(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 990           1463643915570 Structure
(_unit VHDL (inverter 0 3960(structure 0 3967))
	(_version vc6)
	(_time 1463643915571 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 2928262d757f7b3f2d2e3b727c2f2c2e2b2f202f7c)
	(_ent
		(_time 1463643915568)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 3969(_comp .machxo2.components.inv)
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3961(_ent(_in))))
		(_port (_int Z -1 0 3961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7310          1463643915585 Structure
(_unit VHDL (slice_18 0 3979(structure 0 4013))
	(_version vc6)
	(_time 1463643915586 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 39393c3c636e642f693b2c603e3a383a313e3a3f6a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915583)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4035(_ent (_in))))
				(_port (_int B -5 0 4035(_ent (_in))))
				(_port (_int C -5 0 4035(_ent (_in))))
				(_port (_int D -5 0 4035(_ent (_in))))
				(_port (_int Z -5 0 4036(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4032(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4039(_ent (_in))))
				(_port (_int D1 -5 0 4039(_ent (_in))))
				(_port (_int SD -5 0 4039(_ent (_in))))
				(_port (_int SP -5 0 4040(_ent (_in))))
				(_port (_int CK -5 0 4040(_ent (_in))))
				(_port (_int LSR -5 0 4040(_ent (_in))))
				(_port (_int Q -5 0 4041(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4029(_ent (_out))))
			)
		)
		(inverter
			(_object
				(_port (_int I -5 0 4044(_ent (_in))))
				(_port (_int Z -5 0 4044(_ent (_out))))
			)
		)
	)
	(_inst n1139_000_BUF1_BUF1 0 4047(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4049(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i298 0 4051(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4054(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst LSR_INVERTERIN 0 4056(_comp inverter)
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_ent . inverter)
		)
	)
	(_block WireDelay 0 4060
		(_object
			(_prcs
				(line__4062(_arch 0 0 4062(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4063(_arch 1 0 4063(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4064(_arch 2 0 4064(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4068
		(_object
			(_prcs
				(line__4070(_arch 3 0 4070(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4071(_arch 4 0 4071(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4072(_arch 5 0 4072(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3982 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3983 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3984 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3985(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3985(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_DI0 -3 0 3987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3991(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3995 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3996 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3999 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4000 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4002 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4003 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4004 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4006(_ent(_in))))
		(_port (_int LSR -5 0 4006(_ent(_in))))
		(_port (_int CLK -5 0 4006(_ent(_in))))
		(_port (_int F0 -5 0 4007(_ent(_out))))
		(_port (_int Q0 -5 0 4007(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4016(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4017(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4018(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4019(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4020(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4021(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4022(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4023(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4025(_arch(_uni))))
		(_sig (_int VCCI -5 0 4026(_arch(_uni))))
		(_sig (_int LSR_NOTIN -5 0 4027(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4076(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4077(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4079(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4080(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4081(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4082(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4083(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4084(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4085(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4086(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4075(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 7297          1463643915591 Structure
(_unit VHDL (slice_20 0 4178(structure 0 4212))
	(_version vc6)
	(_time 1463643915592 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 39393c3c636e642f693b2c603e3a3b3a393e3a3f6a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915589)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4234(_ent (_in))))
				(_port (_int B -5 0 4234(_ent (_in))))
				(_port (_int C -5 0 4234(_ent (_in))))
				(_port (_int D -5 0 4234(_ent (_in))))
				(_port (_int Z -5 0 4235(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4231(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4238(_ent (_in))))
				(_port (_int D1 -5 0 4238(_ent (_in))))
				(_port (_int SD -5 0 4238(_ent (_in))))
				(_port (_int SP -5 0 4239(_ent (_in))))
				(_port (_int CK -5 0 4239(_ent (_in))))
				(_port (_int LSR -5 0 4239(_ent (_in))))
				(_port (_int Q -5 0 4240(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4228(_ent (_out))))
			)
		)
		(inverter
			(_object
				(_port (_int I -5 0 4243(_ent (_in))))
				(_port (_int Z -5 0 4243(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 4246(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4248(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i302 0 4250(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4253(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst LSR_INVERTERIN 0 4255(_comp inverter)
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_ent . inverter)
		)
	)
	(_block WireDelay 0 4259
		(_object
			(_prcs
				(line__4261(_arch 0 0 4261(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4262(_arch 1 0 4262(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4263(_arch 2 0 4263(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4267
		(_object
			(_prcs
				(line__4269(_arch 3 0 4269(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4270(_arch 4 0 4270(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4271(_arch 5 0 4271(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4181 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4182 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4183 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4184(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4184(_ent gms(_string \"SLICE_20"\))))
		(_gen (_int tipd_DI0 -3 0 4186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4190(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4191 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4203 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4205(_ent(_in))))
		(_port (_int LSR -5 0 4205(_ent(_in))))
		(_port (_int CLK -5 0 4205(_ent(_in))))
		(_port (_int F0 -5 0 4206(_ent(_out))))
		(_port (_int Q0 -5 0 4206(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4215(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4216(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4217(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4218(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4219(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4220(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4221(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4222(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4224(_arch(_uni))))
		(_sig (_int VCCI -5 0 4225(_arch(_uni))))
		(_sig (_int LSR_NOTIN -5 0 4226(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4275(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4276(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4278(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4279(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4280(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4281(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4282(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4283(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4284(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4285(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4274(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 6994          1463643915601 Structure
(_unit VHDL (slice_22 0 4377(structure 0 4411))
	(_version vc6)
	(_time 1463643915602 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 49494c4b131e145f181a5c104e4a4b4a4b4e4a4f1a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915599)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4432(_ent (_in))))
				(_port (_int B -5 0 4432(_ent (_in))))
				(_port (_int C -5 0 4432(_ent (_in))))
				(_port (_int D -5 0 4432(_ent (_in))))
				(_port (_int Z -5 0 4433(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4429(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4436(_ent (_in))))
				(_port (_int D1 -5 0 4436(_ent (_in))))
				(_port (_int SD -5 0 4436(_ent (_in))))
				(_port (_int SP -5 0 4437(_ent (_in))))
				(_port (_int CK -5 0 4437(_ent (_in))))
				(_port (_int LSR -5 0 4437(_ent (_in))))
				(_port (_int Q -5 0 4438(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4426(_ent (_out))))
			)
		)
	)
	(_inst n1139_004_BUF1_BUF1 0 4441(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4443(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i306 0 4445(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4448(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4452
		(_object
			(_prcs
				(line__4454(_arch 0 0 4454(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4455(_arch 1 0 4455(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4456(_arch 2 0 4456(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4460
		(_object
			(_prcs
				(line__4462(_arch 3 0 4462(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4463(_arch 4 0 4463(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4464(_arch 5 0 4464(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4381 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4382 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4383(_ent gms(_string \"SLICE_22"\))))
		(_gen (_int tipd_DI0 -3 0 4385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4389(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4390 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4391 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4392 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4393 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4394 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4395 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4396 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4397 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4398 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4399 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4400 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4401 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4402 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4404(_ent(_in))))
		(_port (_int LSR -5 0 4404(_ent(_in))))
		(_port (_int CLK -5 0 4404(_ent(_in))))
		(_port (_int F0 -5 0 4405(_ent(_out))))
		(_port (_int Q0 -5 0 4405(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4414(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4415(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4416(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4417(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4418(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4419(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4420(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4421(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4423(_arch(_uni))))
		(_sig (_int VCCI -5 0 4424(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4468(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4469(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4471(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4472(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4473(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4474(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4475(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4476(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4477(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4478(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4467(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 6994          1463643915617 Structure
(_unit VHDL (slice_24 0 4570(structure 0 4604))
	(_version vc6)
	(_time 1463643915618 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 58585d5b030f054e090b4d015f5b5a5b5c5f5b5e0b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915615)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4625(_ent (_in))))
				(_port (_int B -5 0 4625(_ent (_in))))
				(_port (_int C -5 0 4625(_ent (_in))))
				(_port (_int D -5 0 4625(_ent (_in))))
				(_port (_int Z -5 0 4626(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4622(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4629(_ent (_in))))
				(_port (_int D1 -5 0 4629(_ent (_in))))
				(_port (_int SD -5 0 4629(_ent (_in))))
				(_port (_int SP -5 0 4630(_ent (_in))))
				(_port (_int CK -5 0 4630(_ent (_in))))
				(_port (_int LSR -5 0 4630(_ent (_in))))
				(_port (_int Q -5 0 4631(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4619(_ent (_out))))
			)
		)
	)
	(_inst n1139_003_BUF1_BUF1 0 4634(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4636(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i310 0 4638(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4641(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4645
		(_object
			(_prcs
				(line__4647(_arch 0 0 4647(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4648(_arch 1 0 4648(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4649(_arch 2 0 4649(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4653
		(_object
			(_prcs
				(line__4655(_arch 3 0 4655(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4656(_arch 4 0 4656(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4657(_arch 5 0 4657(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4573 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4574 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4575 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4576(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4576(_ent gms(_string \"SLICE_24"\))))
		(_gen (_int tipd_DI0 -3 0 4578(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4579(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4580(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4581(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4582(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4583 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4584 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4585 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4586 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4587 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4588 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4589 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4590 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4591 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4592 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4593 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4594 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4595 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4597(_ent(_in))))
		(_port (_int LSR -5 0 4597(_ent(_in))))
		(_port (_int CLK -5 0 4597(_ent(_in))))
		(_port (_int F0 -5 0 4598(_ent(_out))))
		(_port (_int Q0 -5 0 4598(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4607(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4608(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4609(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4610(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4611(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4612(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4613(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4614(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4616(_arch(_uni))))
		(_sig (_int VCCI -5 0 4617(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4661(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4662(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4664(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4665(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4666(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4667(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4668(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4669(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4670(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4671(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4660(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1718          1463643915632 Structure
(_unit VHDL (lut40013 0 4763(structure 0 4771))
	(_version vc6)
	(_time 1463643915633 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 68693d69653e387b6d697837396b696b6b6e3b6f6d)
	(_ent
		(_time 1463643915630)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4773(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4764(_ent(_in))))
		(_port (_int B -1 0 4764(_ent(_in))))
		(_port (_int C -1 0 4764(_ent(_in))))
		(_port (_int D -1 0 4764(_ent(_in))))
		(_port (_int Z -1 0 4765(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7526          1463643915648 Structure
(_unit VHDL (slice_26 0 4784(structure 0 4818))
	(_version vc6)
	(_time 1463643915649 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7777727623202a612777622e707475747170747124)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915646)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -5 0 4849(_ent (_in))))
				(_port (_int B -5 0 4849(_ent (_in))))
				(_port (_int C -5 0 4849(_ent (_in))))
				(_port (_int D -5 0 4849(_ent (_in))))
				(_port (_int Z -5 0 4850(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4837(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -5 0 4840(_ent (_in))))
				(_port (_int B -5 0 4840(_ent (_in))))
				(_port (_int C -5 0 4840(_ent (_in))))
				(_port (_int D -5 0 4840(_ent (_in))))
				(_port (_int Z -5 0 4841(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4844(_ent (_in))))
				(_port (_int D1 -5 0 4844(_ent (_in))))
				(_port (_int SD -5 0 4844(_ent (_in))))
				(_port (_int SP -5 0 4845(_ent (_in))))
				(_port (_int CK -5 0 4845(_ent (_in))))
				(_port (_int LSR -5 0 4845(_ent (_in))))
				(_port (_int Q -5 0 4846(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4834(_ent (_out))))
			)
		)
	)
	(_inst i1 0 4853(_comp lut40013)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst DRIVEGND 0 4855(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst n1139_002_BUF1_BUF1 0 4857(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i314 0 4859(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4862(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4866
		(_object
			(_prcs
				(line__4868(_arch 0 0 4868(_procedure_call (_trgt(6))(_sens(0)))))
				(line__4869(_arch 1 0 4869(_procedure_call (_trgt(8))(_sens(1)))))
				(line__4870(_arch 2 0 4870(_procedure_call (_trgt(10))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4874
		(_object
			(_prcs
				(line__4876(_arch 3 0 4876(_procedure_call (_trgt(7))(_sens(6)))))
				(line__4877(_arch 4 0 4877(_procedure_call (_trgt(9))(_sens(8)))))
				(line__4878(_arch 5 0 4878(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4787 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4788 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4789 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4790(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4790(_ent gms(_string \"SLICE_26"\))))
		(_gen (_int tipd_DI0 -3 0 4792(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4793(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4794(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4795(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4796(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4797 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4798 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4799 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4800 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4801 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4802 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4803 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4804 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4805 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4806 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4807 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4808 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4809 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4811(_ent(_in))))
		(_port (_int LSR -5 0 4811(_ent(_in))))
		(_port (_int CLK -5 0 4811(_ent(_in))))
		(_port (_int F0 -5 0 4812(_ent(_out))))
		(_port (_int Q0 -5 0 4812(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 4812(_ent(_out))))
		(_sig (_int DI0_ipd -5 0 4821(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4822(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4823(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4824(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4825(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4827(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4828(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 4829(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4831(_arch(_uni))))
		(_sig (_int VCCI -5 0 4832(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4882(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4883(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4885(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4886(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4887(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4888(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4889(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4890(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4891(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4892(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4881(_prcs (_simple)(_trgt(3)(4)(5))(_sens(7)(9)(11)(12)(13)(14))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1718          1463643915663 Structure
(_unit VHDL (lut40014 0 4985(structure 0 4993))
	(_version vc6)
	(_time 1463643915664 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 8786d28885d1d794828697d8d68486848381d48082)
	(_ent
		(_time 1463643915661)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4995(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4986(_ent(_in))))
		(_port (_int B -1 0 4986(_ent(_in))))
		(_port (_int C -1 0 4986(_ent(_in))))
		(_port (_int D -1 0 4986(_ent(_in))))
		(_port (_int Z -1 0 4987(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1929          1463643915669 Structure
(_unit VHDL (vmuxregsre0015 0 5006(structure 0 5015))
	(_version vc6)
	(_time 1463643915670 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 87878789d4d1d6908e8395ddd38180808480858182)
	(_ent
		(_time 1463643915667)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 5017(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5007(_ent(_in))))
		(_port (_int D1 -1 0 5007(_ent(_in))))
		(_port (_int SD -1 0 5007(_ent(_in))))
		(_port (_int SP -1 0 5008(_ent(_in))))
		(_port (_int CK -1 0 5008(_ent(_in))))
		(_port (_int LSR -1 0 5008(_ent(_in))))
		(_port (_int Q -1 0 5009(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 5925          1463643915679 Structure
(_unit VHDL (slice_27 0 5028(structure 0 5053))
	(_version vc6)
	(_time 1463643915680 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 97979298c3c0ca819c9482ce9094959490909491c4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915677)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 5072(_ent (_in))))
				(_port (_int B -5 0 5072(_ent (_in))))
				(_port (_int C -5 0 5072(_ent (_in))))
				(_port (_int D -5 0 5072(_ent (_in))))
				(_port (_int Z -5 0 5073(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5069(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -5 0 5076(_ent (_in))))
				(_port (_int B -5 0 5076(_ent (_in))))
				(_port (_int C -5 0 5076(_ent (_in))))
				(_port (_int D -5 0 5076(_ent (_in))))
				(_port (_int Z -5 0 5077(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 5080(_ent (_in))))
				(_port (_int D1 -5 0 5080(_ent (_in))))
				(_port (_int SD -5 0 5080(_ent (_in))))
				(_port (_int SP -5 0 5081(_ent (_in))))
				(_port (_int CK -5 0 5081(_ent (_in))))
				(_port (_int LSR -5 0 5081(_ent (_in))))
				(_port (_int Q -5 0 5082(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5066(_ent (_out))))
			)
		)
	)
	(_inst i2 0 5085(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 5087(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut 0 5089(_comp lut40014)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_inst FSM_lcd_arbiter_i3_315_316_set 0 5091(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 5094(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 5098
		(_object
			(_prcs
				(line__5100(_arch 0 0 5100(_procedure_call (_trgt(6))(_sens(0)))))
				(line__5101(_arch 1 0 5101(_procedure_call (_trgt(7))(_sens(1)))))
				(line__5102(_arch 2 0 5102(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5031 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5032 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5033 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5034(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5034(_ent(_string \"SLICE_27"\))))
		(_gen (_int tipd_D0 -3 0 5036(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5039(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5042 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5043 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5044 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 5046(_ent(_in))))
		(_port (_int B0 -5 0 5046(_ent(_in))))
		(_port (_int LSR -5 0 5046(_ent(_in))))
		(_port (_int F0 -5 0 5047(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5047(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5047(_ent(_out))))
		(_sig (_int D0_ipd -5 0 5056(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 5057(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 5058(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5059(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5060(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5061(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 5063(_arch(_uni))))
		(_sig (_int VCCI -5 0 5064(_arch(_uni))))
		(_var (_int F0_zd -5 0 5106(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 5107(_prcs 0)))
		(_var (_int Q0_zd -5 0 5108(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 5109(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 5111(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 5112(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 3 0 5105(_prcs (_simple)(_trgt(3)(4)(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 4 -1)
)
I 000050 55 1718          1463643915695 Structure
(_unit VHDL (lut40016 0 5164(structure 0 5172))
	(_version vc6)
	(_time 1463643915696 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a6a7f3f0a5f0f6b5a3a7b6f9f7a5a7a5a0a0f5a1a3)
	(_ent
		(_time 1463643915693)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5174(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0010000010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0010000010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5165(_ent(_in))))
		(_port (_int B -1 0 5165(_ent(_in))))
		(_port (_int C -1 0 5165(_ent(_in))))
		(_port (_int D -1 0 5165(_ent(_in))))
		(_port (_int Z -1 0 5166(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1718          1463643915701 Structure
(_unit VHDL (lut40017 0 5185(structure 0 5193))
	(_version vc6)
	(_time 1463643915702 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a6a7f3f0a5f0f6b5a3a7b6f9f7a5a7a5a1a0f5a1a3)
	(_ent
		(_time 1463643915699)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5195(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110011001101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110011001101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5186(_ent(_in))))
		(_port (_int B -1 0 5186(_ent(_in))))
		(_port (_int C -1 0 5186(_ent(_in))))
		(_port (_int D -1 0 5186(_ent(_in))))
		(_port (_int Z -1 0 5187(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1253          1463643915710 Structure
(_unit VHDL (selmux2 0 5206(structure 0 5214))
	(_version vc6)
	(_time 1463643915711 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code b6b6b3e2b5e1b1a0e3b0a3edefb5b4b1b5b0b3b0e5)
	(_ent
		(_time 1463643915708)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.mux21
			(_object
				(_port (_int d0 -1 1 1034(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 1035(_ent (_in((i 1))))))
				(_port (_int sd -1 1 1036(_ent (_in((i 1))))))
				(_port (_int z -1 1 1037(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 5216(_comp .machxo2.components.mux21)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_ent machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5207(_ent(_in))))
		(_port (_int D1 -1 0 5207(_ent(_in))))
		(_port (_int SD -1 0 5207(_ent(_in))))
		(_port (_int Z -1 0 5208(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6502          1463643915716 Structure
(_unit VHDL (i832_slice_28 0 5226(structure 0 5262))
	(_version vc6)
	(_time 1463643915717 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b6b7b9e7b8e4e1a5bce6f0ede4b0e5b0bfb0b5b0b3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915714)
	)
	(_vital vital_level0)
	(_comp
		(lut40016
			(_object
				(_port (_int A -4 0 5279(_ent (_in))))
				(_port (_int B -4 0 5279(_ent (_in))))
				(_port (_int C -4 0 5279(_ent (_in))))
				(_port (_int D -4 0 5279(_ent (_in))))
				(_port (_int Z -4 0 5280(_ent (_out))))
			)
		)
		(lut40017
			(_object
				(_port (_int A -4 0 5283(_ent (_in))))
				(_port (_int B -4 0 5283(_ent (_in))))
				(_port (_int C -4 0 5283(_ent (_in))))
				(_port (_int D -4 0 5283(_ent (_in))))
				(_port (_int Z -4 0 5284(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 5287(_ent (_in))))
				(_port (_int D1 -4 0 5287(_ent (_in))))
				(_port (_int SD -4 0 5287(_ent (_in))))
				(_port (_int Z -4 0 5288(_ent (_out))))
			)
		)
	)
	(_inst i832_SLICE_28_K1 0 5291(_comp lut40016)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i832_SLICE_28_i832_SLICE_28_K1_H1))
		)
		(_use (_ent . lut40016)
		)
	)
	(_inst i832_GATE 0 5294(_comp lut40017)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i832_SLICE_28_i832_GATE_H0))
		)
		(_use (_ent . lut40017)
		)
	)
	(_inst i832_SLICE_28_K0K1MUX 0 5297(_comp selmux2)
		(_port
			((D0)(i832_SLICE_28_i832_GATE_H0))
			((D1)(i832_SLICE_28_i832_SLICE_28_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 5302
		(_object
			(_prcs
				(line__5304(_arch 0 0 5304(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5305(_arch 1 0 5305(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5306(_arch 2 0 5306(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5307(_arch 3 0 5307(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5308(_arch 4 0 5308(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5309(_arch 5 0 5309(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5310(_arch 6 0 5310(_procedure_call (_trgt(16))(_sens(6)))))
				(line__5311(_arch 7 0 5311(_procedure_call (_trgt(17))(_sens(7)))))
				(line__5312(_arch 8 0 5312(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5232(_ent(_string \"i832_SLICE_28"\))))
		(_gen (_int tipd_D1 -3 0 5234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5235(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5236(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5237(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5238(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5239(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5240(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5241(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5242(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 5243(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 5244(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 5245(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 5246(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 5247(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 5248(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 5249(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 5250(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 5251(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5253(_ent(_in))))
		(_port (_int C1 -4 0 5253(_ent(_in))))
		(_port (_int B1 -4 0 5253(_ent(_in))))
		(_port (_int A1 -4 0 5254(_ent(_in))))
		(_port (_int D0 -4 0 5254(_ent(_in))))
		(_port (_int C0 -4 0 5254(_ent(_in))))
		(_port (_int B0 -4 0 5255(_ent(_in))))
		(_port (_int A0 -4 0 5255(_ent(_in))))
		(_port (_int M0 -4 0 5255(_ent(_in))))
		(_port (_int OFX0 -4 0 5256(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5265(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5266(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 5267(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5268(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5269(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5270(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5271(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5272(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 5273(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 5274(_arch(_uni((i 1))))))
		(_sig (_int i832_SLICE_28_i832_SLICE_28_K1_H1 -4 0 5276(_arch(_uni))))
		(_sig (_int i832_SLICE_28_i832_GATE_H0 -4 0 5277(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 5317(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 5318(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 5315(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1718          1463643915726 Structure
(_unit VHDL (lut40018 0 5371(structure 0 5379))
	(_version vc6)
	(_time 1463643915727 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c5c49091c59395d6c0c4d59a94c6c4c6cdc396c2c0)
	(_ent
		(_time 1463643915724)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5381(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5372(_ent(_in))))
		(_port (_int B -1 0 5372(_ent(_in))))
		(_port (_int C -1 0 5372(_ent(_in))))
		(_port (_int D -1 0 5372(_ent(_in))))
		(_port (_int Z -1 0 5373(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1718          1463643915732 Structure
(_unit VHDL (lut40019 0 5392(structure 0 5400))
	(_version vc6)
	(_time 1463643915733 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c5c49091c59395d6c0c4d59a94c6c4c6ccc396c2c0)
	(_ent
		(_time 1463643915730)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5402(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110011001001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110011001001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5393(_ent(_in))))
		(_port (_int B -1 0 5393(_ent(_in))))
		(_port (_int C -1 0 5393(_ent(_in))))
		(_port (_int D -1 0 5393(_ent(_in))))
		(_port (_int Z -1 0 5394(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6502          1463643915741 Structure
(_unit VHDL (i828_slice_29 0 5413(structure 0 5449))
	(_version vc6)
	(_time 1463643915742 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d5d4da82d88783c6d585938e87d386d3dcd3d6d3d0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915739)
	)
	(_vital vital_level0)
	(_comp
		(lut40018
			(_object
				(_port (_int A -4 0 5470(_ent (_in))))
				(_port (_int B -4 0 5470(_ent (_in))))
				(_port (_int C -4 0 5470(_ent (_in))))
				(_port (_int D -4 0 5470(_ent (_in))))
				(_port (_int Z -4 0 5471(_ent (_out))))
			)
		)
		(lut40019
			(_object
				(_port (_int A -4 0 5474(_ent (_in))))
				(_port (_int B -4 0 5474(_ent (_in))))
				(_port (_int C -4 0 5474(_ent (_in))))
				(_port (_int D -4 0 5474(_ent (_in))))
				(_port (_int Z -4 0 5475(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 5466(_ent (_in))))
				(_port (_int D1 -4 0 5466(_ent (_in))))
				(_port (_int SD -4 0 5466(_ent (_in))))
				(_port (_int Z -4 0 5467(_ent (_out))))
			)
		)
	)
	(_inst i828_SLICE_29_K1 0 5478(_comp lut40018)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i828_SLICE_29_i828_SLICE_29_K1_H1))
		)
		(_use (_ent . lut40018)
		)
	)
	(_inst i828_GATE 0 5481(_comp lut40019)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i828_SLICE_29_i828_GATE_H0))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst i828_SLICE_29_K0K1MUX 0 5484(_comp selmux2)
		(_port
			((D0)(i828_SLICE_29_i828_GATE_H0))
			((D1)(i828_SLICE_29_i828_SLICE_29_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 5489
		(_object
			(_prcs
				(line__5491(_arch 0 0 5491(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5492(_arch 1 0 5492(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5493(_arch 2 0 5493(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5494(_arch 3 0 5494(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5495(_arch 4 0 5495(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5496(_arch 5 0 5496(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5497(_arch 6 0 5497(_procedure_call (_trgt(16))(_sens(6)))))
				(line__5498(_arch 7 0 5498(_procedure_call (_trgt(17))(_sens(7)))))
				(line__5499(_arch 8 0 5499(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5416 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5417 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5418 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5419(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5419(_ent(_string \"i828_SLICE_29"\))))
		(_gen (_int tipd_D1 -3 0 5421(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5422(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5423(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5424(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5425(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5426(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5427(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5428(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5429(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 5430(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 5431(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 5432(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 5433(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 5434(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 5435(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 5436(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 5437(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 5438(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5440(_ent(_in))))
		(_port (_int C1 -4 0 5440(_ent(_in))))
		(_port (_int B1 -4 0 5440(_ent(_in))))
		(_port (_int A1 -4 0 5441(_ent(_in))))
		(_port (_int D0 -4 0 5441(_ent(_in))))
		(_port (_int C0 -4 0 5441(_ent(_in))))
		(_port (_int B0 -4 0 5442(_ent(_in))))
		(_port (_int A0 -4 0 5442(_ent(_in))))
		(_port (_int M0 -4 0 5442(_ent(_in))))
		(_port (_int OFX0 -4 0 5443(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5452(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5453(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 5454(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5455(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5456(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5457(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5458(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5459(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 5460(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 5461(_arch(_uni((i 1))))))
		(_sig (_int i828_SLICE_29_i828_SLICE_29_K1_H1 -4 0 5463(_arch(_uni))))
		(_sig (_int i828_SLICE_29_i828_GATE_H0 -4 0 5464(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 5504(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 5505(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 5502(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1718          1463643915755 Structure
(_unit VHDL (lut40020 0 5558(structure 0 5566))
	(_version vc6)
	(_time 1463643915756 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code e5e4b0b7e5b3b5f6e0e4f5bab4e6e7e6e5e3b6e2e0)
	(_ent
		(_time 1463643915745)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5568(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000100010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000100010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5559(_ent(_in))))
		(_port (_int B -1 0 5559(_ent(_in))))
		(_port (_int C -1 0 5559(_ent(_in))))
		(_port (_int D -1 0 5559(_ent(_in))))
		(_port (_int Z -1 0 5560(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1718          1463643915761 Structure
(_unit VHDL (lut40021 0 5579(structure 0 5587))
	(_version vc6)
	(_time 1463643915762 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code e5e4b0b7e5b3b5f6e0e4f5bab4e6e7e6e4e3b6e2e0)
	(_ent
		(_time 1463643915759)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5589(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5580(_ent(_in))))
		(_port (_int B -1 0 5580(_ent(_in))))
		(_port (_int C -1 0 5580(_ent(_in))))
		(_port (_int D -1 0 5580(_ent(_in))))
		(_port (_int Z -1 0 5581(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7359          1463643915771 Structure
(_unit VHDL (slice_30 0 5600(structure 0 5635))
	(_version vc6)
	(_time 1463643915772 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code f4f4f1a4a3a3a9e2a6a3e1adf3f7f7f7f4f3f7f2a7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915765)
	)
	(_vital vital_level0)
	(_comp
		(lut40020
			(_object
				(_port (_int A -5 0 5663(_ent (_in))))
				(_port (_int B -5 0 5663(_ent (_in))))
				(_port (_int C -5 0 5663(_ent (_in))))
				(_port (_int D -5 0 5663(_ent (_in))))
				(_port (_int Z -5 0 5664(_ent (_out))))
			)
		)
		(lut40021
			(_object
				(_port (_int A -5 0 5667(_ent (_in))))
				(_port (_int B -5 0 5667(_ent (_in))))
				(_port (_int C -5 0 5667(_ent (_in))))
				(_port (_int D -5 0 5667(_ent (_in))))
				(_port (_int Z -5 0 5668(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5655(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 5658(_ent (_in))))
				(_port (_int D1 -5 0 5658(_ent (_in))))
				(_port (_int SD -5 0 5658(_ent (_in))))
				(_port (_int SP -5 0 5659(_ent (_in))))
				(_port (_int CK -5 0 5659(_ent (_in))))
				(_port (_int LSR -5 0 5659(_ent (_in))))
				(_port (_int Q -5 0 5660(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5652(_ent (_out))))
			)
		)
	)
	(_inst i725_1_lut_3_lut_4_lut 0 5671(_comp lut40020)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst i690_2_lut_rep_13 0 5673(_comp lut40021)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40021)
		)
	)
	(_inst DRIVEGND 0 5675(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_i2_311_312_set 0 5677(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 5680(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 5684
		(_object
			(_prcs
				(line__5686(_arch 0 0 5686(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5687(_arch 1 0 5687(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5688(_arch 2 0 5688(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5689(_arch 3 0 5689(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5690(_arch 4 0 5690(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5691(_arch 5 0 5691(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5692(_arch 6 0 5692(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5604 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5605 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5606(_ent(_string \"SLICE_30"\))))
		(_gen (_int tipd_D1 -3 0 5608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5612(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5624 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5626(_ent(_in))))
		(_port (_int C1 -5 0 5626(_ent(_in))))
		(_port (_int B1 -5 0 5626(_ent(_in))))
		(_port (_int A1 -5 0 5627(_ent(_in))))
		(_port (_int D0 -5 0 5627(_ent(_in))))
		(_port (_int A0 -5 0 5627(_ent(_in))))
		(_port (_int LSR -5 0 5628(_ent(_in))))
		(_port (_int F0 -5 0 5628(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5628(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5629(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 5638(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 5639(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 5640(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 5641(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 5642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 5643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 5644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5645(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5646(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5647(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 5649(_arch(_uni))))
		(_sig (_int VCCI -5 0 5650(_arch(_uni))))
		(_var (_int F0_zd -5 0 5697(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 5698(_prcs 0)))
		(_var (_int Q0_zd -5 0 5699(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 5700(_prcs 0)))
		(_var (_int F1_zd -5 0 5701(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 5702(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 5704(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 5705(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 5695(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1718          1463643915777 Structure
(_unit VHDL (lut40022 0 5773(structure 0 5781))
	(_version vc6)
	(_time 1463643915778 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f4f5a1a5f5a2a4e7f1f5e4aba5f7f6f7f6f2a7f3f1)
	(_ent
		(_time 1463643915775)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5783(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110011101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110011101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5774(_ent(_in))))
		(_port (_int B -1 0 5774(_ent(_in))))
		(_port (_int C -1 0 5774(_ent(_in))))
		(_port (_int D -1 0 5774(_ent(_in))))
		(_port (_int Z -1 0 5775(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5345          1463643915786 Structure
(_unit VHDL (slice_31 0 5794(structure 0 5823))
	(_version vc6)
	(_time 1463643915787 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 04040002535359120050115d030707070503070257)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915781)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -4 0 5840(_ent (_in))))
				(_port (_int B -4 0 5840(_ent (_in))))
				(_port (_int C -4 0 5840(_ent (_in))))
				(_port (_int D -4 0 5840(_ent (_in))))
				(_port (_int Z -4 0 5841(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5837(_ent (_out))))
			)
		)
		(lut40022
			(_object
				(_port (_int A -4 0 5844(_ent (_in))))
				(_port (_int B -4 0 5844(_ent (_in))))
				(_port (_int C -4 0 5844(_ent (_in))))
				(_port (_int D -4 0 5844(_ent (_in))))
				(_port (_int Z -4 0 5845(_ent (_out))))
			)
		)
	)
	(_inst i715_2_lut_rep_12 0 5848(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 5850(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i724_3_lut_rep_6_4_lut 0 5852(_comp lut40022)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40022)
		)
	)
	(_block WireDelay 0 5856
		(_object
			(_prcs
				(line__5858(_arch 0 0 5858(_procedure_call (_trgt(8))(_sens(0)))))
				(line__5859(_arch 1 0 5859(_procedure_call (_trgt(9))(_sens(1)))))
				(line__5860(_arch 2 0 5860(_procedure_call (_trgt(10))(_sens(2)))))
				(line__5861(_arch 3 0 5861(_procedure_call (_trgt(11))(_sens(3)))))
				(line__5862(_arch 4 0 5862(_procedure_call (_trgt(12))(_sens(4)))))
				(line__5863(_arch 5 0 5863(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5797 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5798 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5799 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5800(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5800(_ent(_string \"SLICE_31"\))))
		(_gen (_int tipd_D1 -3 0 5802(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5803(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5804(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5805(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5806(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5807(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5808(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5809(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5810(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5813(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5815(_ent(_in))))
		(_port (_int C1 -4 0 5815(_ent(_in))))
		(_port (_int D0 -4 0 5815(_ent(_in))))
		(_port (_int C0 -4 0 5816(_ent(_in))))
		(_port (_int B0 -4 0 5816(_ent(_in))))
		(_port (_int A0 -4 0 5816(_ent(_in))))
		(_port (_int F0 -4 0 5817(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 5817(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5827(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5828(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5829(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5831(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 5832(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 5833(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5835(_arch(_uni))))
		(_var (_int F0_zd -4 0 5868(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 5869(_prcs 0)))
		(_var (_int F1_zd -4 0 5870(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 5871(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 5866(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1718          1463643915792 Structure
(_unit VHDL (lut40023 0 5920(structure 0 5928))
	(_version vc6)
	(_time 1463643915793 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 04055003055254170105145b550706070702570301)
	(_ent
		(_time 1463643915790)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5930(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5921(_ent(_in))))
		(_port (_int B -1 0 5921(_ent(_in))))
		(_port (_int C -1 0 5921(_ent(_in))))
		(_port (_int D -1 0 5921(_ent(_in))))
		(_port (_int Z -1 0 5922(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1718          1463643915802 Structure
(_unit VHDL (lut40024 0 5941(structure 0 5949))
	(_version vc6)
	(_time 1463643915803 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 13124715154543001612034c421011101715401416)
	(_ent
		(_time 1463643915796)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5951(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5942(_ent(_in))))
		(_port (_int B -1 0 5942(_ent(_in))))
		(_port (_int C -1 0 5942(_ent(_in))))
		(_port (_int D -1 0 5942(_ent(_in))))
		(_port (_int Z -1 0 5943(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7977          1463643915808 Structure
(_unit VHDL (slice_32 0 5962(structure 0 6001))
	(_version vc6)
	(_time 1463643915809 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1313171443444e05421d064a141010101114101540)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915806)
	)
	(_vital vital_level0)
	(_comp
		(lut40023
			(_object
				(_port (_int A -5 0 6031(_ent (_in))))
				(_port (_int B -5 0 6031(_ent (_in))))
				(_port (_int C -5 0 6031(_ent (_in))))
				(_port (_int D -5 0 6031(_ent (_in))))
				(_port (_int Z -5 0 6032(_ent (_out))))
			)
		)
		(lut40024
			(_object
				(_port (_int A -5 0 6035(_ent (_in))))
				(_port (_int B -5 0 6035(_ent (_in))))
				(_port (_int C -5 0 6035(_ent (_in))))
				(_port (_int D -5 0 6035(_ent (_in))))
				(_port (_int Z -5 0 6036(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6026(_ent (_in))))
				(_port (_int D1 -5 0 6026(_ent (_in))))
				(_port (_int SD -5 0 6026(_ent (_in))))
				(_port (_int SP -5 0 6027(_ent (_in))))
				(_port (_int CK -5 0 6027(_ent (_in))))
				(_port (_int LSR -5 0 6027(_ent (_in))))
				(_port (_int Q -5 0 6028(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6023(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6020(_ent (_out))))
			)
		)
	)
	(_inst i6_4_lut 0 6039(_comp lut40023)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40023)
		)
	)
	(_inst i5_4_lut 0 6041(_comp lut40024)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40024)
		)
	)
	(_inst FSM_lcd_arbiter_i1_307_308_set 0 6043(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 6046(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 6048(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6052
		(_object
			(_prcs
				(line__6054(_arch 0 0 6054(_procedure_call (_trgt(12))(_sens(0)))))
				(line__6055(_arch 1 0 6055(_procedure_call (_trgt(13))(_sens(1)))))
				(line__6056(_arch 2 0 6056(_procedure_call (_trgt(14))(_sens(2)))))
				(line__6057(_arch 3 0 6057(_procedure_call (_trgt(15))(_sens(3)))))
				(line__6058(_arch 4 0 6058(_procedure_call (_trgt(16))(_sens(4)))))
				(line__6059(_arch 5 0 6059(_procedure_call (_trgt(17))(_sens(5)))))
				(line__6060(_arch 6 0 6060(_procedure_call (_trgt(18))(_sens(6)))))
				(line__6061(_arch 7 0 6061(_procedure_call (_trgt(19))(_sens(7)))))
				(line__6062(_arch 8 0 6062(_procedure_call (_trgt(20))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5965 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5966 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5967 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5968(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5968(_ent(_string \"SLICE_32"\))))
		(_gen (_int tipd_D1 -3 0 5970(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5971(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5982(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5983(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5984(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5985(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5986(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5990 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5992(_ent(_in))))
		(_port (_int C1 -5 0 5992(_ent(_in))))
		(_port (_int B1 -5 0 5992(_ent(_in))))
		(_port (_int A1 -5 0 5993(_ent(_in))))
		(_port (_int D0 -5 0 5993(_ent(_in))))
		(_port (_int C0 -5 0 5993(_ent(_in))))
		(_port (_int B0 -5 0 5994(_ent(_in))))
		(_port (_int A0 -5 0 5994(_ent(_in))))
		(_port (_int LSR -5 0 5994(_ent(_in))))
		(_port (_int F0 -5 0 5995(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5995(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5995(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6004(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6005(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6006(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6008(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6009(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6010(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6011(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6014(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6015(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6017(_arch(_uni))))
		(_sig (_int VCCI -5 0 6018(_arch(_uni))))
		(_var (_int F0_zd -5 0 6067(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6068(_prcs 0)))
		(_var (_int Q0_zd -5 0 6069(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6070(_prcs 0)))
		(_var (_int F1_zd -5 0 6071(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6072(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 6065(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1718          1463643915819 Structure
(_unit VHDL (lut40025 0 6149(structure 0 6157))
	(_version vc6)
	(_time 1463643915820 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 23227726257573302622337c722021202625702426)
	(_ent
		(_time 1463643915817)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6159(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111100111011001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111100111011001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6150(_ent(_in))))
		(_port (_int B -1 0 6150(_ent(_in))))
		(_port (_int C -1 0 6150(_ent(_in))))
		(_port (_int D -1 0 6150(_ent(_in))))
		(_port (_int Z -1 0 6151(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7380          1463643915825 Structure
(_unit VHDL (slice_33 0 6170(structure 0 6205))
	(_version vc6)
	(_time 1463643915826 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2323272773747e357174367a242020202024202570)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915823)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 6228(_ent (_in))))
				(_port (_int B -5 0 6228(_ent (_in))))
				(_port (_int C -5 0 6228(_ent (_in))))
				(_port (_int D -5 0 6228(_ent (_in))))
				(_port (_int Z -5 0 6229(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6225(_ent (_out))))
			)
		)
		(lut40025
			(_object
				(_port (_int A -5 0 6237(_ent (_in))))
				(_port (_int B -5 0 6237(_ent (_in))))
				(_port (_int C -5 0 6237(_ent (_in))))
				(_port (_int D -5 0 6237(_ent (_in))))
				(_port (_int Z -5 0 6238(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6232(_ent (_in))))
				(_port (_int D1 -5 0 6232(_ent (_in))))
				(_port (_int SD -5 0 6232(_ent (_in))))
				(_port (_int SP -5 0 6233(_ent (_in))))
				(_port (_int CK -5 0 6233(_ent (_in))))
				(_port (_int LSR -5 0 6233(_ent (_in))))
				(_port (_int Q -5 0 6234(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6222(_ent (_out))))
			)
		)
	)
	(_inst i716_2_lut_rep_11 0 6241(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 6243(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_1_I_0_1_lut_4_lut_4_lut 0 6245(_comp lut40025)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40025)
		)
	)
	(_inst lcd_sender_go_48_299_300_set 0 6247(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 6250(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6254
		(_object
			(_prcs
				(line__6256(_arch 0 0 6256(_procedure_call (_trgt(10))(_sens(0)))))
				(line__6257(_arch 1 0 6257(_procedure_call (_trgt(11))(_sens(1)))))
				(line__6258(_arch 2 0 6258(_procedure_call (_trgt(12))(_sens(2)))))
				(line__6259(_arch 3 0 6259(_procedure_call (_trgt(13))(_sens(3)))))
				(line__6260(_arch 4 0 6260(_procedure_call (_trgt(14))(_sens(4)))))
				(line__6261(_arch 5 0 6261(_procedure_call (_trgt(15))(_sens(5)))))
				(line__6262(_arch 6 0 6262(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6173 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6174 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6175 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6176(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6176(_ent(_string \"SLICE_33"\))))
		(_gen (_int tipd_D1 -3 0 6178(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6184(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6185(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6194 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6196(_ent(_in))))
		(_port (_int C1 -5 0 6196(_ent(_in))))
		(_port (_int D0 -5 0 6196(_ent(_in))))
		(_port (_int C0 -5 0 6197(_ent(_in))))
		(_port (_int B0 -5 0 6197(_ent(_in))))
		(_port (_int A0 -5 0 6197(_ent(_in))))
		(_port (_int LSR -5 0 6198(_ent(_in))))
		(_port (_int F0 -5 0 6198(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6198(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6199(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6208(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6209(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6210(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6211(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6212(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6213(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6214(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6215(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6216(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6217(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6219(_arch(_uni))))
		(_sig (_int VCCI -5 0 6220(_arch(_uni))))
		(_var (_int F0_zd -5 0 6267(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6268(_prcs 0)))
		(_var (_int Q0_zd -5 0 6269(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6270(_prcs 0)))
		(_var (_int F1_zd -5 0 6271(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6272(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6274(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6275(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 6265(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1718          1463643915835 Structure
(_unit VHDL (lut40026 0 6343(structure 0 6351))
	(_version vc6)
	(_time 1463643915836 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 33326737356563203632236c623031303535603436)
	(_ent
		(_time 1463643915833)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6353(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6344(_ent(_in))))
		(_port (_int B -1 0 6344(_ent(_in))))
		(_port (_int C -1 0 6344(_ent(_in))))
		(_port (_int D -1 0 6344(_ent(_in))))
		(_port (_int Z -1 0 6345(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1718          1463643915841 Structure
(_unit VHDL (lut40027 0 6364(structure 0 6372))
	(_version vc6)
	(_time 1463643915842 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 33326737356563203632236c623031303435603436)
	(_ent
		(_time 1463643915839)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6374(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001010100100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001010100100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6365(_ent(_in))))
		(_port (_int B -1 0 6365(_ent(_in))))
		(_port (_int C -1 0 6365(_ent(_in))))
		(_port (_int D -1 0 6365(_ent(_in))))
		(_port (_int Z -1 0 6366(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7398          1463643915851 Structure
(_unit VHDL (slice_34 0 6385(structure 0 6420))
	(_version vc6)
	(_time 1463643915852 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4242464013151f541015571b454141414645414411)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915849)
	)
	(_vital vital_level0)
	(_comp
		(lut40026
			(_object
				(_port (_int A -5 0 6448(_ent (_in))))
				(_port (_int B -5 0 6448(_ent (_in))))
				(_port (_int C -5 0 6448(_ent (_in))))
				(_port (_int D -5 0 6448(_ent (_in))))
				(_port (_int Z -5 0 6449(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6440(_ent (_out))))
			)
		)
		(lut40027
			(_object
				(_port (_int A -5 0 6452(_ent (_in))))
				(_port (_int B -5 0 6452(_ent (_in))))
				(_port (_int C -5 0 6452(_ent (_in))))
				(_port (_int D -5 0 6452(_ent (_in))))
				(_port (_int Z -5 0 6453(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6443(_ent (_in))))
				(_port (_int D1 -5 0 6443(_ent (_in))))
				(_port (_int SD -5 0 6443(_ent (_in))))
				(_port (_int SP -5 0 6444(_ent (_in))))
				(_port (_int CK -5 0 6444(_ent (_in))))
				(_port (_int LSR -5 0 6444(_ent (_in))))
				(_port (_int Q -5 0 6445(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6437(_ent (_out))))
			)
		)
	)
	(_inst i723_2_lut_rep_10 0 6456(_comp lut40026)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40026)
		)
	)
	(_inst DRIVEGND 0 6458(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_3_I_0_85_Mux_1_i15_4_lut_rep_5_4_lut 0 6460(_comp lut40027)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40027)
		)
	)
	(_inst lcd_sender_data1command0_52_303_304_set 0 6462(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 6465(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6469
		(_object
			(_prcs
				(line__6471(_arch 0 0 6471(_procedure_call (_trgt(10))(_sens(0)))))
				(line__6472(_arch 1 0 6472(_procedure_call (_trgt(11))(_sens(1)))))
				(line__6473(_arch 2 0 6473(_procedure_call (_trgt(12))(_sens(2)))))
				(line__6474(_arch 3 0 6474(_procedure_call (_trgt(13))(_sens(3)))))
				(line__6475(_arch 4 0 6475(_procedure_call (_trgt(14))(_sens(4)))))
				(line__6476(_arch 5 0 6476(_procedure_call (_trgt(15))(_sens(5)))))
				(line__6477(_arch 6 0 6477(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6388 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6389 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6390 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6391(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6391(_ent(_string \"SLICE_34"\))))
		(_gen (_int tipd_D1 -3 0 6393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6409 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6411(_ent(_in))))
		(_port (_int C1 -5 0 6411(_ent(_in))))
		(_port (_int D0 -5 0 6411(_ent(_in))))
		(_port (_int C0 -5 0 6412(_ent(_in))))
		(_port (_int B0 -5 0 6412(_ent(_in))))
		(_port (_int A0 -5 0 6412(_ent(_in))))
		(_port (_int LSR -5 0 6413(_ent(_in))))
		(_port (_int F0 -5 0 6413(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6413(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6414(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6424(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6426(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6430(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6431(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6432(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6434(_arch(_uni))))
		(_sig (_int VCCI -5 0 6435(_arch(_uni))))
		(_var (_int F0_zd -5 0 6482(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6483(_prcs 0)))
		(_var (_int Q0_zd -5 0 6484(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6485(_prcs 0)))
		(_var (_int F1_zd -5 0 6486(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6487(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6489(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6490(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 6480(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1718          1463643915857 Structure
(_unit VHDL (lut40028 0 6558(structure 0 6566))
	(_version vc6)
	(_time 1463643915858 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 42431641451412514743521d134140414a44114547)
	(_ent
		(_time 1463643915855)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6568(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6559(_ent(_in))))
		(_port (_int B -1 0 6559(_ent(_in))))
		(_port (_int C -1 0 6559(_ent(_in))))
		(_port (_int D -1 0 6559(_ent(_in))))
		(_port (_int Z -1 0 6560(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1718          1463643915866 Structure
(_unit VHDL (lut40029 0 6579(structure 0 6587))
	(_version vc6)
	(_time 1463643915867 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 52530650550402415753420d035150515b54015557)
	(_ent
		(_time 1463643915864)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6589(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6580(_ent(_in))))
		(_port (_int B -1 0 6580(_ent(_in))))
		(_port (_int C -1 0 6580(_ent(_in))))
		(_port (_int D -1 0 6580(_ent(_in))))
		(_port (_int Z -1 0 6581(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7977          1463643915880 Structure
(_unit VHDL (slice_35 0 6600(structure 0 6639))
	(_version vc6)
	(_time 1463643915881 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 6161656133363c77306f7438666262626466626732)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915870)
	)
	(_vital vital_level0)
	(_comp
		(lut40028
			(_object
				(_port (_int A -5 0 6669(_ent (_in))))
				(_port (_int B -5 0 6669(_ent (_in))))
				(_port (_int C -5 0 6669(_ent (_in))))
				(_port (_int D -5 0 6669(_ent (_in))))
				(_port (_int Z -5 0 6670(_ent (_out))))
			)
		)
		(lut40029
			(_object
				(_port (_int A -5 0 6673(_ent (_in))))
				(_port (_int B -5 0 6673(_ent (_in))))
				(_port (_int C -5 0 6673(_ent (_in))))
				(_port (_int D -5 0 6673(_ent (_in))))
				(_port (_int Z -5 0 6674(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6664(_ent (_in))))
				(_port (_int D1 -5 0 6664(_ent (_in))))
				(_port (_int SD -5 0 6664(_ent (_in))))
				(_port (_int SP -5 0 6665(_ent (_in))))
				(_port (_int CK -5 0 6665(_ent (_in))))
				(_port (_int LSR -5 0 6665(_ent (_in))))
				(_port (_int Q -5 0 6666(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6661(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6658(_ent (_out))))
			)
		)
	)
	(_inst i2_4_lut 0 6677(_comp lut40028)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40028)
		)
	)
	(_inst i1_4_lut 0 6679(_comp lut40029)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40029)
		)
	)
	(_inst FSM_lcd_arbiter_i0_295_296_set 0 6681(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 6684(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 6686(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6690
		(_object
			(_prcs
				(line__6692(_arch 0 0 6692(_procedure_call (_trgt(12))(_sens(0)))))
				(line__6693(_arch 1 0 6693(_procedure_call (_trgt(13))(_sens(1)))))
				(line__6694(_arch 2 0 6694(_procedure_call (_trgt(14))(_sens(2)))))
				(line__6695(_arch 3 0 6695(_procedure_call (_trgt(15))(_sens(3)))))
				(line__6696(_arch 4 0 6696(_procedure_call (_trgt(16))(_sens(4)))))
				(line__6697(_arch 5 0 6697(_procedure_call (_trgt(17))(_sens(5)))))
				(line__6698(_arch 6 0 6698(_procedure_call (_trgt(18))(_sens(6)))))
				(line__6699(_arch 7 0 6699(_procedure_call (_trgt(19))(_sens(7)))))
				(line__6700(_arch 8 0 6700(_procedure_call (_trgt(20))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6604 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6605 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6606(_ent(_string \"SLICE_35"\))))
		(_gen (_int tipd_D1 -3 0 6608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6612(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6622(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6623(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6624(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6625(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6626 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6627 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6628 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6630(_ent(_in))))
		(_port (_int C1 -5 0 6630(_ent(_in))))
		(_port (_int B1 -5 0 6630(_ent(_in))))
		(_port (_int A1 -5 0 6631(_ent(_in))))
		(_port (_int D0 -5 0 6631(_ent(_in))))
		(_port (_int C0 -5 0 6631(_ent(_in))))
		(_port (_int B0 -5 0 6632(_ent(_in))))
		(_port (_int A0 -5 0 6632(_ent(_in))))
		(_port (_int LSR -5 0 6632(_ent(_in))))
		(_port (_int F0 -5 0 6633(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6633(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6633(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6645(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6646(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6647(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6648(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6649(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6650(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6651(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6652(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6653(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6655(_arch(_uni))))
		(_sig (_int VCCI -5 0 6656(_arch(_uni))))
		(_var (_int F0_zd -5 0 6705(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6706(_prcs 0)))
		(_var (_int Q0_zd -5 0 6707(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6708(_prcs 0)))
		(_var (_int F1_zd -5 0 6709(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6710(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6712(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6713(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 6703(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1718          1463643915886 Structure
(_unit VHDL (lut40030 0 6787(structure 0 6795))
	(_version vc6)
	(_time 1463643915887 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 61603560653731726460713e306262626167326664)
	(_ent
		(_time 1463643915884)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6797(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110001111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110001111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6788(_ent(_in))))
		(_port (_int B -1 0 6788(_ent(_in))))
		(_port (_int C -1 0 6788(_ent(_in))))
		(_port (_int D -1 0 6788(_ent(_in))))
		(_port (_int Z -1 0 6789(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1718          1463643915897 Structure
(_unit VHDL (lut40031 0 6808(structure 0 6816))
	(_version vc6)
	(_time 1463643915898 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 71702571752721627470612e207272727077227674)
	(_ent
		(_time 1463643915895)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6818(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111110000111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111110000111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6809(_ent(_in))))
		(_port (_int B -1 0 6809(_ent(_in))))
		(_port (_int C -1 0 6809(_ent(_in))))
		(_port (_int D -1 0 6809(_ent(_in))))
		(_port (_int Z -1 0 6810(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 10567         1463643915903 Structure
(_unit VHDL (slice_36 0 6829(structure 0 6879))
	(_version vc6)
	(_time 1463643915904 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7171757023262c677276747c372e237277767277227778)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915901)
	)
	(_vital vital_level0)
	(_comp
		(lut40030
			(_object
				(_port (_int A -5 0 6915(_ent (_in))))
				(_port (_int B -5 0 6915(_ent (_in))))
				(_port (_int C -5 0 6915(_ent (_in))))
				(_port (_int D -5 0 6915(_ent (_in))))
				(_port (_int Z -5 0 6916(_ent (_out))))
			)
		)
		(lut40031
			(_object
				(_port (_int A -5 0 6919(_ent (_in))))
				(_port (_int B -5 0 6919(_ent (_in))))
				(_port (_int C -5 0 6919(_ent (_in))))
				(_port (_int D -5 0 6919(_ent (_in))))
				(_port (_int Z -5 0 6920(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 6910(_ent (_in))))
				(_port (_int D1 -5 0 6910(_ent (_in))))
				(_port (_int SD -5 0 6910(_ent (_in))))
				(_port (_int SP -5 0 6911(_ent (_in))))
				(_port (_int CK -5 0 6911(_ent (_in))))
				(_port (_int LSR -5 0 6911(_ent (_in))))
				(_port (_int Q -5 0 6912(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6904(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6907(_ent (_out))))
			)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_3_I_0_1_lut_4_lut 0 6923(_comp lut40030)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40030)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_2_I_0_1_lut_3_lut_4_lut 0 6925(_comp lut40031)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40031)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i5 0 6927(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 6930(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 6932(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i4 0 6934(_comp vmuxregsre0004)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 6939
		(_object
			(_prcs
				(line__6941(_arch 0 0 6941(_procedure_call (_trgt(15))(_sens(0)))))
				(line__6942(_arch 1 0 6942(_procedure_call (_trgt(16))(_sens(1)))))
				(line__6943(_arch 2 0 6943(_procedure_call (_trgt(17))(_sens(2)))))
				(line__6944(_arch 3 0 6944(_procedure_call (_trgt(18))(_sens(3)))))
				(line__6945(_arch 4 0 6945(_procedure_call (_trgt(19))(_sens(4)))))
				(line__6946(_arch 5 0 6946(_procedure_call (_trgt(20))(_sens(5)))))
				(line__6947(_arch 6 0 6947(_procedure_call (_trgt(21))(_sens(6)))))
				(line__6948(_arch 7 0 6948(_procedure_call (_trgt(22))(_sens(7)))))
				(line__6949(_arch 8 0 6949(_procedure_call (_trgt(23))(_sens(8)))))
				(line__6950(_arch 9 0 6950(_procedure_call (_trgt(25))(_sens(9)))))
				(line__6951(_arch 10 0 6951(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 6955
		(_object
			(_prcs
				(line__6957(_arch 11 0 6957(_procedure_call (_trgt(24))(_sens(23)))))
				(line__6958(_arch 12 0 6958(_procedure_call (_trgt(26))(_sens(25)))))
				(line__6959(_arch 13 0 6959(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6832 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6833 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6834 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6835(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6835(_ent gms(_string \"SLICE_36"\))))
		(_gen (_int tipd_D1 -3 0 6837(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6838(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6839(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6840(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6841(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6842(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6843(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6844(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 6845(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 6846(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 6847(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6848(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6849(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6850(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6851(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6852(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6853(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6854(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6855(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 6856(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 6857(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 6858 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 6859 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 6860 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 6861 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 6862 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 6863 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 6864 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 6865 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 6866 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 6867 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6869(_ent(_in))))
		(_port (_int C1 -5 0 6869(_ent(_in))))
		(_port (_int B1 -5 0 6869(_ent(_in))))
		(_port (_int A1 -5 0 6870(_ent(_in))))
		(_port (_int D0 -5 0 6870(_ent(_in))))
		(_port (_int C0 -5 0 6870(_ent(_in))))
		(_port (_int B0 -5 0 6871(_ent(_in))))
		(_port (_int A0 -5 0 6871(_ent(_in))))
		(_port (_int M1 -5 0 6871(_ent(_in))))
		(_port (_int M0 -5 0 6872(_ent(_in))))
		(_port (_int CLK -5 0 6872(_ent(_in))))
		(_port (_int F0 -5 0 6872(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6873(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6873(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 6873(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6882(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6883(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6884(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6885(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6886(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6887(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6888(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6889(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 6890(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 6891(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 6892(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 6893(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 6894(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 6895(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6896(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6897(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6898(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 6899(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 6901(_arch(_uni))))
		(_sig (_int GNDI -5 0 6902(_arch(_uni))))
		(_var (_int F0_zd -5 0 6964(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 6965(_prcs 0)))
		(_var (_int Q0_zd -5 0 6966(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 6967(_prcs 0)))
		(_var (_int F1_zd -5 0 6968(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 6969(_prcs 0)))
		(_var (_int Q1_zd -5 0 6970(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 6971(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 6973(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 6974(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 6975(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 6976(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 6977(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 6978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 6962(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1718          1463643915913 Structure
(_unit VHDL (lut40032 0 7096(structure 0 7104))
	(_version vc6)
	(_time 1463643915914 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 8180d58e85d7d192848091ded08282828387d28684)
	(_ent
		(_time 1463643915911)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7106(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0010010000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0010010000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7097(_ent(_in))))
		(_port (_int B -1 0 7097(_ent(_in))))
		(_port (_int C -1 0 7097(_ent(_in))))
		(_port (_int D -1 0 7097(_ent(_in))))
		(_port (_int Z -1 0 7098(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1718          1463643915919 Structure
(_unit VHDL (lut40033 0 7117(structure 0 7125))
	(_version vc6)
	(_time 1463643915920 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 8180d58e85d7d192848091ded08282828287d28684)
	(_ent
		(_time 1463643915917)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7127(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7118(_ent(_in))))
		(_port (_int B -1 0 7118(_ent(_in))))
		(_port (_int C -1 0 7118(_ent(_in))))
		(_port (_int D -1 0 7118(_ent(_in))))
		(_port (_int Z -1 0 7119(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 9267          1463643915929 Structure
(_unit VHDL (slice_37 0 7138(structure 0 7183))
	(_version vc6)
	(_time 1463643915930 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9090949fc3c7cd86c7c285c99793939397979396c3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915927)
	)
	(_vital vital_level0)
	(_comp
		(lut40032
			(_object
				(_port (_int A -5 0 7216(_ent (_in))))
				(_port (_int B -5 0 7216(_ent (_in))))
				(_port (_int C -5 0 7216(_ent (_in))))
				(_port (_int D -5 0 7216(_ent (_in))))
				(_port (_int Z -5 0 7217(_ent (_out))))
			)
		)
		(lut40033
			(_object
				(_port (_int A -5 0 7220(_ent (_in))))
				(_port (_int B -5 0 7220(_ent (_in))))
				(_port (_int C -5 0 7220(_ent (_in))))
				(_port (_int D -5 0 7220(_ent (_in))))
				(_port (_int Z -5 0 7221(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 7211(_ent (_in))))
				(_port (_int D1 -5 0 7211(_ent (_in))))
				(_port (_int SD -5 0 7211(_ent (_in))))
				(_port (_int SP -5 0 7212(_ent (_in))))
				(_port (_int CK -5 0 7212(_ent (_in))))
				(_port (_int LSR -5 0 7212(_ent (_in))))
				(_port (_int Q -5 0 7213(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 7205(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 7208(_ent (_out))))
			)
		)
	)
	(_inst FSM_lcd_arbiter_2_bdd_4_lut_rep_7 0 7224(_comp lut40032)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40032)
		)
	)
	(_inst i693_3_lut_rep_4_4_lut 0 7226(_comp lut40033)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40033)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i6 0 7228(_comp vmuxregsre0004)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 7231(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 7233(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7237
		(_object
			(_prcs
				(line__7239(_arch 0 0 7239(_procedure_call (_trgt(13))(_sens(0)))))
				(line__7240(_arch 1 0 7240(_procedure_call (_trgt(14))(_sens(1)))))
				(line__7241(_arch 2 0 7241(_procedure_call (_trgt(15))(_sens(2)))))
				(line__7242(_arch 3 0 7242(_procedure_call (_trgt(16))(_sens(3)))))
				(line__7243(_arch 4 0 7243(_procedure_call (_trgt(17))(_sens(4)))))
				(line__7244(_arch 5 0 7244(_procedure_call (_trgt(18))(_sens(5)))))
				(line__7245(_arch 6 0 7245(_procedure_call (_trgt(19))(_sens(6)))))
				(line__7246(_arch 7 0 7246(_procedure_call (_trgt(20))(_sens(7)))))
				(line__7247(_arch 8 0 7247(_procedure_call (_trgt(21))(_sens(8)))))
				(line__7248(_arch 9 0 7248(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 7252
		(_object
			(_prcs
				(line__7254(_arch 10 0 7254(_procedure_call (_trgt(22))(_sens(21)))))
				(line__7255(_arch 11 0 7255(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7141 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7142 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 7143 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 7144(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7144(_ent gms(_string \"SLICE_37"\))))
		(_gen (_int tipd_D1 -3 0 7146(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 7147(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 7148(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 7149(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 7150(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 7151(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 7152(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 7153(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 7154(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 7155(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 7156(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 7157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 7158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 7159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 7160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 7161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 7162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 7163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 7164(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 7165 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 7166 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 7167 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 7168 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 7169 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 7170 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 7171 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 7173(_ent(_in))))
		(_port (_int C1 -5 0 7173(_ent(_in))))
		(_port (_int B1 -5 0 7173(_ent(_in))))
		(_port (_int A1 -5 0 7174(_ent(_in))))
		(_port (_int D0 -5 0 7174(_ent(_in))))
		(_port (_int C0 -5 0 7174(_ent(_in))))
		(_port (_int B0 -5 0 7175(_ent(_in))))
		(_port (_int A0 -5 0 7175(_ent(_in))))
		(_port (_int M0 -5 0 7175(_ent(_in))))
		(_port (_int CLK -5 0 7176(_ent(_in))))
		(_port (_int F0 -5 0 7176(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 7176(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 7177(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 7186(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 7187(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 7188(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 7189(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 7190(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 7191(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 7192(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 7193(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 7194(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 7195(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 7196(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 7197(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 7198(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 7199(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 7200(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 7202(_arch(_uni))))
		(_sig (_int GNDI -5 0 7203(_arch(_uni))))
		(_var (_int F0_zd -5 0 7260(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 7261(_prcs 0)))
		(_var (_int Q0_zd -5 0 7262(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 7263(_prcs 0)))
		(_var (_int F1_zd -5 0 7264(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 7265(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 7267(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 7268(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 7269(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 7270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 7258(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
I 000050 55 1114          1463643915944 Structure
(_unit VHDL (xo2iobuf 0 7362(structure 0 7369))
	(_version vc6)
	(_time 1463643915945 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a0a0aff7f6f2f6b6a8a6e6faf3a7a5a6a6a7a8a6f6)
	(_ent
		(_time 1463643915942)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 7371(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 7363(_ent(_in))))
		(_port (_int T -1 0 7363(_ent(_in))))
		(_port (_int PAD -1 0 7363(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3015          1463643915960 Structure
(_unit VHDL (lcd_bus_8_b 0 7381(structure 0 7398))
	(_version vc6)
	(_time 1463643915961 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code afaefbf8faf8ffbafdafbdf4fba8acaaf9aca7aaf9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915958)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7409(_ent (_in))))
				(_port (_int T -4 0 7409(_ent (_in))))
				(_port (_int PAD -4 0 7409(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7406(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 7412(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7414(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7418
		(_object
			(_prcs
				(line__7420(_arch 0 0 7420(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7384 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7385 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7386 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7387(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7387(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 7389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 7390(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7392(_ent(_in))))
		(_port (_int lcdbus8 -4 0 7392(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7401(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 7402(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7404(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 7424(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 7425(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7423(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3015          1463643915975 Structure
(_unit VHDL (lcd_bus_9_b 0 7454(structure 0 7471))
	(_version vc6)
	(_time 1463643915976 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code bfbeebebeae8efaaedbfade4ebb8bcbae9bcb6bae9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915973)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7482(_ent (_in))))
				(_port (_int T -4 0 7482(_ent (_in))))
				(_port (_int PAD -4 0 7482(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7479(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 7485(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7487(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7491
		(_object
			(_prcs
				(line__7493(_arch 0 0 7493(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7457 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7458 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7459 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7460(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7460(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 7462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 7463(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7465(_ent(_in))))
		(_port (_int lcdbus9 -4 0 7465(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7474(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 7475(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7477(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 7497(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 7498(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7496(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3015          1463643915981 Structure
(_unit VHDL (lcd_bus_4_b 0 7527(structure 0 7544))
	(_version vc6)
	(_time 1463643915982 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code bfbeebebeae8efaaedbfade4ebb8bcbae9bcbbbae9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915979)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7555(_ent (_in))))
				(_port (_int T -4 0 7555(_ent (_in))))
				(_port (_int PAD -4 0 7555(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7552(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 7558(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7560(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7564
		(_object
			(_prcs
				(line__7566(_arch 0 0 7566(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7530 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7531 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7532 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7533(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7533(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 7535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 7536(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7538(_ent(_in))))
		(_port (_int lcdbus4 -4 0 7538(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7547(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 7548(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7550(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 7570(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 7571(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7569(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3015          1463643915991 Structure
(_unit VHDL (lcd_bus_5_b 0 7600(structure 0 7617))
	(_version vc6)
	(_time 1463643915992 2016.05.19 09:45:15)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code cfce9b9a9a989fda9dcfdd949bc8ccca99cccaca99)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915989)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7628(_ent (_in))))
				(_port (_int T -4 0 7628(_ent (_in))))
				(_port (_int PAD -4 0 7628(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7625(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 7631(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7633(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7637
		(_object
			(_prcs
				(line__7639(_arch 0 0 7639(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7604 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7605 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7606(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 7608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 7609(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7611(_ent(_in))))
		(_port (_int lcdbus5 -4 0 7611(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7620(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 7621(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7623(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 7643(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 7644(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7642(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3015          1463643916005 Structure
(_unit VHDL (lcd_bus_6_b 0 7673(structure 0 7690))
	(_version vc6)
	(_time 1463643916006 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code dedf8a8c88898ecb8cdecc858ad9dddb88ddd8db88)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915995)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7701(_ent (_in))))
				(_port (_int T -4 0 7701(_ent (_in))))
				(_port (_int PAD -4 0 7701(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7698(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 7704(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7706(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7710
		(_object
			(_prcs
				(line__7712(_arch 0 0 7712(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7676 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7677 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7678 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7679(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7679(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 7681(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 7682(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7684(_ent(_in))))
		(_port (_int lcdbus6 -4 0 7684(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7693(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 7694(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7696(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 7716(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 7717(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7715(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3015          1463643916011 Structure
(_unit VHDL (lcd_bus_7_b 0 7746(structure 0 7763))
	(_version vc6)
	(_time 1463643916012 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code dedf8a8c88898ecb8cdecc858ad9dddb88ddd9db88)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916009)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7774(_ent (_in))))
				(_port (_int T -4 0 7774(_ent (_in))))
				(_port (_int PAD -4 0 7774(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7771(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 7777(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7779(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7783
		(_object
			(_prcs
				(line__7785(_arch 0 0 7785(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7749 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7750 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7751 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7752(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7752(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 7754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 7755(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7757(_ent(_in))))
		(_port (_int lcdbus7 -4 0 7757(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7766(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 7767(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7769(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 7789(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 7790(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7788(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463643916022 Structure
(_unit VHDL (lcd_bus_12_b 0 7819(structure 0 7836))
	(_version vc6)
	(_time 1463643916023 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code eeefbabdb8b9befbbceefcb5bae9edebb8edefedec)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916020)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7847(_ent (_in))))
				(_port (_int T -4 0 7847(_ent (_in))))
				(_port (_int PAD -4 0 7847(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7844(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 7850(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7852(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7856
		(_object
			(_prcs
				(line__7858(_arch 0 0 7858(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7822 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7823 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7824 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7825(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7825(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 7827(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 7828(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7830(_ent(_in))))
		(_port (_int lcdbus12 -4 0 7830(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7839(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 7840(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7842(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 7862(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 7863(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7861(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3015          1463643916038 Structure
(_unit VHDL (lcd_bus_3_b 0 7892(structure 0 7909))
	(_version vc6)
	(_time 1463643916039 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code fdfca9adaaaaade8affdefa6a9fafef8abfefef8ab)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916036)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7920(_ent (_in))))
				(_port (_int T -4 0 7920(_ent (_in))))
				(_port (_int PAD -4 0 7920(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7917(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 7923(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7925(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7929
		(_object
			(_prcs
				(line__7931(_arch 0 0 7931(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7895 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7896 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7897 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7898(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7898(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 7900(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 7901(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7903(_ent(_in))))
		(_port (_int lcdbus3 -4 0 7903(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7912(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 7913(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7915(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 7935(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 7936(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7934(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3015          1463643916044 Structure
(_unit VHDL (lcd_bus_2_b 0 7965(structure 0 7982))
	(_version vc6)
	(_time 1463643916045 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code fdfca9adaaaaade8affdefa6a9fafef8abfefff8ab)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916042)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7993(_ent (_in))))
				(_port (_int T -4 0 7993(_ent (_in))))
				(_port (_int PAD -4 0 7993(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7990(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 7996(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7998(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8002
		(_object
			(_prcs
				(line__8004(_arch 0 0 8004(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7968 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7969 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7970 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7971(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7971(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 7973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 7974(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7976(_ent(_in))))
		(_port (_int lcdbus2 -4 0 7976(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7985(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 7986(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7988(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 8008(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 8009(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8007(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463643916053 Structure
(_unit VHDL (lcd_bus_11_b 0 8038(structure 0 8055))
	(_version vc6)
	(_time 1463643916054 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 0d0c560b5a5a5d185f0d1f56590a0e085b0e0c0e0c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916051)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8066(_ent (_in))))
				(_port (_int T -4 0 8066(_ent (_in))))
				(_port (_int PAD -4 0 8066(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8063(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 8069(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8071(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8075
		(_object
			(_prcs
				(line__8077(_arch 0 0 8077(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8042 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8043 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8044(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 8046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 8047(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8049(_ent(_in))))
		(_port (_int lcdbus11 -4 0 8049(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8058(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 8059(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8061(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 8081(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 8082(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8080(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463643916059 Structure
(_unit VHDL (lcd_bus_13_b 0 8111(structure 0 8128))
	(_version vc6)
	(_time 1463643916060 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 0d0c560b5a5a5d185f0d1f56590a0e085b0e0c0e0e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916057)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8139(_ent (_in))))
				(_port (_int T -4 0 8139(_ent (_in))))
				(_port (_int PAD -4 0 8139(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8136(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 8142(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8144(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8148
		(_object
			(_prcs
				(line__8150(_arch 0 0 8150(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8114 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8115 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8116 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8117(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8117(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 8119(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 8120(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8122(_ent(_in))))
		(_port (_int lcdbus13 -4 0 8122(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 8132(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8134(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 8154(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 8155(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8153(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463643916069 Structure
(_unit VHDL (lcd_bus_14_b 0 8184(structure 0 8201))
	(_version vc6)
	(_time 1463643916070 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1d1c461a4a4a4d084f1d0f46491a1e184b1e1c1e19)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916067)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8212(_ent (_in))))
				(_port (_int T -4 0 8212(_ent (_in))))
				(_port (_int PAD -4 0 8212(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8209(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 8215(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8217(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8221
		(_object
			(_prcs
				(line__8223(_arch 0 0 8223(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8187 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8188 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8189 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8190(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8190(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 8192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 8193(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8195(_ent(_in))))
		(_port (_int lcdbus14 -4 0 8195(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8204(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 8205(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8207(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 8227(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 8228(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8226(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463643916083 Structure
(_unit VHDL (lcd_bus_15_b 0 8257(structure 0 8274))
	(_version vc6)
	(_time 1463643916084 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2c2d77287c7b7c397e2c3e77782b2f297a2f2d2f29)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916073)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8285(_ent (_in))))
				(_port (_int T -4 0 8285(_ent (_in))))
				(_port (_int PAD -4 0 8285(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8282(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 8288(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8290(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8294
		(_object
			(_prcs
				(line__8296(_arch 0 0 8296(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8260 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8261 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8262 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8263(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8263(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 8265(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 8266(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8268(_ent(_in))))
		(_port (_int lcdbus15 -4 0 8268(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8277(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 8278(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8280(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 8300(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 8301(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8299(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3026          1463643916089 Structure
(_unit VHDL (lcd_bus_10_b 0 8330(structure 0 8347))
	(_version vc6)
	(_time 1463643916090 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2c2d77287c7b7c397e2c3e77782b2f297a2f2d2f2c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916087)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8358(_ent (_in))))
				(_port (_int T -4 0 8358(_ent (_in))))
				(_port (_int PAD -4 0 8358(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8355(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 8361(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8363(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8367
		(_object
			(_prcs
				(line__8369(_arch 0 0 8369(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8333 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8334 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8335 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8336(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8336(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 8338(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 8339(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8341(_ent(_in))))
		(_port (_int lcdbus10 -4 0 8341(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8350(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 8351(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8353(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 8373(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 8374(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8372(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3015          1463643916100 Structure
(_unit VHDL (lcd_bus_1_b 0 8403(structure 0 8420))
	(_version vc6)
	(_time 1463643916101 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3c3d67396c6b6c296e3c2e67683b3f396a3f3d396a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916098)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8431(_ent (_in))))
				(_port (_int T -4 0 8431(_ent (_in))))
				(_port (_int PAD -4 0 8431(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8428(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 8434(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8436(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8440
		(_object
			(_prcs
				(line__8442(_arch 0 0 8442(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8406 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8407 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8408 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8409(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8409(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 8411(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 8412(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8414(_ent(_in))))
		(_port (_int lcdbus1 -4 0 8414(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 8424(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8426(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 8446(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 8447(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8445(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3015          1463643916106 Structure
(_unit VHDL (lcd_bus_0_b 0 8476(structure 0 8493))
	(_version vc6)
	(_time 1463643916107 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3c3d67396c6b6c296e3c2e67683b3f396a3f3c396a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916104)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8504(_ent (_in))))
				(_port (_int T -4 0 8504(_ent (_in))))
				(_port (_int PAD -4 0 8504(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8501(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 8507(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8509(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8513
		(_object
			(_prcs
				(line__8515(_arch 0 0 8515(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8479 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8480 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8481 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8482(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8482(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 8484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 8485(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8487(_ent(_in))))
		(_port (_int lcdbus0 -4 0 8487(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8496(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 8497(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8499(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 8519(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 8520(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8518(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2988          1463643916116 Structure
(_unit VHDL (lcd_rsb 0 8549(structure 0 8566))
	(_version vc6)
	(_time 1463643916117 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4b4a10491a1c1b5e194a5910194d494d184d484d4f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916114)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8577(_ent (_in))))
				(_port (_int T -4 0 8577(_ent (_in))))
				(_port (_int PAD -4 0 8577(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8574(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 8580(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8582(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8586
		(_object
			(_prcs
				(line__8588(_arch 0 0 8588(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8552 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8553 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8554 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8555(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8555(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 8557(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 8558(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8560(_ent(_in))))
		(_port (_int lcdrs -4 0 8560(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8569(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 8570(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8572(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 8592(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 8593(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8591(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2988          1463643916131 Structure
(_unit VHDL (lcd_wrb 0 8622(structure 0 8639))
	(_version vc6)
	(_time 1463643916132 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5b5a00580a0c0b4e095a4c00085d595d085d585d5f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916129)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8650(_ent (_in))))
				(_port (_int T -4 0 8650(_ent (_in))))
				(_port (_int PAD -4 0 8650(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8647(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 8653(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8655(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8659
		(_object
			(_prcs
				(line__8661(_arch 0 0 8661(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8625 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8626 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8627 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8628(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8628(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 8630(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 8631(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8633(_ent(_in))))
		(_port (_int lcdwr -4 0 8633(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 8643(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8645(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 8665(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 8666(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8664(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463643916137 Structure
(_unit VHDL (lcd_resetb 0 8695(structure 0 8712))
	(_version vc6)
	(_time 1463643916138 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5b5a00580a0c0b4e095a49010f5c585d5e5c5f5d59)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916135)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8723(_ent (_in))))
				(_port (_int T -4 0 8723(_ent (_in))))
				(_port (_int PAD -4 0 8723(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8720(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 8726(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8728(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8732
		(_object
			(_prcs
				(line__8734(_arch 0 0 8734(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8698 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8699 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8700 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8701(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8701(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 8703(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 8704(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8706(_ent(_in))))
		(_port (_int lcdreset -4 0 8706(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8715(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 8716(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8718(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 8738(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 8739(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8737(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2988          1463643916147 Structure
(_unit VHDL (lcd_teb 0 8768(structure 0 8785))
	(_version vc6)
	(_time 1463643916148 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 6b6a306b3a3c3b7e396a7f313f6d696d386d686d6f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916145)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8796(_ent (_in))))
				(_port (_int T -4 0 8796(_ent (_in))))
				(_port (_int PAD -4 0 8796(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8793(_ent (_out))))
			)
		)
	)
	(_inst lcd_te_pad 0 8799(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdte_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8801(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8805
		(_object
			(_prcs
				(line__8807(_arch 0 0 8807(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8771 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8772 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8773 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8774(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8774(_ent(_string \"lcd_teB"\))))
		(_gen (_int tipd_PADDO -3 0 8776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdte -3 0 8777(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8779(_ent(_in))))
		(_port (_int lcdte -4 0 8779(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdte_out -4 0 8789(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8791(_arch(_uni))))
		(_var (_int lcdte_zd -4 0 8811(_prcs 0((i 1)))))
		(_var (_int lcdte_GlitchData -6 0 8812(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8810(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1952736108 101)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2989          1463643916163 Structure
(_unit VHDL (leds_7_b 0 8841(structure 0 8858))
	(_version vc6)
	(_time 1463643916164 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7a7b217b2e2d2a6d7d793c252c7f2c7c787c297c7f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916161)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8869(_ent (_in))))
				(_port (_int T -4 0 8869(_ent (_in))))
				(_port (_int PAD -4 0 8869(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8866(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_7 0 8872(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8874(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8878
		(_object
			(_prcs
				(line__8880(_arch 0 0 8880(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8844 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8845 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8846 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8847(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8847(_ent(_string \"leds_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 8849(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds7 -3 0 8850(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8852(_ent(_in))))
		(_port (_int leds7 -4 0 8852(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8861(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds7_out -4 0 8862(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8864(_arch(_uni))))
		(_var (_int leds7_zd -4 0 8884(_prcs 0((i 1)))))
		(_var (_int leds7_GlitchData -6 0 8885(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8883(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 55)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2989          1463643916169 Structure
(_unit VHDL (leds_6_b 0 8914(structure 0 8931))
	(_version vc6)
	(_time 1463643916170 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7a7b217b2e2d2a6d7d793c252d7f2c7c787c297c7f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916167)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8942(_ent (_in))))
				(_port (_int T -4 0 8942(_ent (_in))))
				(_port (_int PAD -4 0 8942(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8939(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_6 0 8945(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8947(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8951
		(_object
			(_prcs
				(line__8953(_arch 0 0 8953(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8917 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8918 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8919 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8920(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8920(_ent(_string \"leds_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 8922(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds6 -3 0 8923(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8925(_ent(_in))))
		(_port (_int leds6 -4 0 8925(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8934(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds6_out -4 0 8935(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8937(_arch(_uni))))
		(_var (_int leds6_zd -4 0 8957(_prcs 0((i 1)))))
		(_var (_int leds6_GlitchData -6 0 8958(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8956(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 54)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2989          1463643916178 Structure
(_unit VHDL (leds_5_b 0 8987(structure 0 9004))
	(_version vc6)
	(_time 1463643916179 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8a8bd184deddda9d8d89ccd5de8fdc8c888cd98c8f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916176)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9015(_ent (_in))))
				(_port (_int T -4 0 9015(_ent (_in))))
				(_port (_int PAD -4 0 9015(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9012(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_5 0 9018(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9020(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9024
		(_object
			(_prcs
				(line__9026(_arch 0 0 9026(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8990 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8991 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8992 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8993(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8993(_ent(_string \"leds_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 8995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds5 -3 0 8996(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8998(_ent(_in))))
		(_port (_int leds5 -4 0 8998(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds5_out -4 0 9008(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9010(_arch(_uni))))
		(_var (_int leds5_zd -4 0 9030(_prcs 0((i 1)))))
		(_var (_int leds5_GlitchData -6 0 9031(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9029(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2989          1463643916184 Structure
(_unit VHDL (leds_4_b 0 9060(structure 0 9077))
	(_version vc6)
	(_time 1463643916185 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8a8bd184deddda9d8d89ccd5df8fdc8c888cd98c8f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916182)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9088(_ent (_in))))
				(_port (_int T -4 0 9088(_ent (_in))))
				(_port (_int PAD -4 0 9088(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9085(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_4 0 9091(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9093(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9097
		(_object
			(_prcs
				(line__9099(_arch 0 0 9099(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9063 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9064 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9065 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9066(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9066(_ent(_string \"leds_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 9068(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds4 -3 0 9069(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9071(_ent(_in))))
		(_port (_int leds4 -4 0 9071(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds4_out -4 0 9081(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9083(_arch(_uni))))
		(_var (_int leds4_zd -4 0 9103(_prcs 0((i 1)))))
		(_var (_int leds4_GlitchData -6 0 9104(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9102(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2989          1463643916194 Structure
(_unit VHDL (leds_3_b 0 9133(structure 0 9150))
	(_version vc6)
	(_time 1463643916195 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9998c29695cec98e9e9adfc6cb9ccf9f9b9fca9f9c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916192)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9161(_ent (_in))))
				(_port (_int T -4 0 9161(_ent (_in))))
				(_port (_int PAD -4 0 9161(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9158(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_3 0 9164(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9166(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9170
		(_object
			(_prcs
				(line__9172(_arch 0 0 9172(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9136 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9137 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9138 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9139(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9139(_ent(_string \"leds_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 9141(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds3 -3 0 9142(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9144(_ent(_in))))
		(_port (_int leds3 -4 0 9144(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds3_out -4 0 9154(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9156(_arch(_uni))))
		(_var (_int leds3_zd -4 0 9176(_prcs 0((i 1)))))
		(_var (_int leds3_GlitchData -6 0 9177(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9175(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2989          1463643916200 Structure
(_unit VHDL (leds_2_b 0 9206(structure 0 9223))
	(_version vc6)
	(_time 1463643916201 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9998c29695cec98e9e9adfc6ca9ccf9f9b9fca9f9c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916198)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9234(_ent (_in))))
				(_port (_int T -4 0 9234(_ent (_in))))
				(_port (_int PAD -4 0 9234(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9231(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_2 0 9237(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9239(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9243
		(_object
			(_prcs
				(line__9245(_arch 0 0 9245(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9209 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9210 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9211 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9212(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9212(_ent(_string \"leds_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 9214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds2 -3 0 9215(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9217(_ent(_in))))
		(_port (_int leds2 -4 0 9217(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9226(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds2_out -4 0 9227(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9229(_arch(_uni))))
		(_var (_int leds2_zd -4 0 9249(_prcs 0((i 1)))))
		(_var (_int leds2_GlitchData -6 0 9250(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9248(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2989          1463643916209 Structure
(_unit VHDL (leds_1_b 0 9279(structure 0 9296))
	(_version vc6)
	(_time 1463643916210 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code a9a8f2fea5fef9beaeaaeff6f9acffafabaffaafac)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916207)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9307(_ent (_in))))
				(_port (_int T -4 0 9307(_ent (_in))))
				(_port (_int PAD -4 0 9307(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9304(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_1 0 9310(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9312(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9316
		(_object
			(_prcs
				(line__9318(_arch 0 0 9318(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9282 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9283 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9284 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9285(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9285(_ent(_string \"leds_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 9287(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds1 -3 0 9288(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9290(_ent(_in))))
		(_port (_int leds1 -4 0 9290(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9299(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds1_out -4 0 9300(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9302(_arch(_uni))))
		(_var (_int leds1_zd -4 0 9322(_prcs 0((i 1)))))
		(_var (_int leds1_GlitchData -6 0 9323(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9321(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2989          1463643916215 Structure
(_unit VHDL (leds_0_b 0 9352(structure 0 9369))
	(_version vc6)
	(_time 1463643916216 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code a9a8f2fea5fef9beaeaaeff6f8acffafabaffaafac)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916213)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9380(_ent (_in))))
				(_port (_int T -4 0 9380(_ent (_in))))
				(_port (_int PAD -4 0 9380(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9377(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_0 0 9383(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9385(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9389
		(_object
			(_prcs
				(line__9391(_arch 0 0 9391(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9355 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9356 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9357 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9358(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9358(_ent(_string \"leds_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 9360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds0 -3 0 9361(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9363(_ent(_in))))
		(_port (_int leds0 -4 0 9363(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9372(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds0_out -4 0 9373(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9375(_arch(_uni))))
		(_var (_int leds0_zd -4 0 9395(_prcs 0((i 1)))))
		(_var (_int leds0_GlitchData -6 0 9396(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9394(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1387          1463643916225 Structure
(_unit VHDL (oschb 0 9425(structure 0 9432))
	(_version vc6)
	(_time 1463643916226 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code b9b8e7ecb3eeeeafb0beabe3bebebabfbabfb1bfbb)
	(_ent
		(_time 1463643916223)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.osch
			(_object
				(_type (_int ~STRING~15128 1 2005(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int NOM_FREQ 0 1 2005(_ent(_string \"2.08"\))))
				(_port (_int STDBY -1 1 2007(_ent (_in))))
				(_port (_int OSC -1 1 2008(_ent (_out))))
				(_port (_int SEDSTDBY -1 1 2008(_ent (_out))))
			)
		)
	)
	(_inst INST10 0 9434(_comp .machxo2.components.osch)
		(_gen
			((NOM_FREQ)(_string \"20.46"\))
		)
		(_port
			((STDBY)(STDBY))
			((OSC)(OSC))
			((SEDSTDBY)(SEDSTDBY))
		)
		(_use (_ent machxo2 osch)
			(_gen
				((NOM_FREQ)(_string \"20.46"\))
			)
		)
	)
	(_object
		(_port (_int STDBY -1 0 9426(_ent(_in))))
		(_port (_int OSC -1 0 9426(_ent(_out))))
		(_port (_int SEDSTDBY -1 0 9426(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1733          1463643916231 Structure
(_unit VHDL (inst_clk 0 9445(structure 0 9459))
	(_version vc6)
	(_time 1463643916232 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b9b8b8ede5efeeaebebaffe3ebbfeabfebbfb0bfec)
	(_ent
		(_time 1463643916229)
	)
	(_vital vital_level0)
	(_comp
		(OSCHB
			(_object
				(_port (_int STDBY -3 0 9467(_ent (_in))))
				(_port (_int OSC -3 0 9467(_ent (_out))))
				(_port (_int SEDSTDBY -3 0 9467(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -3 0 9464(_ent (_out))))
			)
		)
	)
	(_inst inst_clk_OSCH 0 9470(_comp OSCHB)
		(_port
			((STDBY)(GNDI))
			((OSC)(OSC_out))
			((SEDSTDBY)(_open))
		)
		(_use (_ent . OSCHB)
		)
	)
	(_inst DRIVEGND 0 9472(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9476
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9451(_ent(_string \"inst_clk"\))))
		(_port (_int OSC -3 0 9453(_ent(_out))))
		(_sig (_int OSC_out -3 0 9460(_arch(_uni((i 1))))))
		(_sig (_int GNDI -3 0 9462(_arch(_uni))))
		(_prcs
			(VitalBehavior(_arch 0 0 9480(_prcs (_simple)(_trgt(0))(_sens(1)))))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_model . Structure 1 -1)
)
I 000050 55 1275          1463643916241 Structure
(_unit VHDL (gsr5mode 0 9502(structure 0 9509))
	(_version vc6)
	(_time 1463643916242 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c8c9c79cc39e9edbcccd8c92cfcecccecdcecfcfcb)
	(_ent
		(_time 1463643916239)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 9512(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 9514(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 9503(_ent(_in))))
		(_sig (_int GSRMODE -1 0 9510(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1796          1463643916256 Structure
(_unit VHDL (gsr_instb 0 9524(structure 0 9540))
	(_version vc6)
	(_time 1463643916257 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d8d9d78bd38e8ecd8ddac182dcdfdbdfdcdedadedf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916254)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 9546(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 9549(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 9553
		(_object
			(_prcs
				(line__9555(_arch 0 0 9555(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9527 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9528 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9529 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9530(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9530(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 9532(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 9534(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 9543(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 9558(_prcs (_simple)(_sens(1)))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 37204         1463643916301 Structure
(_unit VHDL (main 0 9579(structure 0 9588))
	(_version vc6)
	(_time 1463643916302 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 07065a0101505a1152035254165d5f015201530106010e)
	(_ent
		(_time 1463643916270)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int A1 -1 0 9681(_ent (_in))))
				(_port (_int DI1 -1 0 9681(_ent (_in))))
				(_port (_int LSR -1 0 9681(_ent (_in))))
				(_port (_int CLK -1 0 9682(_ent (_in))))
				(_port (_int F1 -1 0 9682(_ent (_out))))
				(_port (_int Q1 -1 0 9682(_ent (_out))))
				(_port (_int FCO -1 0 9683(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int A0 -1 0 9686(_ent (_in))))
				(_port (_int DI0 -1 0 9686(_ent (_in))))
				(_port (_int LSR -1 0 9686(_ent (_in))))
				(_port (_int CLK -1 0 9687(_ent (_in))))
				(_port (_int FCI -1 0 9687(_ent (_in))))
				(_port (_int F0 -1 0 9687(_ent (_out))))
				(_port (_int Q0 -1 0 9688(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int A0 -1 0 9691(_ent (_in))))
				(_port (_int DI0 -1 0 9691(_ent (_in))))
				(_port (_int CE -1 0 9691(_ent (_in))))
				(_port (_int CLK -1 0 9692(_ent (_in))))
				(_port (_int FCI -1 0 9692(_ent (_in))))
				(_port (_int F0 -1 0 9692(_ent (_out))))
				(_port (_int Q0 -1 0 9693(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int A1 -1 0 9696(_ent (_in))))
				(_port (_int A0 -1 0 9696(_ent (_in))))
				(_port (_int DI1 -1 0 9696(_ent (_in))))
				(_port (_int DI0 -1 0 9697(_ent (_in))))
				(_port (_int CE -1 0 9697(_ent (_in))))
				(_port (_int CLK -1 0 9697(_ent (_in))))
				(_port (_int FCI -1 0 9698(_ent (_in))))
				(_port (_int F0 -1 0 9698(_ent (_out))))
				(_port (_int Q0 -1 0 9698(_ent (_out))))
				(_port (_int F1 -1 0 9699(_ent (_out))))
				(_port (_int Q1 -1 0 9699(_ent (_out))))
				(_port (_int FCO -1 0 9699(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int A1 -1 0 9702(_ent (_in))))
				(_port (_int A0 -1 0 9702(_ent (_in))))
				(_port (_int DI1 -1 0 9702(_ent (_in))))
				(_port (_int DI0 -1 0 9703(_ent (_in))))
				(_port (_int CE -1 0 9703(_ent (_in))))
				(_port (_int CLK -1 0 9703(_ent (_in))))
				(_port (_int FCI -1 0 9704(_ent (_in))))
				(_port (_int F0 -1 0 9704(_ent (_out))))
				(_port (_int Q0 -1 0 9704(_ent (_out))))
				(_port (_int F1 -1 0 9705(_ent (_out))))
				(_port (_int Q1 -1 0 9705(_ent (_out))))
				(_port (_int FCO -1 0 9705(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int A1 -1 0 9708(_ent (_in))))
				(_port (_int A0 -1 0 9708(_ent (_in))))
				(_port (_int DI1 -1 0 9708(_ent (_in))))
				(_port (_int DI0 -1 0 9709(_ent (_in))))
				(_port (_int LSR -1 0 9709(_ent (_in))))
				(_port (_int CLK -1 0 9709(_ent (_in))))
				(_port (_int FCI -1 0 9710(_ent (_in))))
				(_port (_int F0 -1 0 9710(_ent (_out))))
				(_port (_int Q0 -1 0 9710(_ent (_out))))
				(_port (_int F1 -1 0 9711(_ent (_out))))
				(_port (_int Q1 -1 0 9711(_ent (_out))))
				(_port (_int FCO -1 0 9711(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int A1 -1 0 9714(_ent (_in))))
				(_port (_int A0 -1 0 9714(_ent (_in))))
				(_port (_int DI1 -1 0 9714(_ent (_in))))
				(_port (_int DI0 -1 0 9715(_ent (_in))))
				(_port (_int CE -1 0 9715(_ent (_in))))
				(_port (_int CLK -1 0 9715(_ent (_in))))
				(_port (_int FCI -1 0 9716(_ent (_in))))
				(_port (_int F0 -1 0 9716(_ent (_out))))
				(_port (_int Q0 -1 0 9716(_ent (_out))))
				(_port (_int F1 -1 0 9717(_ent (_out))))
				(_port (_int Q1 -1 0 9717(_ent (_out))))
				(_port (_int FCO -1 0 9717(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int A1 -1 0 9720(_ent (_in))))
				(_port (_int DI1 -1 0 9720(_ent (_in))))
				(_port (_int CE -1 0 9720(_ent (_in))))
				(_port (_int CLK -1 0 9721(_ent (_in))))
				(_port (_int F1 -1 0 9721(_ent (_out))))
				(_port (_int Q1 -1 0 9721(_ent (_out))))
				(_port (_int FCO -1 0 9722(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int A1 -1 0 9725(_ent (_in))))
				(_port (_int A0 -1 0 9725(_ent (_in))))
				(_port (_int DI1 -1 0 9725(_ent (_in))))
				(_port (_int DI0 -1 0 9726(_ent (_in))))
				(_port (_int LSR -1 0 9726(_ent (_in))))
				(_port (_int CLK -1 0 9726(_ent (_in))))
				(_port (_int FCI -1 0 9727(_ent (_in))))
				(_port (_int F0 -1 0 9727(_ent (_out))))
				(_port (_int Q0 -1 0 9727(_ent (_out))))
				(_port (_int F1 -1 0 9728(_ent (_out))))
				(_port (_int Q1 -1 0 9728(_ent (_out))))
				(_port (_int FCO -1 0 9728(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int C0 -1 0 9731(_ent (_in))))
				(_port (_int B0 -1 0 9731(_ent (_in))))
				(_port (_int A0 -1 0 9731(_ent (_in))))
				(_port (_int DI0 -1 0 9732(_ent (_in))))
				(_port (_int M1 -1 0 9732(_ent (_in))))
				(_port (_int CLK -1 0 9732(_ent (_in))))
				(_port (_int F0 -1 0 9733(_ent (_out))))
				(_port (_int Q0 -1 0 9733(_ent (_out))))
				(_port (_int Q1 -1 0 9733(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int C0 -1 0 9736(_ent (_in))))
				(_port (_int B0 -1 0 9736(_ent (_in))))
				(_port (_int DI0 -1 0 9736(_ent (_in))))
				(_port (_int CE -1 0 9737(_ent (_in))))
				(_port (_int CLK -1 0 9737(_ent (_in))))
				(_port (_int F0 -1 0 9737(_ent (_out))))
				(_port (_int Q0 -1 0 9738(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D0 -1 0 9741(_ent (_in))))
				(_port (_int C0 -1 0 9741(_ent (_in))))
				(_port (_int A0 -1 0 9741(_ent (_in))))
				(_port (_int DI0 -1 0 9742(_ent (_in))))
				(_port (_int CE -1 0 9742(_ent (_in))))
				(_port (_int CLK -1 0 9742(_ent (_in))))
				(_port (_int F0 -1 0 9743(_ent (_out))))
				(_port (_int Q0 -1 0 9743(_ent (_out))))
			)
		)
		(inst_lcd_sender_SLICE_14
			(_object
				(_port (_int D0 -1 0 9746(_ent (_in))))
				(_port (_int C0 -1 0 9746(_ent (_in))))
				(_port (_int B0 -1 0 9746(_ent (_in))))
				(_port (_int A0 -1 0 9747(_ent (_in))))
				(_port (_int DI0 -1 0 9747(_ent (_in))))
				(_port (_int M1 -1 0 9747(_ent (_in))))
				(_port (_int CLK -1 0 9748(_ent (_in))))
				(_port (_int F0 -1 0 9748(_ent (_out))))
				(_port (_int Q0 -1 0 9748(_ent (_out))))
				(_port (_int Q1 -1 0 9749(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 9752(_ent (_in))))
				(_port (_int C1 -1 0 9752(_ent (_in))))
				(_port (_int D0 -1 0 9752(_ent (_in))))
				(_port (_int C0 -1 0 9753(_ent (_in))))
				(_port (_int A0 -1 0 9753(_ent (_in))))
				(_port (_int DI0 -1 0 9753(_ent (_in))))
				(_port (_int LSR -1 0 9754(_ent (_in))))
				(_port (_int CLK -1 0 9754(_ent (_in))))
				(_port (_int F0 -1 0 9754(_ent (_out))))
				(_port (_int Q0 -1 0 9755(_ent (_out))))
				(_port (_int F1 -1 0 9755(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int DI0 -1 0 9758(_ent (_in))))
				(_port (_int LSR -1 0 9758(_ent (_in))))
				(_port (_int CLK -1 0 9758(_ent (_in))))
				(_port (_int F0 -1 0 9759(_ent (_out))))
				(_port (_int Q0 -1 0 9759(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int DI0 -1 0 9762(_ent (_in))))
				(_port (_int LSR -1 0 9762(_ent (_in))))
				(_port (_int CLK -1 0 9762(_ent (_in))))
				(_port (_int F0 -1 0 9763(_ent (_out))))
				(_port (_int Q0 -1 0 9763(_ent (_out))))
			)
		)
		(SLICE_20
			(_object
				(_port (_int DI0 -1 0 9766(_ent (_in))))
				(_port (_int LSR -1 0 9766(_ent (_in))))
				(_port (_int CLK -1 0 9766(_ent (_in))))
				(_port (_int F0 -1 0 9767(_ent (_out))))
				(_port (_int Q0 -1 0 9767(_ent (_out))))
			)
		)
		(SLICE_22
			(_object
				(_port (_int DI0 -1 0 9770(_ent (_in))))
				(_port (_int LSR -1 0 9770(_ent (_in))))
				(_port (_int CLK -1 0 9770(_ent (_in))))
				(_port (_int F0 -1 0 9771(_ent (_out))))
				(_port (_int Q0 -1 0 9771(_ent (_out))))
			)
		)
		(SLICE_24
			(_object
				(_port (_int DI0 -1 0 9774(_ent (_in))))
				(_port (_int LSR -1 0 9774(_ent (_in))))
				(_port (_int CLK -1 0 9774(_ent (_in))))
				(_port (_int F0 -1 0 9775(_ent (_out))))
				(_port (_int Q0 -1 0 9775(_ent (_out))))
			)
		)
		(SLICE_26
			(_object
				(_port (_int DI0 -1 0 9778(_ent (_in))))
				(_port (_int LSR -1 0 9778(_ent (_in))))
				(_port (_int CLK -1 0 9778(_ent (_in))))
				(_port (_int F0 -1 0 9779(_ent (_out))))
				(_port (_int Q0 -1 0 9779(_ent (_out))))
				(_port (_int F1 -1 0 9779(_ent (_out))))
			)
		)
		(SLICE_27
			(_object
				(_port (_int D0 -1 0 9782(_ent (_in))))
				(_port (_int B0 -1 0 9782(_ent (_in))))
				(_port (_int LSR -1 0 9782(_ent (_in))))
				(_port (_int F0 -1 0 9783(_ent (_out))))
				(_port (_int Q0 -1 0 9783(_ent (_out))))
				(_port (_int F1 -1 0 9783(_ent (_out))))
			)
		)
		(i832_SLICE_28
			(_object
				(_port (_int D1 -1 0 9786(_ent (_in))))
				(_port (_int C1 -1 0 9786(_ent (_in))))
				(_port (_int B1 -1 0 9786(_ent (_in))))
				(_port (_int A1 -1 0 9787(_ent (_in))))
				(_port (_int D0 -1 0 9787(_ent (_in))))
				(_port (_int C0 -1 0 9787(_ent (_in))))
				(_port (_int B0 -1 0 9788(_ent (_in))))
				(_port (_int A0 -1 0 9788(_ent (_in))))
				(_port (_int M0 -1 0 9788(_ent (_in))))
				(_port (_int OFX0 -1 0 9789(_ent (_out))))
			)
		)
		(i828_SLICE_29
			(_object
				(_port (_int D1 -1 0 9792(_ent (_in))))
				(_port (_int C1 -1 0 9792(_ent (_in))))
				(_port (_int B1 -1 0 9792(_ent (_in))))
				(_port (_int A1 -1 0 9793(_ent (_in))))
				(_port (_int D0 -1 0 9793(_ent (_in))))
				(_port (_int C0 -1 0 9793(_ent (_in))))
				(_port (_int B0 -1 0 9794(_ent (_in))))
				(_port (_int A0 -1 0 9794(_ent (_in))))
				(_port (_int M0 -1 0 9794(_ent (_in))))
				(_port (_int OFX0 -1 0 9795(_ent (_out))))
			)
		)
		(SLICE_30
			(_object
				(_port (_int D1 -1 0 9798(_ent (_in))))
				(_port (_int C1 -1 0 9798(_ent (_in))))
				(_port (_int B1 -1 0 9798(_ent (_in))))
				(_port (_int A1 -1 0 9799(_ent (_in))))
				(_port (_int D0 -1 0 9799(_ent (_in))))
				(_port (_int A0 -1 0 9799(_ent (_in))))
				(_port (_int LSR -1 0 9800(_ent (_in))))
				(_port (_int F0 -1 0 9800(_ent (_out))))
				(_port (_int Q0 -1 0 9800(_ent (_out))))
				(_port (_int F1 -1 0 9801(_ent (_out))))
			)
		)
		(SLICE_31
			(_object
				(_port (_int D1 -1 0 9804(_ent (_in))))
				(_port (_int C1 -1 0 9804(_ent (_in))))
				(_port (_int D0 -1 0 9804(_ent (_in))))
				(_port (_int C0 -1 0 9805(_ent (_in))))
				(_port (_int B0 -1 0 9805(_ent (_in))))
				(_port (_int A0 -1 0 9805(_ent (_in))))
				(_port (_int F0 -1 0 9806(_ent (_out))))
				(_port (_int F1 -1 0 9806(_ent (_out))))
			)
		)
		(SLICE_32
			(_object
				(_port (_int D1 -1 0 9809(_ent (_in))))
				(_port (_int C1 -1 0 9809(_ent (_in))))
				(_port (_int B1 -1 0 9809(_ent (_in))))
				(_port (_int A1 -1 0 9810(_ent (_in))))
				(_port (_int D0 -1 0 9810(_ent (_in))))
				(_port (_int C0 -1 0 9810(_ent (_in))))
				(_port (_int B0 -1 0 9811(_ent (_in))))
				(_port (_int A0 -1 0 9811(_ent (_in))))
				(_port (_int LSR -1 0 9811(_ent (_in))))
				(_port (_int F0 -1 0 9812(_ent (_out))))
				(_port (_int Q0 -1 0 9812(_ent (_out))))
				(_port (_int F1 -1 0 9812(_ent (_out))))
			)
		)
		(SLICE_33
			(_object
				(_port (_int D1 -1 0 9815(_ent (_in))))
				(_port (_int C1 -1 0 9815(_ent (_in))))
				(_port (_int D0 -1 0 9815(_ent (_in))))
				(_port (_int C0 -1 0 9816(_ent (_in))))
				(_port (_int B0 -1 0 9816(_ent (_in))))
				(_port (_int A0 -1 0 9816(_ent (_in))))
				(_port (_int LSR -1 0 9817(_ent (_in))))
				(_port (_int F0 -1 0 9817(_ent (_out))))
				(_port (_int Q0 -1 0 9817(_ent (_out))))
				(_port (_int F1 -1 0 9818(_ent (_out))))
			)
		)
		(SLICE_34
			(_object
				(_port (_int D1 -1 0 9821(_ent (_in))))
				(_port (_int C1 -1 0 9821(_ent (_in))))
				(_port (_int D0 -1 0 9821(_ent (_in))))
				(_port (_int C0 -1 0 9822(_ent (_in))))
				(_port (_int B0 -1 0 9822(_ent (_in))))
				(_port (_int A0 -1 0 9822(_ent (_in))))
				(_port (_int LSR -1 0 9823(_ent (_in))))
				(_port (_int F0 -1 0 9823(_ent (_out))))
				(_port (_int Q0 -1 0 9823(_ent (_out))))
				(_port (_int F1 -1 0 9824(_ent (_out))))
			)
		)
		(SLICE_35
			(_object
				(_port (_int D1 -1 0 9827(_ent (_in))))
				(_port (_int C1 -1 0 9827(_ent (_in))))
				(_port (_int B1 -1 0 9827(_ent (_in))))
				(_port (_int A1 -1 0 9828(_ent (_in))))
				(_port (_int D0 -1 0 9828(_ent (_in))))
				(_port (_int C0 -1 0 9828(_ent (_in))))
				(_port (_int B0 -1 0 9829(_ent (_in))))
				(_port (_int A0 -1 0 9829(_ent (_in))))
				(_port (_int LSR -1 0 9829(_ent (_in))))
				(_port (_int F0 -1 0 9830(_ent (_out))))
				(_port (_int Q0 -1 0 9830(_ent (_out))))
				(_port (_int F1 -1 0 9830(_ent (_out))))
			)
		)
		(SLICE_36
			(_object
				(_port (_int D1 -1 0 9833(_ent (_in))))
				(_port (_int C1 -1 0 9833(_ent (_in))))
				(_port (_int B1 -1 0 9833(_ent (_in))))
				(_port (_int A1 -1 0 9834(_ent (_in))))
				(_port (_int D0 -1 0 9834(_ent (_in))))
				(_port (_int C0 -1 0 9834(_ent (_in))))
				(_port (_int B0 -1 0 9835(_ent (_in))))
				(_port (_int A0 -1 0 9835(_ent (_in))))
				(_port (_int M1 -1 0 9835(_ent (_in))))
				(_port (_int M0 -1 0 9836(_ent (_in))))
				(_port (_int CLK -1 0 9836(_ent (_in))))
				(_port (_int F0 -1 0 9836(_ent (_out))))
				(_port (_int Q0 -1 0 9837(_ent (_out))))
				(_port (_int F1 -1 0 9837(_ent (_out))))
				(_port (_int Q1 -1 0 9837(_ent (_out))))
			)
		)
		(SLICE_37
			(_object
				(_port (_int D1 -1 0 9840(_ent (_in))))
				(_port (_int C1 -1 0 9840(_ent (_in))))
				(_port (_int B1 -1 0 9840(_ent (_in))))
				(_port (_int A1 -1 0 9841(_ent (_in))))
				(_port (_int D0 -1 0 9841(_ent (_in))))
				(_port (_int C0 -1 0 9841(_ent (_in))))
				(_port (_int B0 -1 0 9842(_ent (_in))))
				(_port (_int A0 -1 0 9842(_ent (_in))))
				(_port (_int M0 -1 0 9842(_ent (_in))))
				(_port (_int CLK -1 0 9843(_ent (_in))))
				(_port (_int F0 -1 0 9843(_ent (_out))))
				(_port (_int Q0 -1 0 9843(_ent (_out))))
				(_port (_int F1 -1 0 9844(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 9847(_ent (_in))))
				(_port (_int lcdbus8 -1 0 9847(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 9850(_ent (_in))))
				(_port (_int lcdbus9 -1 0 9850(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 9853(_ent (_in))))
				(_port (_int lcdbus4 -1 0 9853(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 9856(_ent (_in))))
				(_port (_int lcdbus5 -1 0 9856(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 9859(_ent (_in))))
				(_port (_int lcdbus6 -1 0 9859(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 9862(_ent (_in))))
				(_port (_int lcdbus7 -1 0 9862(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 9865(_ent (_in))))
				(_port (_int lcdbus12 -1 0 9865(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 9868(_ent (_in))))
				(_port (_int lcdbus3 -1 0 9868(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 9871(_ent (_in))))
				(_port (_int lcdbus2 -1 0 9871(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 9874(_ent (_in))))
				(_port (_int lcdbus11 -1 0 9874(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 9877(_ent (_in))))
				(_port (_int lcdbus13 -1 0 9877(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 9880(_ent (_in))))
				(_port (_int lcdbus14 -1 0 9880(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 9883(_ent (_in))))
				(_port (_int lcdbus15 -1 0 9883(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 9886(_ent (_in))))
				(_port (_int lcdbus10 -1 0 9886(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 9889(_ent (_in))))
				(_port (_int lcdbus1 -1 0 9889(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 9892(_ent (_in))))
				(_port (_int lcdbus0 -1 0 9892(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 9895(_ent (_in))))
				(_port (_int lcdrs -1 0 9895(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 9898(_ent (_in))))
				(_port (_int lcdwr -1 0 9898(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 9901(_ent (_in))))
				(_port (_int lcdreset -1 0 9901(_ent (_out))))
			)
		)
		(lcd_teB
			(_object
				(_port (_int PADDO -1 0 9904(_ent (_in))))
				(_port (_int lcdte -1 0 9904(_ent (_out))))
			)
		)
		(leds_7_B
			(_object
				(_port (_int PADDO -1 0 9907(_ent (_in))))
				(_port (_int leds7 -1 0 9907(_ent (_out))))
			)
		)
		(leds_6_B
			(_object
				(_port (_int PADDO -1 0 9910(_ent (_in))))
				(_port (_int leds6 -1 0 9910(_ent (_out))))
			)
		)
		(leds_5_B
			(_object
				(_port (_int PADDO -1 0 9913(_ent (_in))))
				(_port (_int leds5 -1 0 9913(_ent (_out))))
			)
		)
		(leds_4_B
			(_object
				(_port (_int PADDO -1 0 9916(_ent (_in))))
				(_port (_int leds4 -1 0 9916(_ent (_out))))
			)
		)
		(leds_3_B
			(_object
				(_port (_int PADDO -1 0 9919(_ent (_in))))
				(_port (_int leds3 -1 0 9919(_ent (_out))))
			)
		)
		(leds_2_B
			(_object
				(_port (_int PADDO -1 0 9922(_ent (_in))))
				(_port (_int leds2 -1 0 9922(_ent (_out))))
			)
		)
		(leds_1_B
			(_object
				(_port (_int PADDO -1 0 9925(_ent (_in))))
				(_port (_int leds1 -1 0 9925(_ent (_out))))
			)
		)
		(leds_0_B
			(_object
				(_port (_int PADDO -1 0 9928(_ent (_in))))
				(_port (_int leds0 -1 0 9928(_ent (_out))))
			)
		)
		(inst_clk
			(_object
				(_port (_int OSC -1 0 9931(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 9934(_ent (_in))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 9937(_comp SLICE_0)
		(_port
			((A1)(n6))
			((DI1)(n35))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((F1)(n35))
			((Q1)(n6))
			((FCO)(n1061))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 9940(_comp SLICE_1)
		(_port
			((A0)(count_5))
			((DI0)(n30))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1063))
			((F0)(n30))
			((Q0)(count_5))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 9943(_comp SLICE_2)
		(_port
			((A0)(tmp_7))
			((DI0)(n38))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1060))
			((F0)(n38))
			((Q0)(tmp_7))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 9946(_comp SLICE_3)
		(_port
			((A1)(tmp_6))
			((A0)(tmp_5))
			((DI1)(n39))
			((DI0)(n40))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1059))
			((F0)(n40))
			((Q0)(tmp_5))
			((F1)(n39))
			((Q1)(tmp_6))
			((FCO)(n1060))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 9950(_comp SLICE_4)
		(_port
			((A1)(tmp_2))
			((A0)(tmp_1))
			((DI1)(n43))
			((DI0)(n44))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1057))
			((F0)(n44))
			((Q0)(tmp_1))
			((F1)(n43))
			((Q1)(tmp_2))
			((FCO)(n1058))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 9954(_comp SLICE_5)
		(_port
			((A1)(count_4))
			((A0)(count_3))
			((DI1)(n31))
			((DI0)(n32))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1062))
			((F0)(n32))
			((Q0)(count_3))
			((F1)(n31))
			((Q1)(count_4))
			((FCO)(n1063))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 9958(_comp SLICE_6)
		(_port
			((A1)(tmp_4))
			((A0)(tmp_3))
			((DI1)(n41))
			((DI0)(n42))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1058))
			((F0)(n42))
			((Q0)(tmp_3))
			((F1)(n41))
			((Q1)(tmp_4))
			((FCO)(n1059))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 9962(_comp SLICE_7)
		(_port
			((A1)(tmp_0))
			((DI1)(n45))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((F1)(n45))
			((Q1)(tmp_0))
			((FCO)(n1057))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 9965(_comp SLICE_8)
		(_port
			((A1)(count_2))
			((A0)(count_1))
			((DI1)(n33))
			((DI0)(n34))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1061))
			((F0)(n34))
			((Q0)(count_1))
			((F1)(n33))
			((Q1)(count_2))
			((FCO)(n1062))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_11I 0 9969(_comp SLICE_11)
		(_port
			((C0)(n577))
			((B0)(n576))
			((A0)(n343))
			((DI0)(clk133_enable_10))
			((M1)(inst_lcd_sender_n338))
			((CLK)(clk133))
			((F0)(clk133_enable_10))
			((Q0)(inst_lcd_sender_n342))
			((Q1)(inst_lcd_sender_n358))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 9973(_comp SLICE_12)
		(_port
			((C0)(n580))
			((B0)(n581))
			((DI0)(n1124))
			((CE)(clk133_enable_10))
			((CLK)(clk133))
			((F0)(n1124))
			((Q0)(lcd_rs_c))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 9976(_comp SLICE_13)
		(_port
			((D0)(n1096))
			((C0)(tmp_0))
			((A0)(lcd_te_c))
			((DI0)(lcd_te_N_87))
			((CE)(clk133_enable_8))
			((CLK)(clk133))
			((F0)(lcd_te_N_87))
			((Q0)(lcd_te_c))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst inst_lcd_sender_SLICE_14I 0 9980(_comp inst_lcd_sender_SLICE_14)
		(_port
			((D0)(inst_lcd_sender_n341))
			((C0)(inst_lcd_sender_n358))
			((B0)(lcd_wr_c))
			((A0)(clk133_enable_10))
			((DI0)(inst_lcd_sender_lcd_wr_N_152))
			((M1)(inst_lcd_sender_n342))
			((CLK)(clk133))
			((F0)(inst_lcd_sender_lcd_wr_N_152))
			((Q0)(lcd_wr_c))
			((Q1)(inst_lcd_sender_n341))
		)
		(_use (_ent . inst_lcd_sender_SLICE_14)
		)
	)
	(_inst SLICE_15I 0 9986(_comp SLICE_15)
		(_port
			((D1)(n577))
			((C1)(n576))
			((D0)(n577))
			((C0)(n576))
			((A0)(n343))
			((DI0)(n565))
			((LSR)(inst_lcd_sender_n358))
			((CLK)(clk133))
			((F0)(n565))
			((Q0)(n343))
			((F1)(n1125))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 9990(_comp SLICE_16)
		(_port
			((DI0)(n1139_001_BUF1))
			((LSR)(n1122))
			((CLK)(FSM_lcd_arbiter_3_N_2_0))
			((F0)(n1139_001_BUF1))
			((Q0)(n572))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst SLICE_18I 0 9993(_comp SLICE_18)
		(_port
			((DI0)(n1139_000_BUF1))
			((LSR)(lcd_sender_go_N_100))
			((CLK)(lcd_sender_go_N_100))
			((F0)(n1139_000_BUF1))
			((Q0)(n576))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst SLICE_20I 0 9996(_comp SLICE_20)
		(_port
			((DI0)(n1139))
			((LSR)(lcd_sender_data1command0_N_92))
			((CLK)(lcd_sender_data1command0_N_92))
			((F0)(n1139))
			((Q0)(n580))
		)
		(_use (_ent . SLICE_20)
		)
	)
	(_inst SLICE_22I 0 9999(_comp SLICE_22)
		(_port
			((DI0)(n1139_004_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_17))
			((CLK)(leds_c_generated_1))
			((F0)(n1139_004_BUF1))
			((Q0)(n584))
		)
		(_use (_ent . SLICE_22)
		)
	)
	(_inst SLICE_24I 0 10002(_comp SLICE_24)
		(_port
			((DI0)(n1139_003_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_14))
			((CLK)(leds_c_generated_2))
			((F0)(n1139_003_BUF1))
			((Q0)(n588))
		)
		(_use (_ent . SLICE_24)
		)
	)
	(_inst SLICE_26I 0 10005(_comp SLICE_26)
		(_port
			((DI0)(n1139_002_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_11))
			((CLK)(leds_c_generated_3))
			((F0)(n1139_002_BUF1))
			((Q0)(n592))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_26)
		)
	)
	(_inst SLICE_27I 0 10009(_comp SLICE_27)
		(_port
			((D0)(count_2))
			((B0)(count_1))
			((LSR)(leds_c_generated_3))
			((F0)(n4))
			((Q0)(n593))
			((F1)(VCC_net))
		)
		(_use (_ent . SLICE_27)
		)
	)
	(_inst i832_SLICE_28I 0 10012(_comp i832_SLICE_28)
		(_port
			((D1)(n592))
			((C1)(n577))
			((B1)(n593))
			((A1)(n576))
			((D0)(n1129))
			((C0)(n1127))
			((B0)(n1125))
			((A0)(n1128))
			((M0)(n1126))
			((OFX0)(lcd_sender_go_N_100))
		)
		(_use (_ent . i832_SLICE_28)
		)
	)
	(_inst i828_SLICE_29I 0 10015(_comp i828_SLICE_29)
		(_port
			((D1)(n581))
			((C1)(n592))
			((B1)(n580))
			((A1)(n593))
			((D0)(n1128))
			((C0)(n1129))
			((B0)(n1124))
			((A0)(n1127))
			((M0)(n1126))
			((OFX0)(lcd_sender_data1command0_N_92))
		)
		(_use (_ent . i828_SLICE_29)
		)
	)
	(_inst SLICE_30I 0 10019(_comp SLICE_30)
		(_port
			((D1)(n1126))
			((C1)(n1127))
			((B1)(n1128))
			((A1)(n1129))
			((D0)(n572))
			((A0)(n573))
			((LSR)(leds_c_generated_2))
			((F0)(n1129))
			((Q0)(n589))
			((F1)(FSM_lcd_arbiter_3_N_2_0))
		)
		(_use (_ent . SLICE_30)
		)
	)
	(_inst SLICE_31I 0 10023(_comp SLICE_31)
		(_port
			((D1)(n593))
			((C1)(n592))
			((D0)(n1126))
			((C0)(n1128))
			((B0)(n1129))
			((A0)(n1127))
			((F0)(n1122))
			((F1)(n1128))
		)
		(_use (_ent . SLICE_31)
		)
	)
	(_inst SLICE_32I 0 10026(_comp SLICE_32)
		(_port
			((D1)(tmp_5))
			((C1)(n12))
			((B1)(tmp_4))
			((A1)(tmp_7))
			((D0)(tmp_6))
			((C0)(tmp_3))
			((B0)(tmp_2))
			((A0)(tmp_1))
			((LSR)(leds_c_generated_1))
			((F0)(n12))
			((Q0)(n585))
			((F1)(n1096))
		)
		(_use (_ent . SLICE_32)
		)
	)
	(_inst SLICE_33I 0 10030(_comp SLICE_33)
		(_port
			((D1)(n585))
			((C1)(n584))
			((D0)(n1126))
			((C0)(n1128))
			((B0)(n1127))
			((A0)(n1129))
			((LSR)(lcd_sender_go_N_100))
			((F0)(FSM_lcd_arbiter_3_N_17))
			((Q0)(n577))
			((F1)(n1127))
		)
		(_use (_ent . SLICE_33)
		)
	)
	(_inst SLICE_34I 0 10034(_comp SLICE_34)
		(_port
			((D1)(n588))
			((C1)(n589))
			((D0)(n1129))
			((C0)(n1126))
			((B0)(n1128))
			((A0)(n1127))
			((LSR)(lcd_sender_data1command0_N_92))
			((F0)(leds_c_generated_1))
			((Q0)(n581))
			((F1)(n1126))
		)
		(_use (_ent . SLICE_34)
		)
	)
	(_inst SLICE_35I 0 10038(_comp SLICE_35)
		(_port
			((D1)(count_5))
			((C1)(count_3))
			((B1)(n4))
			((A1)(count_4))
			((D0)(tmp_0))
			((C0)(clk133_enable_8))
			((B0)(lcd_te_c))
			((A0)(n1096))
			((LSR)(FSM_lcd_arbiter_3_N_2_0))
			((F0)(clk133_enable_9))
			((Q0)(n573))
			((F1)(clk133_enable_8))
		)
		(_use (_ent . SLICE_35)
		)
	)
	(_inst SLICE_36I 0 10043(_comp SLICE_36)
		(_port
			((D1)(n1128))
			((C1)(n1126))
			((B1)(n1127))
			((A1)(n1129))
			((D0)(n1128))
			((C0)(n1126))
			((B0)(n1127))
			((A0)(n1129))
			((M1)(inst_lcd_sender_n340))
			((M0)(inst_lcd_sender_n341))
			((CLK)(clk133))
			((F0)(FSM_lcd_arbiter_3_N_14))
			((Q0)(inst_lcd_sender_n340))
			((F1)(FSM_lcd_arbiter_3_N_11))
			((Q1)(inst_lcd_sender_n339))
		)
		(_use (_ent . SLICE_36)
		)
	)
	(_inst SLICE_37I 0 10049(_comp SLICE_37)
		(_port
			((D1)(n1129))
			((C1)(n1127))
			((B1)(n1128))
			((A1)(n1126))
			((D0)(n1129))
			((C0)(n1127))
			((B0)(n1128))
			((A0)(n1126))
			((M0)(inst_lcd_sender_n339))
			((CLK)(clk133))
			((F0)(leds_c_generated_2))
			((Q0)(inst_lcd_sender_n338))
			((F1)(leds_c_generated_3))
		)
		(_use (_ent . SLICE_37)
		)
	)
	(_inst lcd_bus_8_I 0 10054(_comp lcd_bus_8_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_9_I 0 10056(_comp lcd_bus_9_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_4_I 0 10058(_comp lcd_bus_4_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_5_I 0 10060(_comp lcd_bus_5_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_6_I 0 10062(_comp lcd_bus_6_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_7_I 0 10064(_comp lcd_bus_7_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_12_I 0 10066(_comp lcd_bus_12_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_3_I 0 10068(_comp lcd_bus_3_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 10070(_comp lcd_bus_2_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_11_I 0 10072(_comp lcd_bus_11_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_13_I 0 10074(_comp lcd_bus_13_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_14_I 0 10076(_comp lcd_bus_14_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_15_I 0 10078(_comp lcd_bus_15_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_10_I 0 10080(_comp lcd_bus_10_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_1_I 0 10082(_comp lcd_bus_1_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 10084(_comp lcd_bus_0_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_rsI 0 10086(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 10088(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst lcd_resetI 0 10090(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_teI 0 10092(_comp lcd_teB)
		(_port
			((PADDO)(lcd_te_c))
			((lcdte)(lcd_te))
		)
		(_use (_ent . lcd_teB)
		)
	)
	(_inst leds_7_I 0 10094(_comp leds_7_B)
		(_port
			((PADDO)(VCC_net))
			((leds7)(leds(7)))
		)
		(_use (_ent . leds_7_B)
		)
	)
	(_inst leds_6_I 0 10096(_comp leds_6_B)
		(_port
			((PADDO)(VCC_net))
			((leds6)(leds(6)))
		)
		(_use (_ent . leds_6_B)
		)
	)
	(_inst leds_5_I 0 10098(_comp leds_5_B)
		(_port
			((PADDO)(VCC_net))
			((leds5)(leds(5)))
		)
		(_use (_ent . leds_5_B)
		)
	)
	(_inst leds_4_I 0 10100(_comp leds_4_B)
		(_port
			((PADDO)(VCC_net))
			((leds4)(leds(4)))
		)
		(_use (_ent . leds_4_B)
		)
	)
	(_inst leds_3_I 0 10102(_comp leds_3_B)
		(_port
			((PADDO)(VCC_net))
			((leds3)(leds(3)))
		)
		(_use (_ent . leds_3_B)
		)
	)
	(_inst leds_2_I 0 10104(_comp leds_2_B)
		(_port
			((PADDO)(VCC_net))
			((leds2)(leds(2)))
		)
		(_use (_ent . leds_2_B)
		)
	)
	(_inst leds_1_I 0 10106(_comp leds_1_B)
		(_port
			((PADDO)(VCC_net))
			((leds1)(leds(1)))
		)
		(_use (_ent . leds_1_B)
		)
	)
	(_inst leds_0_I 0 10108(_comp leds_0_B)
		(_port
			((PADDO)(VCC_net))
			((leds0)(leds(0)))
		)
		(_use (_ent . leds_0_B)
		)
	)
	(_inst inst_clkI 0 10110(_comp inst_clk)
		(_port
			((OSC)(clk133))
		)
		(_use (_ent . inst_clk)
		)
	)
	(_inst GSR_INST 0 10112(_comp GSR_INSTB)
		(_port
			((GSRNET)(lcd_te_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst PUR_INST 0 10114(_comp .machxo2.components.pur)
		(_port
			((pur)(VCC_net))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9580(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 9580(_ent(_out))))
		(_port (_int lcd_rs -1 0 9580(_ent(_out))))
		(_port (_int lcd_wr -1 0 9581(_ent(_out))))
		(_port (_int lcd_reset -1 0 9581(_ent(_out))))
		(_port (_int lcd_te -1 0 9582(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9582(_array -1 ((_dto i 7 i 0)))))
		(_port (_int leds 1 0 9582(_ent(_out))))
		(_sig (_int n6 -1 0 9589(_arch(_uni))))
		(_sig (_int n35 -1 0 9590(_arch(_uni))))
		(_sig (_int clk133_enable_8 -1 0 9591(_arch(_uni))))
		(_sig (_int clk133 -1 0 9592(_arch(_uni))))
		(_sig (_int n1061 -1 0 9593(_arch(_uni))))
		(_sig (_int count_5 -1 0 9594(_arch(_uni))))
		(_sig (_int n30 -1 0 9595(_arch(_uni))))
		(_sig (_int n1063 -1 0 9596(_arch(_uni))))
		(_sig (_int tmp_7 -1 0 9597(_arch(_uni))))
		(_sig (_int n38 -1 0 9598(_arch(_uni))))
		(_sig (_int clk133_enable_9 -1 0 9599(_arch(_uni))))
		(_sig (_int n1060 -1 0 9600(_arch(_uni))))
		(_sig (_int tmp_6 -1 0 9601(_arch(_uni))))
		(_sig (_int tmp_5 -1 0 9602(_arch(_uni))))
		(_sig (_int n39 -1 0 9603(_arch(_uni))))
		(_sig (_int n40 -1 0 9604(_arch(_uni))))
		(_sig (_int n1059 -1 0 9605(_arch(_uni))))
		(_sig (_int tmp_2 -1 0 9606(_arch(_uni))))
		(_sig (_int tmp_1 -1 0 9607(_arch(_uni))))
		(_sig (_int n43 -1 0 9608(_arch(_uni))))
		(_sig (_int n44 -1 0 9609(_arch(_uni))))
		(_sig (_int n1057 -1 0 9610(_arch(_uni))))
		(_sig (_int n1058 -1 0 9611(_arch(_uni))))
		(_sig (_int count_4 -1 0 9612(_arch(_uni))))
		(_sig (_int count_3 -1 0 9613(_arch(_uni))))
		(_sig (_int n31 -1 0 9614(_arch(_uni))))
		(_sig (_int n32 -1 0 9615(_arch(_uni))))
		(_sig (_int n1062 -1 0 9616(_arch(_uni))))
		(_sig (_int tmp_4 -1 0 9617(_arch(_uni))))
		(_sig (_int tmp_3 -1 0 9618(_arch(_uni))))
		(_sig (_int n41 -1 0 9619(_arch(_uni))))
		(_sig (_int n42 -1 0 9620(_arch(_uni))))
		(_sig (_int tmp_0 -1 0 9621(_arch(_uni))))
		(_sig (_int n45 -1 0 9622(_arch(_uni))))
		(_sig (_int count_2 -1 0 9623(_arch(_uni))))
		(_sig (_int count_1 -1 0 9624(_arch(_uni))))
		(_sig (_int n33 -1 0 9625(_arch(_uni))))
		(_sig (_int n34 -1 0 9626(_arch(_uni))))
		(_sig (_int n577 -1 0 9627(_arch(_uni))))
		(_sig (_int n576 -1 0 9628(_arch(_uni))))
		(_sig (_int n343 -1 0 9629(_arch(_uni))))
		(_sig (_int clk133_enable_10 -1 0 9630(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n338 -1 0 9631(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n342 -1 0 9632(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n358 -1 0 9633(_arch(_uni))))
		(_sig (_int n580 -1 0 9634(_arch(_uni))))
		(_sig (_int n581 -1 0 9635(_arch(_uni))))
		(_sig (_int n1124 -1 0 9636(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 9637(_arch(_uni))))
		(_sig (_int n1096 -1 0 9638(_arch(_uni))))
		(_sig (_int lcd_te_c -1 0 9639(_arch(_uni))))
		(_sig (_int lcd_te_N_87 -1 0 9640(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n341 -1 0 9641(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 9642(_arch(_uni))))
		(_sig (_int inst_lcd_sender_lcd_wr_N_152 -1 0 9643(_arch(_uni))))
		(_sig (_int n565 -1 0 9644(_arch(_uni))))
		(_sig (_int n1125 -1 0 9645(_arch(_uni))))
		(_sig (_int n1139_001_BUF1 -1 0 9646(_arch(_uni))))
		(_sig (_int n1122 -1 0 9647(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_2_0 -1 0 9648(_arch(_uni))))
		(_sig (_int n572 -1 0 9649(_arch(_uni))))
		(_sig (_int n1139_000_BUF1 -1 0 9650(_arch(_uni))))
		(_sig (_int lcd_sender_go_N_100 -1 0 9651(_arch(_uni))))
		(_sig (_int n1139 -1 0 9652(_arch(_uni))))
		(_sig (_int lcd_sender_data1command0_N_92 -1 0 9653(_arch(_uni))))
		(_sig (_int n1139_004_BUF1 -1 0 9654(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_17 -1 0 9655(_arch(_uni))))
		(_sig (_int leds_c_generated_1 -1 0 9656(_arch(_uni))))
		(_sig (_int n584 -1 0 9657(_arch(_uni))))
		(_sig (_int n1139_003_BUF1 -1 0 9658(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_14 -1 0 9659(_arch(_uni))))
		(_sig (_int leds_c_generated_2 -1 0 9660(_arch(_uni))))
		(_sig (_int n588 -1 0 9661(_arch(_uni))))
		(_sig (_int n1139_002_BUF1 -1 0 9662(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_11 -1 0 9663(_arch(_uni))))
		(_sig (_int leds_c_generated_3 -1 0 9664(_arch(_uni))))
		(_sig (_int n592 -1 0 9665(_arch(_uni))))
		(_sig (_int GND_net -1 0 9666(_arch(_uni))))
		(_sig (_int n4 -1 0 9667(_arch(_uni))))
		(_sig (_int n593 -1 0 9668(_arch(_uni))))
		(_sig (_int VCC_net -1 0 9669(_arch(_uni))))
		(_sig (_int n1129 -1 0 9670(_arch(_uni))))
		(_sig (_int n1127 -1 0 9671(_arch(_uni))))
		(_sig (_int n1128 -1 0 9672(_arch(_uni))))
		(_sig (_int n1126 -1 0 9673(_arch(_uni))))
		(_sig (_int n573 -1 0 9674(_arch(_uni))))
		(_sig (_int n589 -1 0 9675(_arch(_uni))))
		(_sig (_int n12 -1 0 9676(_arch(_uni))))
		(_sig (_int n585 -1 0 9677(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n340 -1 0 9678(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n339 -1 0 9679(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 372 0 structure_con
(_configuration VHDL (structure_con 0 10121 (main))
	(_version vc6)
	(_time 1463643916305 2016.05.19 09:45:16)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 07070d00045151100204145c520002000501020251)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2411          1463643916646 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463643916647 2016.05.19 09:45:16)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters dbg tan)
	(_code 5e5e0b5d0e080949590a4c040a580b585d5856595a)
	(_ent
		(_time 1463643916644)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int en -1 0 34(_ent (_in))))
				(_port (_int sender_go -1 0 35(_ent (_in))))
				(_port (_int sender_data1command0 -1 0 36(_ent (_in))))
				(_port (_int sender_payload 0 0 37(_ent (_in))))
				(_port (_int lcd_bus 1 0 38(_ent (_out))))
				(_port (_int lcd_rs -1 0 39(_ent (_out))))
				(_port (_int lcd_wr -1 0 40(_ent (_out))))
				(_port (_int sender_busy -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
			((sender_go)(sender_go))
			((sender_data1command0)(sender_data1command0))
			((sender_payload)(sender_payload))
			((lcd_bus)(lcd_bus))
			((lcd_rs)(lcd_rs))
			((lcd_wr)(lcd_wr))
			((sender_busy)(sender_busy))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((en)(en))
				((sender_go)(sender_go))
				((sender_data1command0)(sender_data1command0))
				((sender_payload)(sender_payload))
				((lcd_bus)(lcd_bus))
				((lcd_rs)(lcd_rs))
				((lcd_wr)(lcd_wr))
				((sender_busy)(sender_busy))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 45(_arch(_uni))))
		(_sig (_int rst -1 0 46(_arch(_uni))))
		(_sig (_int en -1 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 50(_arch(_uni))))
		(_sig (_int sender_busy -1 0 51(_arch(_uni))))
		(_sig (_int sender_go -1 0 52(_arch(_uni))))
		(_sig (_int sender_data1command0 -1 0 53(_arch(_uni))))
		(_sig (_int sender_payload 2 0 54(_arch(_uni))))
		(_prcs
			(tb(_arch 0 0 74(_prcs )))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000049 55 1189          1463643916865 behavior
(_unit VHDL (testbench 0 25(behavior 1 28))
	(_version vc6)
	(_time 1463643916866 2016.05.19 09:45:16)
	(_source (\./../../lcd_sender_tb.vhd\(\./../../clk_div2_tb.vhd\)))
	(_parameters dbg tan)
	(_code 38386e3d356e6f2f3e6f2a626c3e6d3e3b3e303f3c)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(clk_div2
			(_object
				(_port (_int clkin -1 1 32(_ent (_in))))
				(_port (_int rst -1 1 33(_ent (_in))))
				(_port (_int clkout -1 1 34(_ent (_out))))
			)
		)
	)
	(_inst uut 1 49(_comp clk_div2)
		(_port
			((clkin)(clk))
			((rst)(reset))
			((clkout)(clkout))
		)
		(_use (_implicit)
			(_port
				((clkin)(clkin))
				((rst)(rst))
				((clkout)(clkout))
			)
		)
	)
	(_object
		(_sig (_int clkout -1 1 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 1 40(_arch(_uni((i 2))))))
		(_sig (_int reset -1 1 41(_arch(_uni((i 3))))))
		(_prcs
			(line__45(_arch 0 1 45(_assignment (_trgt(1))(_sens(1)))))
			(line__46(_arch 1 1 46(_assignment (_trgt(2)))))
			(tb(_arch 2 1 57(_prcs )))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1196          1463643987535 behavior
(_unit VHDL (testbench 0 25(behavior 1 28))
	(_version vc6)
	(_time 1463643987536 2016.05.19 09:46:27)
	(_source (\./../../lcd_sender_tb.vhd\(\./../../clk_div2_tb.vhd\)))
	(_parameters tan)
	(_code 454a1747451312524310571f1143104346434d4241)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(clk_div2
			(_object
				(_port (_int clkin -1 1 32(_ent (_in))))
				(_port (_int rst -1 1 33(_ent (_in))))
				(_port (_int clkout -1 1 34(_ent (_out))))
			)
		)
	)
	(_inst uut 1 49(_comp clk_div2)
		(_port
			((clkin)(clk))
			((rst)(reset))
			((clkout)(clkout))
		)
		(_use (_implicit)
			(_port
				((clkin)(clkin))
				((rst)(rst))
				((clkout)(clkout))
			)
		)
	)
	(_object
		(_sig (_int clkout -1 1 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 1 40(_arch(_uni((i 2))))))
		(_sig (_int reset -1 1 41(_arch(_uni((i 3))))))
		(_prcs
			(line__45(_arch 0 1 45(_assignment (_trgt(1))(_sens(1)))))
			(line__46(_arch 1 1 46(_assignment (_trgt(2)))))
			(tb(_arch 2 1 57(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000050 55 1901          1463644104851 Structure
(_unit VHDL (vmuxregsre 0 17(structure 0 26))
	(_version vc6)
	(_time 1463644104852 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 85878a8bd4d3d4928c8197dfd18382828682878380)
	(_ent
		(_time 1463643915146)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3iy
			(_object
				(_type (_int ~STRING~1572 1 811(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 811(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 813(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 814(_ent (_in((i 1))))))
				(_port (_int sp -1 1 815(_ent (_in((i 1))))))
				(_port (_int ck -1 1 816(_ent (_in((i 1))))))
				(_port (_int sd -1 1 817(_ent (_in((i 1))))))
				(_port (_int cd -1 1 818(_ent (_in((i 1))))))
				(_port (_int q -1 1 819(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 28(_comp .machxo2.components.fl1p3iy)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3iy)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 18(_ent(_in))))
		(_port (_int D1 -1 0 18(_ent(_in))))
		(_port (_int SD -1 0 18(_ent(_in))))
		(_port (_int SP -1 0 19(_ent(_in))))
		(_port (_int CK -1 0 19(_ent(_in))))
		(_port (_int LSR -1 0 19(_ent(_in))))
		(_port (_int Q -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 831           1463644104866 Structure
(_unit VHDL (vcc 0 39(structure 0 46))
	(_version vc6)
	(_time 1463644104867 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 95979a9a93c2c282929386cfc79293939693969293)
	(_ent
		(_time 1463643915163)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 48(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 40(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3041          1463644104872 Structure
(_unit VHDL (ccu2b0 0 58(structure 0 68))
	(_version vc6)
	(_time 1463644104873 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 95969f9a93c3c486969587cac49396939692909697)
	(_ent
		(_time 1463643915177)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 70(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000000000"\))
			((init1)(_string \"0000010101010101"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000000000"\))
				((init1)(_string \"0000010101010101"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 59(_ent(_in))))
		(_port (_int B0 -1 0 59(_ent(_in))))
		(_port (_int C0 -1 0 59(_ent(_in))))
		(_port (_int D0 -1 0 60(_ent(_in))))
		(_port (_int A1 -1 0 60(_ent(_in))))
		(_port (_int B1 -1 0 60(_ent(_in))))
		(_port (_int C1 -1 0 61(_ent(_in))))
		(_port (_int D1 -1 0 61(_ent(_in))))
		(_port (_int CI -1 0 61(_ent(_in))))
		(_port (_int S0 -1 0 62(_ent(_out))))
		(_port (_int S1 -1 0 62(_ent(_out))))
		(_port (_int CO1 -1 0 62(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 831           1463644104880 Structure
(_unit VHDL (gnd 0 83(structure 0 90))
	(_version vc6)
	(_time 1463644104881 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a5a6abf2f5f2f5b3a3a3e0fff0a3a2a3f0a3a1a3a2)
	(_ent
		(_time 1463643915183)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 92(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 84(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7999          1463644104886 Structure
(_unit VHDL (slice_0 0 102(structure 0 139))
	(_version vc6)
	(_time 1463644104887 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code a5a7aff2f3f2f8b3f2aab0fca2a6a5a2a6a3f6a3ac)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915192)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 156(_ent (_in))))
				(_port (_int D1 -5 0 156(_ent (_in))))
				(_port (_int SD -5 0 156(_ent (_in))))
				(_port (_int SP -5 0 157(_ent (_in))))
				(_port (_int CK -5 0 157(_ent (_in))))
				(_port (_int LSR -5 0 157(_ent (_in))))
				(_port (_int Q -5 0 158(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 161(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 164(_ent (_in))))
				(_port (_int B0 -5 0 164(_ent (_in))))
				(_port (_int C0 -5 0 164(_ent (_in))))
				(_port (_int D0 -5 0 165(_ent (_in))))
				(_port (_int A1 -5 0 165(_ent (_in))))
				(_port (_int B1 -5 0 165(_ent (_in))))
				(_port (_int C1 -5 0 166(_ent (_in))))
				(_port (_int D1 -5 0 166(_ent (_in))))
				(_port (_int CI -5 0 166(_ent (_in))))
				(_port (_int S0 -5 0 167(_ent (_out))))
				(_port (_int S1 -5 0 167(_ent (_out))))
				(_port (_int CO1 -5 0 167(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 170(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i0 0 173(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 176(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_add_4_1 0 178(_comp ccu2B0)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 182(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 186
		(_object
			(_prcs
				(line__188(_arch 0 0 188(_procedure_call (_trgt(7))(_sens(0)))))
				(line__189(_arch 1 0 189(_procedure_call (_trgt(8))(_sens(1)))))
				(line__190(_arch 2 0 190(_procedure_call (_trgt(10))(_sens(2)))))
				(line__191(_arch 3 0 191(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 195
		(_object
			(_prcs
				(line__197(_arch 4 0 197(_procedure_call (_trgt(9))(_sens(8)))))
				(line__198(_arch 5 0 198(_procedure_call (_trgt(11))(_sens(10)))))
				(line__199(_arch 6 0 199(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 106 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 107 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 108(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_A1 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 116(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 129 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 131(_ent(_in))))
		(_port (_int DI1 -5 0 131(_ent(_in))))
		(_port (_int LSR -5 0 131(_ent(_in))))
		(_port (_int CLK -5 0 132(_ent(_in))))
		(_port (_int F1 -5 0 132(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 132(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 133(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 142(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 143(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 144(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 148(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 149(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 150(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 151(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 153(_arch(_uni))))
		(_sig (_int GNDI -5 0 154(_arch(_uni))))
		(_var (_int F1_zd -5 0 204(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 205(_prcs 0)))
		(_var (_int Q1_zd -5 0 206(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 207(_prcs 0)))
		(_var (_int FCO_zd -5 0 208(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 209(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 211(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 212(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 213(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 214(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 215(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 216(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 217(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 218(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 202(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(5395276)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
I 000050 55 3058          1463644104898 Structure
(_unit VHDL (ccu20001 0 322(structure 0 332))
	(_version vc6)
	(_time 1463644104899 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b4b7bee0b3e2e5a7b7b1a4ebe5b7b4b7b5b2b7b2b7)
	(_ent
		(_time 1463643915208)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 334(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"0000000000000000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"0000000000000000"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 323(_ent(_in))))
		(_port (_int B0 -1 0 323(_ent(_in))))
		(_port (_int C0 -1 0 323(_ent(_in))))
		(_port (_int D0 -1 0 324(_ent(_in))))
		(_port (_int A1 -1 0 324(_ent(_in))))
		(_port (_int B1 -1 0 324(_ent(_in))))
		(_port (_int C1 -1 0 325(_ent(_in))))
		(_port (_int D1 -1 0 325(_ent(_in))))
		(_port (_int CI -1 0 325(_ent(_in))))
		(_port (_int S0 -1 0 326(_ent(_out))))
		(_port (_int S1 -1 0 326(_ent(_out))))
		(_port (_int CO1 -1 0 326(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8032          1463644104911 Structure
(_unit VHDL (slice_1 0 347(structure 0 385))
	(_version vc6)
	(_time 1463644104912 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c4c6ce91939399d293c6d19dc3c7c5c3c7c297c2cd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915214)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 402(_ent (_in))))
				(_port (_int D1 -5 0 402(_ent (_in))))
				(_port (_int SD -5 0 402(_ent (_in))))
				(_port (_int SP -5 0 403(_ent (_in))))
				(_port (_int CK -5 0 403(_ent (_in))))
				(_port (_int LSR -5 0 403(_ent (_in))))
				(_port (_int Q -5 0 404(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 407(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 413(_ent (_in))))
				(_port (_int B0 -5 0 413(_ent (_in))))
				(_port (_int C0 -5 0 413(_ent (_in))))
				(_port (_int D0 -5 0 414(_ent (_in))))
				(_port (_int A1 -5 0 414(_ent (_in))))
				(_port (_int B1 -5 0 414(_ent (_in))))
				(_port (_int C1 -5 0 415(_ent (_in))))
				(_port (_int D1 -5 0 415(_ent (_in))))
				(_port (_int CI -5 0 415(_ent (_in))))
				(_port (_int S0 -5 0 416(_ent (_out))))
				(_port (_int S1 -5 0 416(_ent (_out))))
				(_port (_int CO1 -5 0 416(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 410(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i5 0 419(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 422(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_add_4_7 0 424(_comp ccu20001)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_inst DRIVEGND 0 428(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 432
		(_object
			(_prcs
				(line__434(_arch 0 0 434(_procedure_call (_trgt(7))(_sens(0)))))
				(line__435(_arch 1 0 435(_procedure_call (_trgt(8))(_sens(1)))))
				(line__436(_arch 2 0 436(_procedure_call (_trgt(10))(_sens(2)))))
				(line__437(_arch 3 0 437(_procedure_call (_trgt(12))(_sens(3)))))
				(line__438(_arch 4 0 438(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 442
		(_object
			(_prcs
				(line__444(_arch 5 0 444(_procedure_call (_trgt(9))(_sens(8)))))
				(line__445(_arch 6 0 445(_procedure_call (_trgt(11))(_sens(10)))))
				(line__446(_arch 7 0 446(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 350 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 351 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 352 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 353(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 353(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_A0 -3 0 355(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 356(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 357(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 358(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 359(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 361(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 362(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 363 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 364 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 365 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 366 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 367 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 368 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 369 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 370 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 371 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 372 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 373 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 374 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 375 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 377(_ent(_in))))
		(_port (_int DI0 -5 0 377(_ent(_in))))
		(_port (_int LSR -5 0 377(_ent(_in))))
		(_port (_int CLK -5 0 378(_ent(_in))))
		(_port (_int FCI -5 0 378(_ent(_in))))
		(_port (_int F0 -5 0 378(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 379(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 388(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 389(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 390(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 391(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 392(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 393(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 394(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 395(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 396(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 397(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 399(_arch(_uni))))
		(_sig (_int GNDI -5 0 400(_arch(_uni))))
		(_var (_int F0_zd -5 0 451(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 452(_prcs 0)))
		(_var (_int Q0_zd -5 0 453(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 454(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 456(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 457(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 458(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 459(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 460(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 461(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 462(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 463(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 449(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1915          1463644104917 Structure
(_unit VHDL (vmuxregsre0002 0 562(structure 0 571))
	(_version vc6)
	(_time 1463644104918 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c4c6cb91949295d3cdc0d69e90c2c3c3c7c3c6c2c1)
	(_ent
		(_time 1463643915239)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 573(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 563(_ent(_in))))
		(_port (_int D1 -1 0 563(_ent(_in))))
		(_port (_int SD -1 0 563(_ent(_in))))
		(_port (_int SP -1 0 564(_ent(_in))))
		(_port (_int CK -1 0 564(_ent(_in))))
		(_port (_int LSR -1 0 564(_ent(_in))))
		(_port (_int Q -1 0 565(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7720          1463644104927 Structure
(_unit VHDL (slice_2 0 584(structure 0 619))
	(_version vc6)
	(_time 1463644104928 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code d3d1d98183848ec583d6c68ad4d0d1d4d0d580d5da)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915317)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 648(_ent (_in))))
				(_port (_int D1 -5 0 648(_ent (_in))))
				(_port (_int SD -5 0 648(_ent (_in))))
				(_port (_int SP -5 0 649(_ent (_in))))
				(_port (_int CK -5 0 649(_ent (_in))))
				(_port (_int LSR -5 0 649(_ent (_in))))
				(_port (_int Q -5 0 650(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 636(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 639(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 642(_ent (_in))))
				(_port (_int B0 -5 0 642(_ent (_in))))
				(_port (_int C0 -5 0 642(_ent (_in))))
				(_port (_int D0 -5 0 643(_ent (_in))))
				(_port (_int A1 -5 0 643(_ent (_in))))
				(_port (_int B1 -5 0 643(_ent (_in))))
				(_port (_int C1 -5 0 644(_ent (_in))))
				(_port (_int D1 -5 0 644(_ent (_in))))
				(_port (_int CI -5 0 644(_ent (_in))))
				(_port (_int S0 -5 0 645(_ent (_out))))
				(_port (_int S1 -5 0 645(_ent (_out))))
				(_port (_int CO1 -5 0 645(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i7 0 653(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 656(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 658(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_add_4_9 0 660(_comp ccu20001)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_block WireDelay 0 666
		(_object
			(_prcs
				(line__668(_arch 0 0 668(_procedure_call (_trgt(7))(_sens(0)))))
				(line__669(_arch 1 0 669(_procedure_call (_trgt(8))(_sens(1)))))
				(line__670(_arch 2 0 670(_procedure_call (_trgt(10))(_sens(2)))))
				(line__671(_arch 3 0 671(_procedure_call (_trgt(12))(_sens(3)))))
				(line__672(_arch 4 0 672(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 676
		(_object
			(_prcs
				(line__678(_arch 5 0 678(_procedure_call (_trgt(9))(_sens(8)))))
				(line__679(_arch 6 0 679(_procedure_call (_trgt(11))(_sens(10)))))
				(line__680(_arch 7 0 680(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 587 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 588 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 589 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 590(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 590(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_A0 -3 0 592(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 593(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 594(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 595(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 596(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 598(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 599(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 600 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 601 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 602 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 603 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 604 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 605 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 606 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 607 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 608 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 609 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 611(_ent(_in))))
		(_port (_int DI0 -5 0 611(_ent(_in))))
		(_port (_int CE -5 0 611(_ent(_in))))
		(_port (_int CLK -5 0 612(_ent(_in))))
		(_port (_int FCI -5 0 612(_ent(_in))))
		(_port (_int F0 -5 0 612(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 613(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 622(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 623(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 624(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 625(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 626(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 627(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 628(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 629(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 630(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 631(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 633(_arch(_uni))))
		(_sig (_int GNDI -5 0 634(_arch(_uni))))
		(_var (_int F0_zd -5 0 685(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 686(_prcs 0)))
		(_var (_int Q0_zd -5 0 687(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 688(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 690(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 691(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 692(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 693(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 694(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 695(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 683(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 3058          1463644104933 Structure
(_unit VHDL (ccu20003 0 782(structure 0 792))
	(_version vc6)
	(_time 1463644104934 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d3d0d981d38582c0d0d6c38c82d0d3d0d0d5d0d5d0)
	(_ent
		(_time 1463643915337)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 794(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"1111101010101010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"1111101010101010"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 783(_ent(_in))))
		(_port (_int B0 -1 0 783(_ent(_in))))
		(_port (_int C0 -1 0 783(_ent(_in))))
		(_port (_int D0 -1 0 784(_ent(_in))))
		(_port (_int A1 -1 0 784(_ent(_in))))
		(_port (_int B1 -1 0 784(_ent(_in))))
		(_port (_int C1 -1 0 785(_ent(_in))))
		(_port (_int D1 -1 0 785(_ent(_in))))
		(_port (_int CI -1 0 785(_ent(_in))))
		(_port (_int S0 -1 0 786(_ent(_out))))
		(_port (_int S1 -1 0 786(_ent(_out))))
		(_port (_int CO1 -1 0 786(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 10045         1463644104942 Structure
(_unit VHDL (slice_3 0 807(structure 0 855))
	(_version vc6)
	(_time 1463644104943 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code e3e1e9b0b3b4bef5e0e4e7b7a5bcb1e4e0e5b0e5eae5e0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915348)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 884(_ent (_in))))
				(_port (_int D1 -5 0 884(_ent (_in))))
				(_port (_int SD -5 0 884(_ent (_in))))
				(_port (_int SP -5 0 885(_ent (_in))))
				(_port (_int CK -5 0 885(_ent (_in))))
				(_port (_int LSR -5 0 885(_ent (_in))))
				(_port (_int Q -5 0 886(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 878(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 881(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 889(_ent (_in))))
				(_port (_int B0 -5 0 889(_ent (_in))))
				(_port (_int C0 -5 0 889(_ent (_in))))
				(_port (_int D0 -5 0 890(_ent (_in))))
				(_port (_int A1 -5 0 890(_ent (_in))))
				(_port (_int B1 -5 0 890(_ent (_in))))
				(_port (_int C1 -5 0 891(_ent (_in))))
				(_port (_int D1 -5 0 891(_ent (_in))))
				(_port (_int CI -5 0 891(_ent (_in))))
				(_port (_int S0 -5 0 892(_ent (_out))))
				(_port (_int S1 -5 0 892(_ent (_out))))
				(_port (_int CO1 -5 0 892(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i6 0 895(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 898(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 900(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i5 0 902(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_7 0 905(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 911
		(_object
			(_prcs
				(line__913(_arch 0 0 913(_procedure_call (_trgt(12))(_sens(0)))))
				(line__914(_arch 1 0 914(_procedure_call (_trgt(13))(_sens(1)))))
				(line__915(_arch 2 0 915(_procedure_call (_trgt(14))(_sens(2)))))
				(line__916(_arch 3 0 916(_procedure_call (_trgt(16))(_sens(3)))))
				(line__917(_arch 4 0 917(_procedure_call (_trgt(18))(_sens(4)))))
				(line__918(_arch 5 0 918(_procedure_call (_trgt(20))(_sens(5)))))
				(line__919(_arch 6 0 919(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 923
		(_object
			(_prcs
				(line__925(_arch 7 0 925(_procedure_call (_trgt(15))(_sens(14)))))
				(line__926(_arch 8 0 926(_procedure_call (_trgt(17))(_sens(16)))))
				(line__927(_arch 9 0 927(_procedure_call (_trgt(19))(_sens(18)))))
				(line__928(_arch 10 0 928(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 810 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 811 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 812 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 813(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 813(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_A1 -3 0 815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 826(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 827(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 828(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 829(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 830(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 831(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 832 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 833 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 834 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 835 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 836 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 837 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 838 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 839 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 840 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 841 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 842 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 843 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 844 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 846(_ent(_in))))
		(_port (_int A0 -5 0 846(_ent(_in))))
		(_port (_int DI1 -5 0 846(_ent(_in))))
		(_port (_int DI0 -5 0 847(_ent(_in))))
		(_port (_int CE -5 0 847(_ent(_in))))
		(_port (_int CLK -5 0 847(_ent(_in))))
		(_port (_int FCI -5 0 848(_ent(_in))))
		(_port (_int F0 -5 0 848(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 848(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 849(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 849(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 849(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 858(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 859(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 860(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 861(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 862(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 863(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 864(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 865(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 866(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 867(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 868(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 869(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 870(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 871(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 872(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 873(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 875(_arch(_uni))))
		(_sig (_int GNDI -5 0 876(_arch(_uni))))
		(_var (_int F0_zd -5 0 933(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 934(_prcs 0)))
		(_var (_int Q0_zd -5 0 935(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 936(_prcs 0)))
		(_var (_int F1_zd -5 0 937(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 938(_prcs 0)))
		(_var (_int Q1_zd -5 0 939(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 940(_prcs 0)))
		(_var (_int FCO_zd -5 0 941(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 942(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 944(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 945(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 946(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 947(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 948(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 949(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 950(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 951(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 931(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10181         1463644104948 Structure
(_unit VHDL (slice_4 0 1092(structure 0 1140))
	(_version vc6)
	(_time 1463644104949 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code e3e1e9b0b3b4bef5e0e4e7b7a5bcb6e4e0e5b0e5eae5e0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915354)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 1169(_ent (_in))))
				(_port (_int D1 -5 0 1169(_ent (_in))))
				(_port (_int SD -5 0 1169(_ent (_in))))
				(_port (_int SP -5 0 1170(_ent (_in))))
				(_port (_int CK -5 0 1170(_ent (_in))))
				(_port (_int LSR -5 0 1170(_ent (_in))))
				(_port (_int Q -5 0 1171(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1163(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1166(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1174(_ent (_in))))
				(_port (_int B0 -5 0 1174(_ent (_in))))
				(_port (_int C0 -5 0 1174(_ent (_in))))
				(_port (_int D0 -5 0 1175(_ent (_in))))
				(_port (_int A1 -5 0 1175(_ent (_in))))
				(_port (_int B1 -5 0 1175(_ent (_in))))
				(_port (_int C1 -5 0 1176(_ent (_in))))
				(_port (_int D1 -5 0 1176(_ent (_in))))
				(_port (_int CI -5 0 1176(_ent (_in))))
				(_port (_int S0 -5 0 1177(_ent (_out))))
				(_port (_int S1 -5 0 1177(_ent (_out))))
				(_port (_int CO1 -5 0 1177(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i2 0 1180(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 1183(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1185(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i1 0 1187(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_3 0 1190(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 1196
		(_object
			(_prcs
				(line__1198(_arch 0 0 1198(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1199(_arch 1 0 1199(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1200(_arch 2 0 1200(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1201(_arch 3 0 1201(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1202(_arch 4 0 1202(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1203(_arch 5 0 1203(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1204(_arch 6 0 1204(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1208
		(_object
			(_prcs
				(line__1210(_arch 7 0 1210(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1211(_arch 8 0 1211(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1212(_arch 9 0 1212(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1213(_arch 10 0 1213(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1095 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1096 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1097 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1098(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1098(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_A1 -3 0 1100(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1101(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1102(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1103(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1104(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1105(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1116(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1129 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1131(_ent(_in))))
		(_port (_int A0 -5 0 1131(_ent(_in))))
		(_port (_int DI1 -5 0 1131(_ent(_in))))
		(_port (_int DI0 -5 0 1132(_ent(_in))))
		(_port (_int CE -5 0 1132(_ent(_in))))
		(_port (_int CLK -5 0 1132(_ent(_in))))
		(_port (_int FCI -5 0 1133(_ent(_in))))
		(_port (_int F0 -5 0 1133(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1133(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1134(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1134(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1134(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1143(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1144(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1148(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1149(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1150(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1151(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1152(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1154(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1155(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1156(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1157(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1158(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1160(_arch(_uni))))
		(_sig (_int GNDI -5 0 1161(_arch(_uni))))
		(_var (_int F0_zd -5 0 1218(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1219(_prcs 0)))
		(_var (_int Q0_zd -5 0 1220(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1221(_prcs 0)))
		(_var (_int F1_zd -5 0 1222(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1223(_prcs 0)))
		(_var (_int Q1_zd -5 0 1224(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1225(_prcs 0)))
		(_var (_int FCO_zd -5 0 1226(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1227(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1229(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1230(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1231(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1232(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1233(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1234(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1235(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1236(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1216(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10497         1463644104960 Structure
(_unit VHDL (slice_5 0 1377(structure 0 1428))
	(_version vc6)
	(_time 1463644104961 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f3f1f9a3a3a4aee5f0f4f4a4b5aca7f4f0f5a0f5faf5f0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915368)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1451(_ent (_in))))
				(_port (_int D1 -5 0 1451(_ent (_in))))
				(_port (_int SD -5 0 1451(_ent (_in))))
				(_port (_int SP -5 0 1452(_ent (_in))))
				(_port (_int CK -5 0 1452(_ent (_in))))
				(_port (_int LSR -5 0 1452(_ent (_in))))
				(_port (_int Q -5 0 1453(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1456(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1462(_ent (_in))))
				(_port (_int B0 -5 0 1462(_ent (_in))))
				(_port (_int C0 -5 0 1462(_ent (_in))))
				(_port (_int D0 -5 0 1463(_ent (_in))))
				(_port (_int A1 -5 0 1463(_ent (_in))))
				(_port (_int B1 -5 0 1463(_ent (_in))))
				(_port (_int C1 -5 0 1464(_ent (_in))))
				(_port (_int D1 -5 0 1464(_ent (_in))))
				(_port (_int CI -5 0 1464(_ent (_in))))
				(_port (_int S0 -5 0 1465(_ent (_out))))
				(_port (_int S1 -5 0 1465(_ent (_out))))
				(_port (_int CO1 -5 0 1465(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1459(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i4 0 1468(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1471(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_i3 0 1473(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_179_180_add_4_5 0 1476(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 1480(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1484
		(_object
			(_prcs
				(line__1486(_arch 0 0 1486(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1487(_arch 1 0 1487(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1488(_arch 2 0 1488(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1489(_arch 3 0 1489(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1490(_arch 4 0 1490(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1491(_arch 5 0 1491(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1492(_arch 6 0 1492(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1496
		(_object
			(_prcs
				(line__1498(_arch 7 0 1498(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1499(_arch 8 0 1499(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1500(_arch 9 0 1500(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1501(_arch 10 0 1501(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1381 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1382 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1383(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_A1 -3 0 1385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1390(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1391(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1392(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1401(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1402 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1403 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1404 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1405 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1406 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1409 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1410 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1411 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1412 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1413 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1414 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1415 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1416 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1417 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1419(_ent(_in))))
		(_port (_int A0 -5 0 1419(_ent(_in))))
		(_port (_int DI1 -5 0 1419(_ent(_in))))
		(_port (_int DI0 -5 0 1420(_ent(_in))))
		(_port (_int LSR -5 0 1420(_ent(_in))))
		(_port (_int CLK -5 0 1420(_ent(_in))))
		(_port (_int FCI -5 0 1421(_ent(_in))))
		(_port (_int F0 -5 0 1421(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1421(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1422(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1422(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1422(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1431(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1432(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1433(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1434(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1435(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1436(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1437(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1438(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1439(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1440(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1441(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1442(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1443(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1444(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1445(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1446(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1448(_arch(_uni))))
		(_sig (_int GNDI -5 0 1449(_arch(_uni))))
		(_var (_int F0_zd -5 0 1506(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1507(_prcs 0)))
		(_var (_int Q0_zd -5 0 1508(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1509(_prcs 0)))
		(_var (_int F1_zd -5 0 1510(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1511(_prcs 0)))
		(_var (_int Q1_zd -5 0 1512(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1513(_prcs 0)))
		(_var (_int FCO_zd -5 0 1514(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1515(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1517(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1518(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1519(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1520(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1521(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1522(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1523(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1524(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1525(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1526(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1504(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10181         1463644104989 Structure
(_unit VHDL (slice_6 0 1679(structure 0 1727))
	(_version vc6)
	(_time 1463644104990 2016.05.19 09:48:24)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1210401543454f0411151646544d4515111441141b1411)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915380)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 1756(_ent (_in))))
				(_port (_int D1 -5 0 1756(_ent (_in))))
				(_port (_int SD -5 0 1756(_ent (_in))))
				(_port (_int SP -5 0 1757(_ent (_in))))
				(_port (_int CK -5 0 1757(_ent (_in))))
				(_port (_int LSR -5 0 1757(_ent (_in))))
				(_port (_int Q -5 0 1758(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1750(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1753(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1761(_ent (_in))))
				(_port (_int B0 -5 0 1761(_ent (_in))))
				(_port (_int C0 -5 0 1761(_ent (_in))))
				(_port (_int D0 -5 0 1762(_ent (_in))))
				(_port (_int A1 -5 0 1762(_ent (_in))))
				(_port (_int B1 -5 0 1762(_ent (_in))))
				(_port (_int C1 -5 0 1763(_ent (_in))))
				(_port (_int D1 -5 0 1763(_ent (_in))))
				(_port (_int CI -5 0 1763(_ent (_in))))
				(_port (_int S0 -5 0 1764(_ent (_out))))
				(_port (_int S1 -5 0 1764(_ent (_out))))
				(_port (_int CO1 -5 0 1764(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i4 0 1767(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 1770(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1772(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i3 0 1774(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_5 0 1777(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 1783
		(_object
			(_prcs
				(line__1785(_arch 0 0 1785(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1786(_arch 1 0 1786(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1787(_arch 2 0 1787(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1788(_arch 3 0 1788(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1789(_arch 4 0 1789(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1790(_arch 5 0 1790(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1791(_arch 6 0 1791(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1795
		(_object
			(_prcs
				(line__1797(_arch 7 0 1797(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1798(_arch 8 0 1798(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1799(_arch 9 0 1799(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1800(_arch 10 0 1800(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1682 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1683 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1684 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1685(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1685(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_A1 -3 0 1687(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1688(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1690(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1691(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1692(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1693(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1694(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1695(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1699(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1700(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1701(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1702(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1703(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1704 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1705 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1708 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1709 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1710 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1716 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1718(_ent(_in))))
		(_port (_int A0 -5 0 1718(_ent(_in))))
		(_port (_int DI1 -5 0 1718(_ent(_in))))
		(_port (_int DI0 -5 0 1719(_ent(_in))))
		(_port (_int CE -5 0 1719(_ent(_in))))
		(_port (_int CLK -5 0 1719(_ent(_in))))
		(_port (_int FCI -5 0 1720(_ent(_in))))
		(_port (_int F0 -5 0 1720(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1720(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1721(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1721(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1721(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1730(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1731(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1732(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1733(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1734(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1735(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1737(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1738(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1739(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1740(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1741(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1742(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1743(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1744(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1745(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1747(_arch(_uni))))
		(_sig (_int GNDI -5 0 1748(_arch(_uni))))
		(_var (_int F0_zd -5 0 1805(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1806(_prcs 0)))
		(_var (_int Q0_zd -5 0 1807(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1808(_prcs 0)))
		(_var (_int F1_zd -5 0 1809(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1810(_prcs 0)))
		(_var (_int Q1_zd -5 0 1811(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1812(_prcs 0)))
		(_var (_int FCO_zd -5 0 1813(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1814(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1816(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1817(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1818(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1819(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1820(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1821(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1822(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1823(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1803(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 7784          1463644105007 Structure
(_unit VHDL (slice_7 0 1964(structure 0 1998))
	(_version vc6)
	(_time 1463644105008 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2123732573767c37712f3478262226262227722728)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915395)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 2027(_ent (_in))))
				(_port (_int D1 -5 0 2027(_ent (_in))))
				(_port (_int SD -5 0 2027(_ent (_in))))
				(_port (_int SP -5 0 2028(_ent (_in))))
				(_port (_int CK -5 0 2028(_ent (_in))))
				(_port (_int LSR -5 0 2028(_ent (_in))))
				(_port (_int Q -5 0 2029(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2015(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2024(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 2018(_ent (_in))))
				(_port (_int B0 -5 0 2018(_ent (_in))))
				(_port (_int C0 -5 0 2018(_ent (_in))))
				(_port (_int D0 -5 0 2019(_ent (_in))))
				(_port (_int A1 -5 0 2019(_ent (_in))))
				(_port (_int B1 -5 0 2019(_ent (_in))))
				(_port (_int C1 -5 0 2020(_ent (_in))))
				(_port (_int D1 -5 0 2020(_ent (_in))))
				(_port (_int CI -5 0 2020(_ent (_in))))
				(_port (_int S0 -5 0 2021(_ent (_out))))
				(_port (_int S1 -5 0 2021(_ent (_out))))
				(_port (_int CO1 -5 0 2021(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i0 0 2032(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 2035(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2037(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_add_4_1 0 2039(_comp ccu2B0)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_block WireDelay 0 2045
		(_object
			(_prcs
				(line__2047(_arch 0 0 2047(_procedure_call (_trgt(7))(_sens(0)))))
				(line__2048(_arch 1 0 2048(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2049(_arch 2 0 2049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2050(_arch 3 0 2050(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2054
		(_object
			(_prcs
				(line__2056(_arch 4 0 2056(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2057(_arch 5 0 2057(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2058(_arch 6 0 2058(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1967 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1968 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1969 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1970(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1970(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_A1 -3 0 1972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1978(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1979 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1980 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1981 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1982 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1988 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1990(_ent(_in))))
		(_port (_int DI1 -5 0 1990(_ent(_in))))
		(_port (_int CE -5 0 1990(_ent(_in))))
		(_port (_int CLK -5 0 1991(_ent(_in))))
		(_port (_int F1 -5 0 1991(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1991(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1992(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2001(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2002(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2003(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2004(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2005(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2006(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 2008(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2009(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2010(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2012(_arch(_uni))))
		(_sig (_int GNDI -5 0 2013(_arch(_uni))))
		(_var (_int F1_zd -5 0 2063(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2064(_prcs 0)))
		(_var (_int Q1_zd -5 0 2065(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2066(_prcs 0)))
		(_var (_int FCO_zd -5 0 2067(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2068(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2070(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 2061(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(17731)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
I 000050 55 10497         1463644105022 Structure
(_unit VHDL (slice_8 0 2167(structure 0 2218))
	(_version vc6)
	(_time 1463644105023 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 3133633463666c2732363666776e683632376237383732)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915411)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2241(_ent (_in))))
				(_port (_int D1 -5 0 2241(_ent (_in))))
				(_port (_int SD -5 0 2241(_ent (_in))))
				(_port (_int SP -5 0 2242(_ent (_in))))
				(_port (_int CK -5 0 2242(_ent (_in))))
				(_port (_int LSR -5 0 2242(_ent (_in))))
				(_port (_int Q -5 0 2243(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2246(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 2252(_ent (_in))))
				(_port (_int B0 -5 0 2252(_ent (_in))))
				(_port (_int C0 -5 0 2252(_ent (_in))))
				(_port (_int D0 -5 0 2253(_ent (_in))))
				(_port (_int A1 -5 0 2253(_ent (_in))))
				(_port (_int B1 -5 0 2253(_ent (_in))))
				(_port (_int C1 -5 0 2254(_ent (_in))))
				(_port (_int D1 -5 0 2254(_ent (_in))))
				(_port (_int CI -5 0 2254(_ent (_in))))
				(_port (_int S0 -5 0 2255(_ent (_out))))
				(_port (_int S1 -5 0 2255(_ent (_out))))
				(_port (_int CO1 -5 0 2255(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2249(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i2 0 2258(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2261(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_i1 0 2263(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_179_180_add_4_3 0 2266(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 2270(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2274
		(_object
			(_prcs
				(line__2276(_arch 0 0 2276(_procedure_call (_trgt(12))(_sens(0)))))
				(line__2277(_arch 1 0 2277(_procedure_call (_trgt(13))(_sens(1)))))
				(line__2278(_arch 2 0 2278(_procedure_call (_trgt(14))(_sens(2)))))
				(line__2279(_arch 3 0 2279(_procedure_call (_trgt(16))(_sens(3)))))
				(line__2280(_arch 4 0 2280(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2281(_arch 5 0 2281(_procedure_call (_trgt(20))(_sens(5)))))
				(line__2282(_arch 6 0 2282(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 2286
		(_object
			(_prcs
				(line__2288(_arch 7 0 2288(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2289(_arch 8 0 2289(_procedure_call (_trgt(17))(_sens(16)))))
				(line__2290(_arch 9 0 2290(_procedure_call (_trgt(19))(_sens(18)))))
				(line__2291(_arch 10 0 2291(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2170 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2171 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2172 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2173(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2173(_ent gms(_string \"SLICE_8"\))))
		(_gen (_int tipd_A1 -3 0 2175(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2176(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 2177(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2178(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 2181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 2183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2184(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 2185(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 2186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 2189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 2190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 2191(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 2193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 2194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 2195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2207 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 2209(_ent(_in))))
		(_port (_int A0 -5 0 2209(_ent(_in))))
		(_port (_int DI1 -5 0 2209(_ent(_in))))
		(_port (_int DI0 -5 0 2210(_ent(_in))))
		(_port (_int LSR -5 0 2210(_ent(_in))))
		(_port (_int CLK -5 0 2210(_ent(_in))))
		(_port (_int FCI -5 0 2211(_ent(_in))))
		(_port (_int F0 -5 0 2211(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2211(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2212(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2212(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 2212(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2221(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2222(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2223(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2224(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 2225(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2226(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2227(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2228(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2229(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 2231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2232(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2233(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2234(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2235(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2236(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2238(_arch(_uni))))
		(_sig (_int GNDI -5 0 2239(_arch(_uni))))
		(_var (_int F0_zd -5 0 2296(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2297(_prcs 0)))
		(_var (_int Q0_zd -5 0 2298(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2299(_prcs 0)))
		(_var (_int F1_zd -5 0 2300(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2301(_prcs 0)))
		(_var (_int Q1_zd -5 0 2302(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2303(_prcs 0)))
		(_var (_int FCO_zd -5 0 2304(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2305(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2307(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2308(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2309(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2310(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2311(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2312(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2313(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2314(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2315(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2316(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 2294(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 1710          1463644105038 Structure
(_unit VHDL (lut4 0 2469(structure 0 2477))
	(_version vc6)
	(_time 1463644105039 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 41424342451711524445021a154645424547124644)
	(_ent
		(_time 1463643915417)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2479(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2470(_ent(_in))))
		(_port (_int B -1 0 2470(_ent(_in))))
		(_port (_int C -1 0 2470(_ent(_in))))
		(_port (_int D -1 0 2470(_ent(_in))))
		(_port (_int Z -1 0 2471(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1923          1463644105044 Structure
(_unit VHDL (vmuxregsre0004 0 2490(structure 0 2499))
	(_version vc6)
	(_time 1463644105045 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 41431643141710564845531b154746464246434744)
	(_ent
		(_time 1463643915426)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2501(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2491(_ent(_in))))
		(_port (_int D1 -1 0 2491(_ent(_in))))
		(_port (_int SD -1 0 2491(_ent(_in))))
		(_port (_int SP -1 0 2492(_ent(_in))))
		(_port (_int CK -1 0 2492(_ent(_in))))
		(_port (_int LSR -1 0 2492(_ent(_in))))
		(_port (_int Q -1 0 2493(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8234          1463644105054 Structure
(_unit VHDL (slice_11 0 2512(structure 0 2550))
	(_version vc6)
	(_time 1463644105055 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 5052025303070d4607534509575351535157535603)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915432)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 2575(_ent (_in))))
				(_port (_int B -5 0 2575(_ent (_in))))
				(_port (_int C -5 0 2575(_ent (_in))))
				(_port (_int D -5 0 2575(_ent (_in))))
				(_port (_int Z -5 0 2576(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2572(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 2579(_ent (_in))))
				(_port (_int D1 -5 0 2579(_ent (_in))))
				(_port (_int SD -5 0 2579(_ent (_in))))
				(_port (_int SP -5 0 2580(_ent (_in))))
				(_port (_int CK -5 0 2580(_ent (_in))))
				(_port (_int LSR -5 0 2580(_ent (_in))))
				(_port (_int Q -5 0 2581(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2569(_ent (_out))))
			)
		)
	)
	(_inst i234_2_lut_3_lut 0 2584(_comp lut4)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 2586(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i7 0 2588(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 2591(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i2 0 2593(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 2598
		(_object
			(_prcs
				(line__2600(_arch 0 0 2600(_procedure_call (_trgt(9))(_sens(0)))))
				(line__2601(_arch 1 0 2601(_procedure_call (_trgt(10))(_sens(1)))))
				(line__2602(_arch 2 0 2602(_procedure_call (_trgt(11))(_sens(2)))))
				(line__2603(_arch 3 0 2603(_procedure_call (_trgt(12))(_sens(3)))))
				(line__2604(_arch 4 0 2604(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2605(_arch 5 0 2605(_procedure_call (_trgt(16))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 2609
		(_object
			(_prcs
				(line__2611(_arch 6 0 2611(_procedure_call (_trgt(13))(_sens(12)))))
				(line__2612(_arch 7 0 2612(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2613(_arch 8 0 2613(_procedure_call (_trgt(17))(_sens(16)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2515 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2516 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2517 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2518(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2518(_ent gms(_string \"SLICE_11"\))))
		(_gen (_int tipd_C0 -3 0 2520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2523(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2524(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2525(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2527(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2536 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2537 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2538 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2539 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2540 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 2542(_ent(_in))))
		(_port (_int B0 -5 0 2542(_ent(_in))))
		(_port (_int A0 -5 0 2542(_ent(_in))))
		(_port (_int DI0 -5 0 2543(_ent(_in))))
		(_port (_int M1 -5 0 2543(_ent(_in))))
		(_port (_int CLK -5 0 2543(_ent(_in))))
		(_port (_int F0 -5 0 2544(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2544(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2544(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 2553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2554(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2555(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2556(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2557(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 2558(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2559(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2560(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2562(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2563(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2564(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2566(_arch(_uni))))
		(_sig (_int VCCI -5 0 2567(_arch(_uni))))
		(_var (_int F0_zd -5 0 2618(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2619(_prcs 0)))
		(_var (_int Q0_zd -5 0 2620(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2621(_prcs 0)))
		(_var (_int Q1_zd -5 0 2622(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2623(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2625(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2626(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2627(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2628(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2629(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2630(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 2616(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(13)(15)(17)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644105060 Structure
(_unit VHDL (lut40005 0 2728(structure 0 2736))
	(_version vc6)
	(_time 1463644105061 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 50535252550600435551400f015350535556035755)
	(_ent
		(_time 1463643915442)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2738(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2729(_ent(_in))))
		(_port (_int B -1 0 2729(_ent(_in))))
		(_port (_int C -1 0 2729(_ent(_in))))
		(_port (_int D -1 0 2729(_ent(_in))))
		(_port (_int Z -1 0 2730(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7381          1463644105069 Structure
(_unit VHDL (slice_12 0 2749(structure 0 2784))
	(_version vc6)
	(_time 1463644105070 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 6062326033373d7631307539676361636267636633)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915448)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -5 0 2812(_ent (_in))))
				(_port (_int B -5 0 2812(_ent (_in))))
				(_port (_int C -5 0 2812(_ent (_in))))
				(_port (_int D -5 0 2812(_ent (_in))))
				(_port (_int Z -5 0 2813(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2804(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 2807(_ent (_in))))
				(_port (_int D1 -5 0 2807(_ent (_in))))
				(_port (_int SD -5 0 2807(_ent (_in))))
				(_port (_int SP -5 0 2808(_ent (_in))))
				(_port (_int CK -5 0 2808(_ent (_in))))
				(_port (_int LSR -5 0 2808(_ent (_in))))
				(_port (_int Q -5 0 2809(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2801(_ent (_out))))
			)
		)
	)
	(_inst i710_2_lut_rep_8 0 2816(_comp lut40005)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst DRIVEGND 0 2818(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_rs_50 0 2820(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 2823(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 2827
		(_object
			(_prcs
				(line__2829(_arch 0 0 2829(_procedure_call (_trgt(7))(_sens(0)))))
				(line__2830(_arch 1 0 2830(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2831(_arch 2 0 2831(_procedure_call (_trgt(9))(_sens(2)))))
				(line__2832(_arch 3 0 2832(_procedure_call (_trgt(11))(_sens(3)))))
				(line__2833(_arch 4 0 2833(_procedure_call (_trgt(13))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 2837
		(_object
			(_prcs
				(line__2839(_arch 5 0 2839(_procedure_call (_trgt(10))(_sens(9)))))
				(line__2840(_arch 6 0 2840(_procedure_call (_trgt(12))(_sens(11)))))
				(line__2841(_arch 7 0 2841(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2752 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2753 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2754 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2755(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2755(_ent gms(_string \"SLICE_12"\))))
		(_gen (_int tipd_C0 -3 0 2757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2764(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2765 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2766 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2767 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2768 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2769 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2770 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2771 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2772 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2774 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 2776(_ent(_in))))
		(_port (_int B0 -5 0 2776(_ent(_in))))
		(_port (_int DI0 -5 0 2776(_ent(_in))))
		(_port (_int CE -5 0 2777(_ent(_in))))
		(_port (_int CLK -5 0 2777(_ent(_in))))
		(_port (_int F0 -5 0 2777(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2778(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 2787(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2789(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2790(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2791(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2792(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2793(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2795(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2796(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2798(_arch(_uni))))
		(_sig (_int VCCI -5 0 2799(_arch(_uni))))
		(_var (_int F0_zd -5 0 2846(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2847(_prcs 0)))
		(_var (_int Q0_zd -5 0 2848(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2849(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2851(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2852(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2853(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2854(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2855(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2856(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2844(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(10)(12)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1714          1463644105085 Structure
(_unit VHDL (lut40006 0 2943(structure 0 2951))
	(_version vc6)
	(_time 1463644105086 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6f6c6d6e3c393f7c6a6e7f303e6c6f6c69693c686a)
	(_ent
		(_time 1463643915458)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2953(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2944(_ent(_in))))
		(_port (_int B -1 0 2944(_ent(_in))))
		(_port (_int C -1 0 2944(_ent(_in))))
		(_port (_int D -1 0 2944(_ent(_in))))
		(_port (_int Z -1 0 2945(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7688          1463644105100 Structure
(_unit VHDL (slice_13 0 2964(structure 0 3001))
	(_version vc6)
	(_time 1463644105101 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7f7d2d7e7a2822692f7f6a26787c7e7c7c787c792c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915464)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 3030(_ent (_in))))
				(_port (_int B -5 0 3030(_ent (_in))))
				(_port (_int C -5 0 3030(_ent (_in))))
				(_port (_int D -5 0 3030(_ent (_in))))
				(_port (_int Z -5 0 3031(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3022(_ent (_out))))
			)
		)
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 3025(_ent (_in))))
				(_port (_int D1 -5 0 3025(_ent (_in))))
				(_port (_int SD -5 0 3025(_ent (_in))))
				(_port (_int SP -5 0 3026(_ent (_in))))
				(_port (_int CK -5 0 3026(_ent (_in))))
				(_port (_int LSR -5 0 3026(_ent (_in))))
				(_port (_int Q -5 0 3027(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3019(_ent (_out))))
			)
		)
	)
	(_inst i827_3_lut 0 3034(_comp lut40006)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 3036(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst reset_startup_71 0 3038(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 3041(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3045
		(_object
			(_prcs
				(line__3047(_arch 0 0 3047(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3048(_arch 1 0 3048(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3049(_arch 2 0 3049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3050(_arch 3 0 3050(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3051(_arch 4 0 3051(_procedure_call (_trgt(13))(_sens(4)))))
				(line__3052(_arch 5 0 3052(_procedure_call (_trgt(15))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 3056
		(_object
			(_prcs
				(line__3058(_arch 6 0 3058(_procedure_call (_trgt(12))(_sens(11)))))
				(line__3059(_arch 7 0 3059(_procedure_call (_trgt(14))(_sens(13)))))
				(line__3060(_arch 8 0 3060(_procedure_call (_trgt(16))(_sens(15)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2967 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2968 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2969 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2970(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2970(_ent gms(_string \"SLICE_13"\))))
		(_gen (_int tipd_D0 -3 0 2972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2981(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2982 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2991 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 2993(_ent(_in))))
		(_port (_int C0 -5 0 2993(_ent(_in))))
		(_port (_int A0 -5 0 2993(_ent(_in))))
		(_port (_int DI0 -5 0 2994(_ent(_in))))
		(_port (_int CE -5 0 2994(_ent(_in))))
		(_port (_int CLK -5 0 2994(_ent(_in))))
		(_port (_int F0 -5 0 2995(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2995(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 3004(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3005(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3006(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3007(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3008(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 3009(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 3010(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3014(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3016(_arch(_uni))))
		(_sig (_int VCCI -5 0 3017(_arch(_uni))))
		(_var (_int F0_zd -5 0 3065(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3066(_prcs 0)))
		(_var (_int Q0_zd -5 0 3067(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3068(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3070(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 3072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 3073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 3063(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(12)(14)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644105116 Structure
(_unit VHDL (lut40007 0 3165(structure 0 3173))
	(_version vc6)
	(_time 1463644105117 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8f8c8d80dcd9df9c8a8e9fd0de8c8f8c8889dc888a)
	(_ent
		(_time 1463643915477)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3175(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111100000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111100000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3166(_ent(_in))))
		(_port (_int B -1 0 3166(_ent(_in))))
		(_port (_int C -1 0 3166(_ent(_in))))
		(_port (_int D -1 0 3166(_ent(_in))))
		(_port (_int Z -1 0 3167(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8606          1463644105130 Structure
(_unit VHDL (inst_lcd_sender_slice_14 0 3186(structure 0 3227))
	(_version vc6)
	(_time 1463644105131 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 9e9dc6919ec8c989cecfd8c49c989d989a9bc8999d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915493)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -5 0 3258(_ent (_in))))
				(_port (_int B -5 0 3258(_ent (_in))))
				(_port (_int C -5 0 3258(_ent (_in))))
				(_port (_int D -5 0 3258(_ent (_in))))
				(_port (_int Z -5 0 3259(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 3253(_ent (_in))))
				(_port (_int D1 -5 0 3253(_ent (_in))))
				(_port (_int SD -5 0 3253(_ent (_in))))
				(_port (_int SP -5 0 3254(_ent (_in))))
				(_port (_int CK -5 0 3254(_ent (_in))))
				(_port (_int LSR -5 0 3254(_ent (_in))))
				(_port (_int Q -5 0 3255(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3247(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3250(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i238_4_lut 0 3262(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i3 0 3264(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 3267(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 3269(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_wr_48 0 3271(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 3276
		(_object
			(_prcs
				(line__3278(_arch 0 0 3278(_procedure_call (_trgt(10))(_sens(0)))))
				(line__3279(_arch 1 0 3279(_procedure_call (_trgt(11))(_sens(1)))))
				(line__3280(_arch 2 0 3280(_procedure_call (_trgt(12))(_sens(2)))))
				(line__3281(_arch 3 0 3281(_procedure_call (_trgt(13))(_sens(3)))))
				(line__3282(_arch 4 0 3282(_procedure_call (_trgt(14))(_sens(4)))))
				(line__3283(_arch 5 0 3283(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3284(_arch 6 0 3284(_procedure_call (_trgt(18))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3288
		(_object
			(_prcs
				(line__3290(_arch 7 0 3290(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3291(_arch 8 0 3291(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3292(_arch 9 0 3292(_procedure_call (_trgt(19))(_sens(18)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3189 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3190 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3191 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3192(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3192(_ent gms(_string \"inst_lcd_sender_SLICE_14"\))))
		(_gen (_int tipd_D0 -3 0 3194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 3199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 3206(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 3211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 3212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 3213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3214 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3215 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3216 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 3218(_ent(_in))))
		(_port (_int C0 -5 0 3218(_ent(_in))))
		(_port (_int B0 -5 0 3218(_ent(_in))))
		(_port (_int A0 -5 0 3219(_ent(_in))))
		(_port (_int DI0 -5 0 3219(_ent(_in))))
		(_port (_int M1 -5 0 3219(_ent(_in))))
		(_port (_int CLK -5 0 3220(_ent(_in))))
		(_port (_int F0 -5 0 3220(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3220(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3221(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 3230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 3232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3235(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 3236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 3237(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3238(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3239(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3240(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3241(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3242(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3244(_arch(_uni))))
		(_sig (_int GNDI -5 0 3245(_arch(_uni))))
		(_var (_int F0_zd -5 0 3297(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3298(_prcs 0)))
		(_var (_int Q0_zd -5 0 3299(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3300(_prcs 0)))
		(_var (_int Q1_zd -5 0 3301(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3302(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3304(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3305(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 3306(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 3307(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3308(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3309(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 3295(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1714          1463644105145 Structure
(_unit VHDL (lut40008 0 3410(structure 0 3418))
	(_version vc6)
	(_time 1463644105146 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code aeadacf8fef8febdabafbef1ffadaeada6a8fda9ab)
	(_ent
		(_time 1463643915504)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3420(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3411(_ent(_in))))
		(_port (_int B -1 0 3411(_ent(_in))))
		(_port (_int C -1 0 3411(_ent(_in))))
		(_port (_int D -1 0 3411(_ent(_in))))
		(_port (_int Z -1 0 3412(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644105151 Structure
(_unit VHDL (lut40009 0 3431(structure 0 3439))
	(_version vc6)
	(_time 1463644105152 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code aeadacf8fef8febdabafbef1ffadaeada7a8fda9ab)
	(_ent
		(_time 1463643915510)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3441(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3432(_ent(_in))))
		(_port (_int B -1 0 3432(_ent(_in))))
		(_port (_int C -1 0 3432(_ent(_in))))
		(_port (_int D -1 0 3432(_ent(_in))))
		(_port (_int Z -1 0 3433(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1923          1463644105163 Structure
(_unit VHDL (vmuxregsre0010 0 3452(structure 0 3461))
	(_version vc6)
	(_time 1463644105164 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code bdbfeae9bdebecaab4b9afe7e9bbbababebabfbbb8)
	(_ent
		(_time 1463643915520)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3jy
			(_object
				(_type (_int ~STRING~1573 1 824(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 824(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 826(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 827(_ent (_in((i 1))))))
				(_port (_int sp -1 1 828(_ent (_in((i 1))))))
				(_port (_int ck -1 1 829(_ent (_in((i 1))))))
				(_port (_int sd -1 1 830(_ent (_in((i 1))))))
				(_port (_int pd -1 1 831(_ent (_in((i 1))))))
				(_port (_int q -1 1 832(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 3463(_comp .machxo2.components.fl1p3jy)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3jy)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 3453(_ent(_in))))
		(_port (_int D1 -1 0 3453(_ent(_in))))
		(_port (_int SD -1 0 3453(_ent(_in))))
		(_port (_int SP -1 0 3454(_ent(_in))))
		(_port (_int CK -1 0 3454(_ent(_in))))
		(_port (_int LSR -1 0 3454(_ent(_in))))
		(_port (_int Q -1 0 3455(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 9335          1463644105178 Structure
(_unit VHDL (slice_15 0 3474(structure 0 3519))
	(_version vc6)
	(_time 1463644105179 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code cdcf9f98ca9a90db98cfd894cacecccec8cacecb9e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915526)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 3546(_ent (_in))))
				(_port (_int B -5 0 3546(_ent (_in))))
				(_port (_int C -5 0 3546(_ent (_in))))
				(_port (_int D -5 0 3546(_ent (_in))))
				(_port (_int Z -5 0 3547(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3543(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -5 0 3550(_ent (_in))))
				(_port (_int B -5 0 3550(_ent (_in))))
				(_port (_int C -5 0 3550(_ent (_in))))
				(_port (_int D -5 0 3550(_ent (_in))))
				(_port (_int Z -5 0 3551(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 3554(_ent (_in))))
				(_port (_int D1 -5 0 3554(_ent (_in))))
				(_port (_int SD -5 0 3554(_ent (_in))))
				(_port (_int SP -5 0 3555(_ent (_in))))
				(_port (_int CK -5 0 3555(_ent (_in))))
				(_port (_int LSR -5 0 3555(_ent (_in))))
				(_port (_int Q -5 0 3556(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3540(_ent (_out))))
			)
		)
	)
	(_inst i707_2_lut_rep_9 0 3559(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 3561(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i287_2_lut_3_lut 0 3563(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i1 0 3565(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 3568(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3572
		(_object
			(_prcs
				(line__3574(_arch 0 0 3574(_procedure_call (_trgt(11))(_sens(0)))))
				(line__3575(_arch 1 0 3575(_procedure_call (_trgt(12))(_sens(1)))))
				(line__3576(_arch 2 0 3576(_procedure_call (_trgt(13))(_sens(2)))))
				(line__3577(_arch 3 0 3577(_procedure_call (_trgt(14))(_sens(3)))))
				(line__3578(_arch 4 0 3578(_procedure_call (_trgt(15))(_sens(4)))))
				(line__3579(_arch 5 0 3579(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3580(_arch 6 0 3580(_procedure_call (_trgt(18))(_sens(6)))))
				(line__3581(_arch 7 0 3581(_procedure_call (_trgt(20))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 3585
		(_object
			(_prcs
				(line__3587(_arch 8 0 3587(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3588(_arch 9 0 3588(_procedure_call (_trgt(19))(_sens(18)))))
				(line__3589(_arch 10 0 3589(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3477 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3478 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3479 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3480(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3480(_ent gms(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 3482(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 3483(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 3484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3485(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3486(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 3490(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3491(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3492(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3493(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3494(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3495(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3496 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3497 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3498 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3499 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3500 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3501 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3502 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3503 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3504 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3505 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3508 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 3510(_ent(_in))))
		(_port (_int C1 -5 0 3510(_ent(_in))))
		(_port (_int D0 -5 0 3510(_ent(_in))))
		(_port (_int C0 -5 0 3511(_ent(_in))))
		(_port (_int A0 -5 0 3511(_ent(_in))))
		(_port (_int DI0 -5 0 3511(_ent(_in))))
		(_port (_int LSR -5 0 3512(_ent(_in))))
		(_port (_int CLK -5 0 3512(_ent(_in))))
		(_port (_int F0 -5 0 3512(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3513(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3513(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 3522(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 3523(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 3524(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3525(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3526(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3527(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3528(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3529(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3532(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3533(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3534(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3535(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3537(_arch(_uni))))
		(_sig (_int VCCI -5 0 3538(_arch(_uni))))
		(_var (_int F0_zd -5 0 3594(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3595(_prcs 0)))
		(_var (_int Q0_zd -5 0 3596(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3597(_prcs 0)))
		(_var (_int F1_zd -5 0 3598(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3599(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3601(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3602(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3603(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3604(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3605(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3606(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3607(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3608(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 3592(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(17)(19)(21)(22)(23)(24))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 12 -1)
)
I 000050 55 1714          1463644105194 Structure
(_unit VHDL (lut40011 0 3721(structure 0 3729))
	(_version vc6)
	(_time 1463644105195 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code dddedf8e8c8b8dced8dccd828cdedcdedcdb8edad8)
	(_ent
		(_time 1463643915536)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3731(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3722(_ent(_in))))
		(_port (_int B -1 0 3722(_ent(_in))))
		(_port (_int C -1 0 3722(_ent(_in))))
		(_port (_int D -1 0 3722(_ent(_in))))
		(_port (_int Z -1 0 3723(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2302          1463644105200 Structure
(_unit VHDL (vmuxregsre0012 0 3742(structure 0 3751))
	(_version vc6)
	(_time 1463644105201 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code dddf8a8fdd8b8ccad4dccf8789dbdadadedadfdbd8)
	(_ent
		(_time 1463643915542)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 3754(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 3756(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 3743(_ent(_in))))
		(_port (_int D1 -1 0 3743(_ent(_in))))
		(_port (_int SD -1 0 3743(_ent(_in))))
		(_port (_int SP -1 0 3744(_ent(_in))))
		(_port (_int CK -1 0 3744(_ent(_in))))
		(_port (_int LSR -1 0 3744(_ent(_in))))
		(_port (_int Q -1 0 3745(_ent(_out))))
		(_sig (_int GATE -1 0 3752(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6990          1463644105208 Structure
(_unit VHDL (slice_16 0 3767(structure 0 3801))
	(_version vc6)
	(_time 1463644105209 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code eceebebfecbbb1fabdbff9b5ebefedefeaebefeabf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915555)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 3822(_ent (_in))))
				(_port (_int B -5 0 3822(_ent (_in))))
				(_port (_int C -5 0 3822(_ent (_in))))
				(_port (_int D -5 0 3822(_ent (_in))))
				(_port (_int Z -5 0 3823(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3819(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 3826(_ent (_in))))
				(_port (_int D1 -5 0 3826(_ent (_in))))
				(_port (_int SD -5 0 3826(_ent (_in))))
				(_port (_int SP -5 0 3827(_ent (_in))))
				(_port (_int CK -5 0 3827(_ent (_in))))
				(_port (_int LSR -5 0 3827(_ent (_in))))
				(_port (_int Q -5 0 3828(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3816(_ent (_out))))
			)
		)
	)
	(_inst n1139_001_BUF1_BUF1 0 3831(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 3833(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i294 0 3835(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 3838(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3842
		(_object
			(_prcs
				(line__3844(_arch 0 0 3844(_procedure_call (_trgt(5))(_sens(0)))))
				(line__3845(_arch 1 0 3845(_procedure_call (_trgt(7))(_sens(1)))))
				(line__3846(_arch 2 0 3846(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 3850
		(_object
			(_prcs
				(line__3852(_arch 3 0 3852(_procedure_call (_trgt(6))(_sens(5)))))
				(line__3853(_arch 4 0 3853(_procedure_call (_trgt(8))(_sens(7)))))
				(line__3854(_arch 5 0 3854(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3770 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3771 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3772 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3773(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3773(_ent gms(_string \"SLICE_16"\))))
		(_gen (_int tipd_DI0 -3 0 3775(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3777(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3778(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3779(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3780 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3781 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3782 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3784 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3785 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3786 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3787 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3788 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3789 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3792 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 3794(_ent(_in))))
		(_port (_int LSR -5 0 3794(_ent(_in))))
		(_port (_int CLK -5 0 3794(_ent(_in))))
		(_port (_int F0 -5 0 3795(_ent(_out))))
		(_port (_int Q0 -5 0 3795(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3804(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3805(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3806(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3807(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3808(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3809(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3810(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3811(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3813(_arch(_uni))))
		(_sig (_int VCCI -5 0 3814(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3858(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3859(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3861(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3862(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3863(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3864(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3865(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3866(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3867(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3868(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3857(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 986           1463644105214 Structure
(_unit VHDL (inverter 0 3960(structure 0 3967))
	(_version vc6)
	(_time 1463644105215 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code ecefb4bfeababefae8ebfeb7b9eae9ebeeeae5eab9)
	(_ent
		(_time 1463643915567)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 3969(_comp .machxo2.components.inv)
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3961(_ent(_in))))
		(_port (_int Z -1 0 3961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7306          1463644105223 Structure
(_unit VHDL (slice_18 0 3979(structure 0 4013))
	(_version vc6)
	(_time 1463644105224 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code fcfeaeacfcaba1eaacfee9a5fbfffdfff4fbfffaaf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915582)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4035(_ent (_in))))
				(_port (_int B -5 0 4035(_ent (_in))))
				(_port (_int C -5 0 4035(_ent (_in))))
				(_port (_int D -5 0 4035(_ent (_in))))
				(_port (_int Z -5 0 4036(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4032(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4039(_ent (_in))))
				(_port (_int D1 -5 0 4039(_ent (_in))))
				(_port (_int SD -5 0 4039(_ent (_in))))
				(_port (_int SP -5 0 4040(_ent (_in))))
				(_port (_int CK -5 0 4040(_ent (_in))))
				(_port (_int LSR -5 0 4040(_ent (_in))))
				(_port (_int Q -5 0 4041(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4029(_ent (_out))))
			)
		)
		(inverter
			(_object
				(_port (_int I -5 0 4044(_ent (_in))))
				(_port (_int Z -5 0 4044(_ent (_out))))
			)
		)
	)
	(_inst n1139_000_BUF1_BUF1 0 4047(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4049(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i298 0 4051(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4054(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst LSR_INVERTERIN 0 4056(_comp inverter)
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_ent . inverter)
		)
	)
	(_block WireDelay 0 4060
		(_object
			(_prcs
				(line__4062(_arch 0 0 4062(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4063(_arch 1 0 4063(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4064(_arch 2 0 4064(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4068
		(_object
			(_prcs
				(line__4070(_arch 3 0 4070(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4071(_arch 4 0 4071(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4072(_arch 5 0 4072(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3982 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3983 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3984 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3985(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3985(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_DI0 -3 0 3987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3991(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3995 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3996 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3999 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4000 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4002 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4003 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4004 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4006(_ent(_in))))
		(_port (_int LSR -5 0 4006(_ent(_in))))
		(_port (_int CLK -5 0 4006(_ent(_in))))
		(_port (_int F0 -5 0 4007(_ent(_out))))
		(_port (_int Q0 -5 0 4007(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4016(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4017(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4018(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4019(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4020(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4021(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4022(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4023(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4025(_arch(_uni))))
		(_sig (_int VCCI -5 0 4026(_arch(_uni))))
		(_sig (_int LSR_NOTIN -5 0 4027(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4076(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4077(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4079(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4080(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4081(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4082(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4083(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4084(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4085(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4086(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4075(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 7293          1463644105241 Structure
(_unit VHDL (slice_20 0 4178(structure 0 4212))
	(_version vc6)
	(_time 1463644105242 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0b095a0d0a5c561d5b091e520c0809080b0c080d58)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915588)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4234(_ent (_in))))
				(_port (_int B -5 0 4234(_ent (_in))))
				(_port (_int C -5 0 4234(_ent (_in))))
				(_port (_int D -5 0 4234(_ent (_in))))
				(_port (_int Z -5 0 4235(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4231(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4238(_ent (_in))))
				(_port (_int D1 -5 0 4238(_ent (_in))))
				(_port (_int SD -5 0 4238(_ent (_in))))
				(_port (_int SP -5 0 4239(_ent (_in))))
				(_port (_int CK -5 0 4239(_ent (_in))))
				(_port (_int LSR -5 0 4239(_ent (_in))))
				(_port (_int Q -5 0 4240(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4228(_ent (_out))))
			)
		)
		(inverter
			(_object
				(_port (_int I -5 0 4243(_ent (_in))))
				(_port (_int Z -5 0 4243(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 4246(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4248(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i302 0 4250(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4253(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst LSR_INVERTERIN 0 4255(_comp inverter)
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_ent . inverter)
		)
	)
	(_block WireDelay 0 4259
		(_object
			(_prcs
				(line__4261(_arch 0 0 4261(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4262(_arch 1 0 4262(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4263(_arch 2 0 4263(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4267
		(_object
			(_prcs
				(line__4269(_arch 3 0 4269(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4270(_arch 4 0 4270(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4271(_arch 5 0 4271(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4181 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4182 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4183 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4184(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4184(_ent gms(_string \"SLICE_20"\))))
		(_gen (_int tipd_DI0 -3 0 4186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4190(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4191 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4203 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4205(_ent(_in))))
		(_port (_int LSR -5 0 4205(_ent(_in))))
		(_port (_int CLK -5 0 4205(_ent(_in))))
		(_port (_int F0 -5 0 4206(_ent(_out))))
		(_port (_int Q0 -5 0 4206(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4215(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4216(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4217(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4218(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4219(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4220(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4221(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4222(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4224(_arch(_uni))))
		(_sig (_int VCCI -5 0 4225(_arch(_uni))))
		(_sig (_int LSR_NOTIN -5 0 4226(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4275(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4276(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4278(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4279(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4280(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4281(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4282(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4283(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4284(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4285(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4274(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 6990          1463644105256 Structure
(_unit VHDL (slice_22 0 4377(structure 0 4411))
	(_version vc6)
	(_time 1463644105257 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1b194a1c1a4c460d4a480e421c181918191c181d48)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915598)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4432(_ent (_in))))
				(_port (_int B -5 0 4432(_ent (_in))))
				(_port (_int C -5 0 4432(_ent (_in))))
				(_port (_int D -5 0 4432(_ent (_in))))
				(_port (_int Z -5 0 4433(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4429(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4436(_ent (_in))))
				(_port (_int D1 -5 0 4436(_ent (_in))))
				(_port (_int SD -5 0 4436(_ent (_in))))
				(_port (_int SP -5 0 4437(_ent (_in))))
				(_port (_int CK -5 0 4437(_ent (_in))))
				(_port (_int LSR -5 0 4437(_ent (_in))))
				(_port (_int Q -5 0 4438(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4426(_ent (_out))))
			)
		)
	)
	(_inst n1139_004_BUF1_BUF1 0 4441(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4443(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i306 0 4445(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4448(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4452
		(_object
			(_prcs
				(line__4454(_arch 0 0 4454(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4455(_arch 1 0 4455(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4456(_arch 2 0 4456(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4460
		(_object
			(_prcs
				(line__4462(_arch 3 0 4462(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4463(_arch 4 0 4463(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4464(_arch 5 0 4464(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4381 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4382 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4383(_ent gms(_string \"SLICE_22"\))))
		(_gen (_int tipd_DI0 -3 0 4385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4389(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4390 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4391 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4392 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4393 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4394 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4395 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4396 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4397 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4398 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4399 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4400 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4401 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4402 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4404(_ent(_in))))
		(_port (_int LSR -5 0 4404(_ent(_in))))
		(_port (_int CLK -5 0 4404(_ent(_in))))
		(_port (_int F0 -5 0 4405(_ent(_out))))
		(_port (_int Q0 -5 0 4405(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4414(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4415(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4416(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4417(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4418(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4419(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4420(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4421(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4423(_arch(_uni))))
		(_sig (_int VCCI -5 0 4424(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4468(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4469(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4471(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4472(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4473(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4474(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4475(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4476(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4477(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4478(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4467(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 6990          1463644105303 Structure
(_unit VHDL (slice_24 0 4570(structure 0 4604))
	(_version vc6)
	(_time 1463644105304 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 4a481b48481d175c1b195f134d4948494e4d494c19)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915614)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4625(_ent (_in))))
				(_port (_int B -5 0 4625(_ent (_in))))
				(_port (_int C -5 0 4625(_ent (_in))))
				(_port (_int D -5 0 4625(_ent (_in))))
				(_port (_int Z -5 0 4626(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4622(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4629(_ent (_in))))
				(_port (_int D1 -5 0 4629(_ent (_in))))
				(_port (_int SD -5 0 4629(_ent (_in))))
				(_port (_int SP -5 0 4630(_ent (_in))))
				(_port (_int CK -5 0 4630(_ent (_in))))
				(_port (_int LSR -5 0 4630(_ent (_in))))
				(_port (_int Q -5 0 4631(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4619(_ent (_out))))
			)
		)
	)
	(_inst n1139_003_BUF1_BUF1 0 4634(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4636(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i310 0 4638(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4641(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4645
		(_object
			(_prcs
				(line__4647(_arch 0 0 4647(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4648(_arch 1 0 4648(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4649(_arch 2 0 4649(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4653
		(_object
			(_prcs
				(line__4655(_arch 3 0 4655(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4656(_arch 4 0 4656(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4657(_arch 5 0 4657(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4573 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4574 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4575 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4576(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4576(_ent gms(_string \"SLICE_24"\))))
		(_gen (_int tipd_DI0 -3 0 4578(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4579(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4580(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4581(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4582(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4583 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4584 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4585 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4586 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4587 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4588 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4589 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4590 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4591 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4592 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4593 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4594 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4595 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4597(_ent(_in))))
		(_port (_int LSR -5 0 4597(_ent(_in))))
		(_port (_int CLK -5 0 4597(_ent(_in))))
		(_port (_int F0 -5 0 4598(_ent(_out))))
		(_port (_int Q0 -5 0 4598(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4607(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4608(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4609(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4610(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4611(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4612(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4613(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4614(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4616(_arch(_uni))))
		(_sig (_int VCCI -5 0 4617(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4661(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4662(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4664(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4665(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4666(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4667(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4668(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4669(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4670(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4671(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4660(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1714          1463644105319 Structure
(_unit VHDL (lut40013 0 4763(structure 0 4771))
	(_version vc6)
	(_time 1463644105320 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 595a585b550f094a5c584906085a585a5a5f0a5e5c)
	(_ent
		(_time 1463643915629)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4773(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4764(_ent(_in))))
		(_port (_int B -1 0 4764(_ent(_in))))
		(_port (_int C -1 0 4764(_ent(_in))))
		(_port (_int D -1 0 4764(_ent(_in))))
		(_port (_int Z -1 0 4765(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7522          1463644105332 Structure
(_unit VHDL (slice_26 0 4784(structure 0 4818))
	(_version vc6)
	(_time 1463644105333 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 696b3869333e347f39697c306e6a6b6a6f6e6a6f3a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915645)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -5 0 4849(_ent (_in))))
				(_port (_int B -5 0 4849(_ent (_in))))
				(_port (_int C -5 0 4849(_ent (_in))))
				(_port (_int D -5 0 4849(_ent (_in))))
				(_port (_int Z -5 0 4850(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4837(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -5 0 4840(_ent (_in))))
				(_port (_int B -5 0 4840(_ent (_in))))
				(_port (_int C -5 0 4840(_ent (_in))))
				(_port (_int D -5 0 4840(_ent (_in))))
				(_port (_int Z -5 0 4841(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4844(_ent (_in))))
				(_port (_int D1 -5 0 4844(_ent (_in))))
				(_port (_int SD -5 0 4844(_ent (_in))))
				(_port (_int SP -5 0 4845(_ent (_in))))
				(_port (_int CK -5 0 4845(_ent (_in))))
				(_port (_int LSR -5 0 4845(_ent (_in))))
				(_port (_int Q -5 0 4846(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4834(_ent (_out))))
			)
		)
	)
	(_inst i1 0 4853(_comp lut40013)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst DRIVEGND 0 4855(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst n1139_002_BUF1_BUF1 0 4857(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i314 0 4859(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4862(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4866
		(_object
			(_prcs
				(line__4868(_arch 0 0 4868(_procedure_call (_trgt(6))(_sens(0)))))
				(line__4869(_arch 1 0 4869(_procedure_call (_trgt(8))(_sens(1)))))
				(line__4870(_arch 2 0 4870(_procedure_call (_trgt(10))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4874
		(_object
			(_prcs
				(line__4876(_arch 3 0 4876(_procedure_call (_trgt(7))(_sens(6)))))
				(line__4877(_arch 4 0 4877(_procedure_call (_trgt(9))(_sens(8)))))
				(line__4878(_arch 5 0 4878(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4787 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4788 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4789 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4790(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4790(_ent gms(_string \"SLICE_26"\))))
		(_gen (_int tipd_DI0 -3 0 4792(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4793(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4794(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4795(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4796(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4797 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4798 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4799 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4800 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4801 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4802 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4803 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4804 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4805 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4806 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4807 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4808 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4809 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4811(_ent(_in))))
		(_port (_int LSR -5 0 4811(_ent(_in))))
		(_port (_int CLK -5 0 4811(_ent(_in))))
		(_port (_int F0 -5 0 4812(_ent(_out))))
		(_port (_int Q0 -5 0 4812(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 4812(_ent(_out))))
		(_sig (_int DI0_ipd -5 0 4821(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4822(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4823(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4824(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4825(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4827(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4828(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 4829(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4831(_arch(_uni))))
		(_sig (_int VCCI -5 0 4832(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4882(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4883(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4885(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4886(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4887(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4888(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4889(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4890(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4891(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4892(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4881(_prcs (_simple)(_trgt(3)(4)(5))(_sens(7)(9)(11)(12)(13)(14))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1714          1463644105338 Structure
(_unit VHDL (lut40014 0 4985(structure 0 4993))
	(_version vc6)
	(_time 1463644105339 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 696a6868653f397a6c687936386a686a6d6f3a6e6c)
	(_ent
		(_time 1463643915660)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4995(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4986(_ent(_in))))
		(_port (_int B -1 0 4986(_ent(_in))))
		(_port (_int C -1 0 4986(_ent(_in))))
		(_port (_int D -1 0 4986(_ent(_in))))
		(_port (_int Z -1 0 4987(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1925          1463644105350 Structure
(_unit VHDL (vmuxregsre0015 0 5006(structure 0 5015))
	(_version vc6)
	(_time 1463644105351 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 797b2d78242f286e707d6b232d7f7e7e7a7e7b7f7c)
	(_ent
		(_time 1463643915666)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 5017(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5007(_ent(_in))))
		(_port (_int D1 -1 0 5007(_ent(_in))))
		(_port (_int SD -1 0 5007(_ent(_in))))
		(_port (_int SP -1 0 5008(_ent(_in))))
		(_port (_int CK -1 0 5008(_ent(_in))))
		(_port (_int LSR -1 0 5008(_ent(_in))))
		(_port (_int Q -1 0 5009(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 5921          1463644105356 Structure
(_unit VHDL (slice_27 0 5028(structure 0 5053))
	(_version vc6)
	(_time 1463644105357 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 797b2878232e246f727a6c207e7a7b7a7e7e7a7f2a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915676)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 5072(_ent (_in))))
				(_port (_int B -5 0 5072(_ent (_in))))
				(_port (_int C -5 0 5072(_ent (_in))))
				(_port (_int D -5 0 5072(_ent (_in))))
				(_port (_int Z -5 0 5073(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5069(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -5 0 5076(_ent (_in))))
				(_port (_int B -5 0 5076(_ent (_in))))
				(_port (_int C -5 0 5076(_ent (_in))))
				(_port (_int D -5 0 5076(_ent (_in))))
				(_port (_int Z -5 0 5077(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 5080(_ent (_in))))
				(_port (_int D1 -5 0 5080(_ent (_in))))
				(_port (_int SD -5 0 5080(_ent (_in))))
				(_port (_int SP -5 0 5081(_ent (_in))))
				(_port (_int CK -5 0 5081(_ent (_in))))
				(_port (_int LSR -5 0 5081(_ent (_in))))
				(_port (_int Q -5 0 5082(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5066(_ent (_out))))
			)
		)
	)
	(_inst i2 0 5085(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 5087(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut 0 5089(_comp lut40014)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_inst FSM_lcd_arbiter_i3_315_316_set 0 5091(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 5094(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 5098
		(_object
			(_prcs
				(line__5100(_arch 0 0 5100(_procedure_call (_trgt(6))(_sens(0)))))
				(line__5101(_arch 1 0 5101(_procedure_call (_trgt(7))(_sens(1)))))
				(line__5102(_arch 2 0 5102(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5031 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5032 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5033 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5034(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5034(_ent(_string \"SLICE_27"\))))
		(_gen (_int tipd_D0 -3 0 5036(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5039(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5042 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5043 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5044 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 5046(_ent(_in))))
		(_port (_int B0 -5 0 5046(_ent(_in))))
		(_port (_int LSR -5 0 5046(_ent(_in))))
		(_port (_int F0 -5 0 5047(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5047(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5047(_ent(_out))))
		(_sig (_int D0_ipd -5 0 5056(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 5057(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 5058(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5059(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5060(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5061(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 5063(_arch(_uni))))
		(_sig (_int VCCI -5 0 5064(_arch(_uni))))
		(_var (_int F0_zd -5 0 5106(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 5107(_prcs 0)))
		(_var (_int Q0_zd -5 0 5108(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 5109(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 5111(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 5112(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 3 0 5105(_prcs (_simple)(_trgt(3)(4)(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 4 -1)
)
I 000050 55 1714          1463644105366 Structure
(_unit VHDL (lut40016 0 5164(structure 0 5172))
	(_version vc6)
	(_time 1463644105367 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 888b898785ded89b8d8998d7d98b898b8e8edb8f8d)
	(_ent
		(_time 1463643915692)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5174(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0010000010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0010000010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5165(_ent(_in))))
		(_port (_int B -1 0 5165(_ent(_in))))
		(_port (_int C -1 0 5165(_ent(_in))))
		(_port (_int D -1 0 5165(_ent(_in))))
		(_port (_int Z -1 0 5166(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644105381 Structure
(_unit VHDL (lut40017 0 5185(structure 0 5193))
	(_version vc6)
	(_time 1463644105382 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 989b999695cec88b9d9988c7c99b999b9f9ecb9f9d)
	(_ent
		(_time 1463643915698)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5195(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110011001101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110011001101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5186(_ent(_in))))
		(_port (_int B -1 0 5186(_ent(_in))))
		(_port (_int C -1 0 5186(_ent(_in))))
		(_port (_int D -1 0 5186(_ent(_in))))
		(_port (_int Z -1 0 5187(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1249          1463644105387 Structure
(_unit VHDL (selmux2 0 5206(structure 0 5214))
	(_version vc6)
	(_time 1463644105388 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 989ac99795cf9f8ecd9e8dc3c19b9a9f9b9e9d9ecb)
	(_ent
		(_time 1463643915707)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.mux21
			(_object
				(_port (_int d0 -1 1 1034(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 1035(_ent (_in((i 1))))))
				(_port (_int sd -1 1 1036(_ent (_in((i 1))))))
				(_port (_int z -1 1 1037(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 5216(_comp .machxo2.components.mux21)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_ent machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5207(_ent(_in))))
		(_port (_int D1 -1 0 5207(_ent(_in))))
		(_port (_int SD -1 0 5207(_ent(_in))))
		(_port (_int Z -1 0 5208(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6498          1463644105397 Structure
(_unit VHDL (i832_slice_28 0 5226(structure 0 5262))
	(_version vc6)
	(_time 1463644105398 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code a7a4fcf5a8f5f0b4adf7e1fcf5a1f4a1aea1a4a1a2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915713)
	)
	(_vital vital_level0)
	(_comp
		(lut40016
			(_object
				(_port (_int A -4 0 5279(_ent (_in))))
				(_port (_int B -4 0 5279(_ent (_in))))
				(_port (_int C -4 0 5279(_ent (_in))))
				(_port (_int D -4 0 5279(_ent (_in))))
				(_port (_int Z -4 0 5280(_ent (_out))))
			)
		)
		(lut40017
			(_object
				(_port (_int A -4 0 5283(_ent (_in))))
				(_port (_int B -4 0 5283(_ent (_in))))
				(_port (_int C -4 0 5283(_ent (_in))))
				(_port (_int D -4 0 5283(_ent (_in))))
				(_port (_int Z -4 0 5284(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 5287(_ent (_in))))
				(_port (_int D1 -4 0 5287(_ent (_in))))
				(_port (_int SD -4 0 5287(_ent (_in))))
				(_port (_int Z -4 0 5288(_ent (_out))))
			)
		)
	)
	(_inst i832_SLICE_28_K1 0 5291(_comp lut40016)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i832_SLICE_28_i832_SLICE_28_K1_H1))
		)
		(_use (_ent . lut40016)
		)
	)
	(_inst i832_GATE 0 5294(_comp lut40017)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i832_SLICE_28_i832_GATE_H0))
		)
		(_use (_ent . lut40017)
		)
	)
	(_inst i832_SLICE_28_K0K1MUX 0 5297(_comp selmux2)
		(_port
			((D0)(i832_SLICE_28_i832_GATE_H0))
			((D1)(i832_SLICE_28_i832_SLICE_28_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 5302
		(_object
			(_prcs
				(line__5304(_arch 0 0 5304(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5305(_arch 1 0 5305(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5306(_arch 2 0 5306(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5307(_arch 3 0 5307(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5308(_arch 4 0 5308(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5309(_arch 5 0 5309(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5310(_arch 6 0 5310(_procedure_call (_trgt(16))(_sens(6)))))
				(line__5311(_arch 7 0 5311(_procedure_call (_trgt(17))(_sens(7)))))
				(line__5312(_arch 8 0 5312(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5232(_ent(_string \"i832_SLICE_28"\))))
		(_gen (_int tipd_D1 -3 0 5234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5235(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5236(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5237(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5238(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5239(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5240(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5241(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5242(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 5243(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 5244(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 5245(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 5246(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 5247(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 5248(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 5249(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 5250(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 5251(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5253(_ent(_in))))
		(_port (_int C1 -4 0 5253(_ent(_in))))
		(_port (_int B1 -4 0 5253(_ent(_in))))
		(_port (_int A1 -4 0 5254(_ent(_in))))
		(_port (_int D0 -4 0 5254(_ent(_in))))
		(_port (_int C0 -4 0 5254(_ent(_in))))
		(_port (_int B0 -4 0 5255(_ent(_in))))
		(_port (_int A0 -4 0 5255(_ent(_in))))
		(_port (_int M0 -4 0 5255(_ent(_in))))
		(_port (_int OFX0 -4 0 5256(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5265(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5266(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 5267(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5268(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5269(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5270(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5271(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5272(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 5273(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 5274(_arch(_uni((i 1))))))
		(_sig (_int i832_SLICE_28_i832_SLICE_28_K1_H1 -4 0 5276(_arch(_uni))))
		(_sig (_int i832_SLICE_28_i832_GATE_H0 -4 0 5277(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 5317(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 5318(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 5315(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644105403 Structure
(_unit VHDL (lut40018 0 5371(structure 0 5379))
	(_version vc6)
	(_time 1463644105404 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a7a4a6f1a5f1f7b4a2a6b7f8f6a4a6a4afa1f4a0a2)
	(_ent
		(_time 1463643915723)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5381(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5372(_ent(_in))))
		(_port (_int B -1 0 5372(_ent(_in))))
		(_port (_int C -1 0 5372(_ent(_in))))
		(_port (_int D -1 0 5372(_ent(_in))))
		(_port (_int Z -1 0 5373(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644105412 Structure
(_unit VHDL (lut40019 0 5392(structure 0 5400))
	(_version vc6)
	(_time 1463644105413 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b7b4b6e2b5e1e7a4b2b6a7e8e6b4b6b4beb1e4b0b2)
	(_ent
		(_time 1463643915729)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5402(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110011001001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110011001001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5393(_ent(_in))))
		(_port (_int B -1 0 5393(_ent(_in))))
		(_port (_int C -1 0 5393(_ent(_in))))
		(_port (_int D -1 0 5393(_ent(_in))))
		(_port (_int Z -1 0 5394(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6498          1463644105426 Structure
(_unit VHDL (i828_slice_29 0 5413(structure 0 5449))
	(_version vc6)
	(_time 1463644105427 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c7c49c97c89591d4c797819c95c194c1cec1c4c1c2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915738)
	)
	(_vital vital_level0)
	(_comp
		(lut40018
			(_object
				(_port (_int A -4 0 5470(_ent (_in))))
				(_port (_int B -4 0 5470(_ent (_in))))
				(_port (_int C -4 0 5470(_ent (_in))))
				(_port (_int D -4 0 5470(_ent (_in))))
				(_port (_int Z -4 0 5471(_ent (_out))))
			)
		)
		(lut40019
			(_object
				(_port (_int A -4 0 5474(_ent (_in))))
				(_port (_int B -4 0 5474(_ent (_in))))
				(_port (_int C -4 0 5474(_ent (_in))))
				(_port (_int D -4 0 5474(_ent (_in))))
				(_port (_int Z -4 0 5475(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 5466(_ent (_in))))
				(_port (_int D1 -4 0 5466(_ent (_in))))
				(_port (_int SD -4 0 5466(_ent (_in))))
				(_port (_int Z -4 0 5467(_ent (_out))))
			)
		)
	)
	(_inst i828_SLICE_29_K1 0 5478(_comp lut40018)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i828_SLICE_29_i828_SLICE_29_K1_H1))
		)
		(_use (_ent . lut40018)
		)
	)
	(_inst i828_GATE 0 5481(_comp lut40019)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i828_SLICE_29_i828_GATE_H0))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst i828_SLICE_29_K0K1MUX 0 5484(_comp selmux2)
		(_port
			((D0)(i828_SLICE_29_i828_GATE_H0))
			((D1)(i828_SLICE_29_i828_SLICE_29_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 5489
		(_object
			(_prcs
				(line__5491(_arch 0 0 5491(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5492(_arch 1 0 5492(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5493(_arch 2 0 5493(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5494(_arch 3 0 5494(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5495(_arch 4 0 5495(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5496(_arch 5 0 5496(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5497(_arch 6 0 5497(_procedure_call (_trgt(16))(_sens(6)))))
				(line__5498(_arch 7 0 5498(_procedure_call (_trgt(17))(_sens(7)))))
				(line__5499(_arch 8 0 5499(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5416 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5417 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5418 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5419(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5419(_ent(_string \"i828_SLICE_29"\))))
		(_gen (_int tipd_D1 -3 0 5421(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5422(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5423(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5424(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5425(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5426(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5427(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5428(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5429(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 5430(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 5431(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 5432(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 5433(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 5434(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 5435(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 5436(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 5437(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 5438(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5440(_ent(_in))))
		(_port (_int C1 -4 0 5440(_ent(_in))))
		(_port (_int B1 -4 0 5440(_ent(_in))))
		(_port (_int A1 -4 0 5441(_ent(_in))))
		(_port (_int D0 -4 0 5441(_ent(_in))))
		(_port (_int C0 -4 0 5441(_ent(_in))))
		(_port (_int B0 -4 0 5442(_ent(_in))))
		(_port (_int A0 -4 0 5442(_ent(_in))))
		(_port (_int M0 -4 0 5442(_ent(_in))))
		(_port (_int OFX0 -4 0 5443(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5452(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5453(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 5454(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5455(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5456(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5457(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5458(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5459(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 5460(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 5461(_arch(_uni((i 1))))))
		(_sig (_int i828_SLICE_29_i828_SLICE_29_K1_H1 -4 0 5463(_arch(_uni))))
		(_sig (_int i828_SLICE_29_i828_GATE_H0 -4 0 5464(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 5504(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 5505(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 5502(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644105432 Structure
(_unit VHDL (lut40020 0 5558(structure 0 5566))
	(_version vc6)
	(_time 1463644105433 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c7c4c693c59197d4c2c6d79896c4c5c4c7c194c0c2)
	(_ent
		(_time 1463643915744)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5568(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000100010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000100010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5559(_ent(_in))))
		(_port (_int B -1 0 5559(_ent(_in))))
		(_port (_int C -1 0 5559(_ent(_in))))
		(_port (_int D -1 0 5559(_ent(_in))))
		(_port (_int Z -1 0 5560(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644105444 Structure
(_unit VHDL (lut40021 0 5579(structure 0 5587))
	(_version vc6)
	(_time 1463644105445 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d6d5d785d58086c5d3d7c68987d5d4d5d7d085d1d3)
	(_ent
		(_time 1463643915758)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5589(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5580(_ent(_in))))
		(_port (_int B -1 0 5580(_ent(_in))))
		(_port (_int C -1 0 5580(_ent(_in))))
		(_port (_int D -1 0 5580(_ent(_in))))
		(_port (_int Z -1 0 5581(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7355          1463644105459 Structure
(_unit VHDL (slice_30 0 5600(structure 0 5635))
	(_version vc6)
	(_time 1463644105460 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code e6e4b7b5b3b1bbf0b4b1f3bfe1e5e5e5e6e1e5e0b5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915764)
	)
	(_vital vital_level0)
	(_comp
		(lut40020
			(_object
				(_port (_int A -5 0 5663(_ent (_in))))
				(_port (_int B -5 0 5663(_ent (_in))))
				(_port (_int C -5 0 5663(_ent (_in))))
				(_port (_int D -5 0 5663(_ent (_in))))
				(_port (_int Z -5 0 5664(_ent (_out))))
			)
		)
		(lut40021
			(_object
				(_port (_int A -5 0 5667(_ent (_in))))
				(_port (_int B -5 0 5667(_ent (_in))))
				(_port (_int C -5 0 5667(_ent (_in))))
				(_port (_int D -5 0 5667(_ent (_in))))
				(_port (_int Z -5 0 5668(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5655(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 5658(_ent (_in))))
				(_port (_int D1 -5 0 5658(_ent (_in))))
				(_port (_int SD -5 0 5658(_ent (_in))))
				(_port (_int SP -5 0 5659(_ent (_in))))
				(_port (_int CK -5 0 5659(_ent (_in))))
				(_port (_int LSR -5 0 5659(_ent (_in))))
				(_port (_int Q -5 0 5660(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5652(_ent (_out))))
			)
		)
	)
	(_inst i725_1_lut_3_lut_4_lut 0 5671(_comp lut40020)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst i690_2_lut_rep_13 0 5673(_comp lut40021)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40021)
		)
	)
	(_inst DRIVEGND 0 5675(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_i2_311_312_set 0 5677(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 5680(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 5684
		(_object
			(_prcs
				(line__5686(_arch 0 0 5686(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5687(_arch 1 0 5687(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5688(_arch 2 0 5688(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5689(_arch 3 0 5689(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5690(_arch 4 0 5690(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5691(_arch 5 0 5691(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5692(_arch 6 0 5692(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5604 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5605 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5606(_ent(_string \"SLICE_30"\))))
		(_gen (_int tipd_D1 -3 0 5608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5612(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5624 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5626(_ent(_in))))
		(_port (_int C1 -5 0 5626(_ent(_in))))
		(_port (_int B1 -5 0 5626(_ent(_in))))
		(_port (_int A1 -5 0 5627(_ent(_in))))
		(_port (_int D0 -5 0 5627(_ent(_in))))
		(_port (_int A0 -5 0 5627(_ent(_in))))
		(_port (_int LSR -5 0 5628(_ent(_in))))
		(_port (_int F0 -5 0 5628(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5628(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5629(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 5638(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 5639(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 5640(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 5641(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 5642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 5643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 5644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5645(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5646(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5647(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 5649(_arch(_uni))))
		(_sig (_int VCCI -5 0 5650(_arch(_uni))))
		(_var (_int F0_zd -5 0 5697(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 5698(_prcs 0)))
		(_var (_int Q0_zd -5 0 5699(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 5700(_prcs 0)))
		(_var (_int F1_zd -5 0 5701(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 5702(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 5704(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 5705(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 5695(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1714          1463644105475 Structure
(_unit VHDL (lut40022 0 5773(structure 0 5781))
	(_version vc6)
	(_time 1463644105476 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f5f6f4a4f5a3a5e6f0f4e5aaa4f6f7f6f7f3a6f2f0)
	(_ent
		(_time 1463643915774)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5783(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110011101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110011101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5774(_ent(_in))))
		(_port (_int B -1 0 5774(_ent(_in))))
		(_port (_int C -1 0 5774(_ent(_in))))
		(_port (_int D -1 0 5774(_ent(_in))))
		(_port (_int Z -1 0 5775(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5341          1463644105488 Structure
(_unit VHDL (slice_31 0 5794(structure 0 5823))
	(_version vc6)
	(_time 1463644105489 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 05075503535258130151105c020606060402060356)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915780)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -4 0 5840(_ent (_in))))
				(_port (_int B -4 0 5840(_ent (_in))))
				(_port (_int C -4 0 5840(_ent (_in))))
				(_port (_int D -4 0 5840(_ent (_in))))
				(_port (_int Z -4 0 5841(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5837(_ent (_out))))
			)
		)
		(lut40022
			(_object
				(_port (_int A -4 0 5844(_ent (_in))))
				(_port (_int B -4 0 5844(_ent (_in))))
				(_port (_int C -4 0 5844(_ent (_in))))
				(_port (_int D -4 0 5844(_ent (_in))))
				(_port (_int Z -4 0 5845(_ent (_out))))
			)
		)
	)
	(_inst i715_2_lut_rep_12 0 5848(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 5850(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i724_3_lut_rep_6_4_lut 0 5852(_comp lut40022)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40022)
		)
	)
	(_block WireDelay 0 5856
		(_object
			(_prcs
				(line__5858(_arch 0 0 5858(_procedure_call (_trgt(8))(_sens(0)))))
				(line__5859(_arch 1 0 5859(_procedure_call (_trgt(9))(_sens(1)))))
				(line__5860(_arch 2 0 5860(_procedure_call (_trgt(10))(_sens(2)))))
				(line__5861(_arch 3 0 5861(_procedure_call (_trgt(11))(_sens(3)))))
				(line__5862(_arch 4 0 5862(_procedure_call (_trgt(12))(_sens(4)))))
				(line__5863(_arch 5 0 5863(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5797 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5798 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5799 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5800(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5800(_ent(_string \"SLICE_31"\))))
		(_gen (_int tipd_D1 -3 0 5802(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5803(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5804(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5805(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5806(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5807(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5808(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5809(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5810(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5813(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5815(_ent(_in))))
		(_port (_int C1 -4 0 5815(_ent(_in))))
		(_port (_int D0 -4 0 5815(_ent(_in))))
		(_port (_int C0 -4 0 5816(_ent(_in))))
		(_port (_int B0 -4 0 5816(_ent(_in))))
		(_port (_int A0 -4 0 5816(_ent(_in))))
		(_port (_int F0 -4 0 5817(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 5817(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5827(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5828(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5829(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5831(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 5832(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 5833(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5835(_arch(_uni))))
		(_var (_int F0_zd -4 0 5868(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 5869(_prcs 0)))
		(_var (_int F1_zd -4 0 5870(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 5871(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 5866(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1714          1463644105504 Structure
(_unit VHDL (lut40023 0 5920(structure 0 5928))
	(_version vc6)
	(_time 1463644105505 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 15161513154345061014054a441617161613461210)
	(_ent
		(_time 1463643915789)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5930(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5921(_ent(_in))))
		(_port (_int B -1 0 5921(_ent(_in))))
		(_port (_int C -1 0 5921(_ent(_in))))
		(_port (_int D -1 0 5921(_ent(_in))))
		(_port (_int Z -1 0 5922(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644105510 Structure
(_unit VHDL (lut40024 0 5941(structure 0 5949))
	(_version vc6)
	(_time 1463644105511 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 15161513154345061014054a441617161113461210)
	(_ent
		(_time 1463643915795)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5951(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5942(_ent(_in))))
		(_port (_int B -1 0 5942(_ent(_in))))
		(_port (_int C -1 0 5942(_ent(_in))))
		(_port (_int D -1 0 5942(_ent(_in))))
		(_port (_int Z -1 0 5943(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7973          1463644105522 Structure
(_unit VHDL (slice_32 0 5962(structure 0 6001))
	(_version vc6)
	(_time 1463644105523 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2426742073737932752a317d232727272623272277)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915805)
	)
	(_vital vital_level0)
	(_comp
		(lut40023
			(_object
				(_port (_int A -5 0 6031(_ent (_in))))
				(_port (_int B -5 0 6031(_ent (_in))))
				(_port (_int C -5 0 6031(_ent (_in))))
				(_port (_int D -5 0 6031(_ent (_in))))
				(_port (_int Z -5 0 6032(_ent (_out))))
			)
		)
		(lut40024
			(_object
				(_port (_int A -5 0 6035(_ent (_in))))
				(_port (_int B -5 0 6035(_ent (_in))))
				(_port (_int C -5 0 6035(_ent (_in))))
				(_port (_int D -5 0 6035(_ent (_in))))
				(_port (_int Z -5 0 6036(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6026(_ent (_in))))
				(_port (_int D1 -5 0 6026(_ent (_in))))
				(_port (_int SD -5 0 6026(_ent (_in))))
				(_port (_int SP -5 0 6027(_ent (_in))))
				(_port (_int CK -5 0 6027(_ent (_in))))
				(_port (_int LSR -5 0 6027(_ent (_in))))
				(_port (_int Q -5 0 6028(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6023(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6020(_ent (_out))))
			)
		)
	)
	(_inst i6_4_lut 0 6039(_comp lut40023)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40023)
		)
	)
	(_inst i5_4_lut 0 6041(_comp lut40024)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40024)
		)
	)
	(_inst FSM_lcd_arbiter_i1_307_308_set 0 6043(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 6046(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 6048(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6052
		(_object
			(_prcs
				(line__6054(_arch 0 0 6054(_procedure_call (_trgt(12))(_sens(0)))))
				(line__6055(_arch 1 0 6055(_procedure_call (_trgt(13))(_sens(1)))))
				(line__6056(_arch 2 0 6056(_procedure_call (_trgt(14))(_sens(2)))))
				(line__6057(_arch 3 0 6057(_procedure_call (_trgt(15))(_sens(3)))))
				(line__6058(_arch 4 0 6058(_procedure_call (_trgt(16))(_sens(4)))))
				(line__6059(_arch 5 0 6059(_procedure_call (_trgt(17))(_sens(5)))))
				(line__6060(_arch 6 0 6060(_procedure_call (_trgt(18))(_sens(6)))))
				(line__6061(_arch 7 0 6061(_procedure_call (_trgt(19))(_sens(7)))))
				(line__6062(_arch 8 0 6062(_procedure_call (_trgt(20))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5965 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5966 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5967 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5968(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5968(_ent(_string \"SLICE_32"\))))
		(_gen (_int tipd_D1 -3 0 5970(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5971(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5982(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5983(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5984(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5985(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5986(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5990 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5992(_ent(_in))))
		(_port (_int C1 -5 0 5992(_ent(_in))))
		(_port (_int B1 -5 0 5992(_ent(_in))))
		(_port (_int A1 -5 0 5993(_ent(_in))))
		(_port (_int D0 -5 0 5993(_ent(_in))))
		(_port (_int C0 -5 0 5993(_ent(_in))))
		(_port (_int B0 -5 0 5994(_ent(_in))))
		(_port (_int A0 -5 0 5994(_ent(_in))))
		(_port (_int LSR -5 0 5994(_ent(_in))))
		(_port (_int F0 -5 0 5995(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5995(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5995(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6004(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6005(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6006(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6008(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6009(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6010(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6011(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6014(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6015(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6017(_arch(_uni))))
		(_sig (_int VCCI -5 0 6018(_arch(_uni))))
		(_var (_int F0_zd -5 0 6067(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6068(_prcs 0)))
		(_var (_int Q0_zd -5 0 6069(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6070(_prcs 0)))
		(_var (_int F1_zd -5 0 6071(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6072(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 6065(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644105537 Structure
(_unit VHDL (lut40025 0 6149(structure 0 6157))
	(_version vc6)
	(_time 1463644105538 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 34373430356264273135246b653736373132673331)
	(_ent
		(_time 1463643915816)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6159(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111100111011001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111100111011001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6150(_ent(_in))))
		(_port (_int B -1 0 6150(_ent(_in))))
		(_port (_int C -1 0 6150(_ent(_in))))
		(_port (_int D -1 0 6150(_ent(_in))))
		(_port (_int Z -1 0 6151(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7376          1463644105543 Structure
(_unit VHDL (slice_33 0 6170(structure 0 6205))
	(_version vc6)
	(_time 1463644105544 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 34366431636369226663216d333737373733373267)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915822)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 6228(_ent (_in))))
				(_port (_int B -5 0 6228(_ent (_in))))
				(_port (_int C -5 0 6228(_ent (_in))))
				(_port (_int D -5 0 6228(_ent (_in))))
				(_port (_int Z -5 0 6229(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6225(_ent (_out))))
			)
		)
		(lut40025
			(_object
				(_port (_int A -5 0 6237(_ent (_in))))
				(_port (_int B -5 0 6237(_ent (_in))))
				(_port (_int C -5 0 6237(_ent (_in))))
				(_port (_int D -5 0 6237(_ent (_in))))
				(_port (_int Z -5 0 6238(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6232(_ent (_in))))
				(_port (_int D1 -5 0 6232(_ent (_in))))
				(_port (_int SD -5 0 6232(_ent (_in))))
				(_port (_int SP -5 0 6233(_ent (_in))))
				(_port (_int CK -5 0 6233(_ent (_in))))
				(_port (_int LSR -5 0 6233(_ent (_in))))
				(_port (_int Q -5 0 6234(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6222(_ent (_out))))
			)
		)
	)
	(_inst i716_2_lut_rep_11 0 6241(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 6243(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_1_I_0_1_lut_4_lut_4_lut 0 6245(_comp lut40025)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40025)
		)
	)
	(_inst lcd_sender_go_48_299_300_set 0 6247(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 6250(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6254
		(_object
			(_prcs
				(line__6256(_arch 0 0 6256(_procedure_call (_trgt(10))(_sens(0)))))
				(line__6257(_arch 1 0 6257(_procedure_call (_trgt(11))(_sens(1)))))
				(line__6258(_arch 2 0 6258(_procedure_call (_trgt(12))(_sens(2)))))
				(line__6259(_arch 3 0 6259(_procedure_call (_trgt(13))(_sens(3)))))
				(line__6260(_arch 4 0 6260(_procedure_call (_trgt(14))(_sens(4)))))
				(line__6261(_arch 5 0 6261(_procedure_call (_trgt(15))(_sens(5)))))
				(line__6262(_arch 6 0 6262(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6173 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6174 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6175 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6176(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6176(_ent(_string \"SLICE_33"\))))
		(_gen (_int tipd_D1 -3 0 6178(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6184(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6185(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6194 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6196(_ent(_in))))
		(_port (_int C1 -5 0 6196(_ent(_in))))
		(_port (_int D0 -5 0 6196(_ent(_in))))
		(_port (_int C0 -5 0 6197(_ent(_in))))
		(_port (_int B0 -5 0 6197(_ent(_in))))
		(_port (_int A0 -5 0 6197(_ent(_in))))
		(_port (_int LSR -5 0 6198(_ent(_in))))
		(_port (_int F0 -5 0 6198(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6198(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6199(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6208(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6209(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6210(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6211(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6212(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6213(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6214(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6215(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6216(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6217(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6219(_arch(_uni))))
		(_sig (_int VCCI -5 0 6220(_arch(_uni))))
		(_var (_int F0_zd -5 0 6267(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6268(_prcs 0)))
		(_var (_int Q0_zd -5 0 6269(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6270(_prcs 0)))
		(_var (_int F1_zd -5 0 6271(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6272(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6274(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6275(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 6265(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1714          1463644105553 Structure
(_unit VHDL (lut40026 0 6343(structure 0 6351))
	(_version vc6)
	(_time 1463644105554 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 43404340451513504642531c124041404545104446)
	(_ent
		(_time 1463643915832)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6353(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6344(_ent(_in))))
		(_port (_int B -1 0 6344(_ent(_in))))
		(_port (_int C -1 0 6344(_ent(_in))))
		(_port (_int D -1 0 6344(_ent(_in))))
		(_port (_int Z -1 0 6345(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644105559 Structure
(_unit VHDL (lut40027 0 6364(structure 0 6372))
	(_version vc6)
	(_time 1463644105560 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 43404340451513504642531c124041404445104446)
	(_ent
		(_time 1463643915838)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6374(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001010100100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001010100100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6365(_ent(_in))))
		(_port (_int B -1 0 6365(_ent(_in))))
		(_port (_int C -1 0 6365(_ent(_in))))
		(_port (_int D -1 0 6365(_ent(_in))))
		(_port (_int Z -1 0 6366(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7394          1463644105568 Structure
(_unit VHDL (slice_34 0 6385(structure 0 6420))
	(_version vc6)
	(_time 1463644105569 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 5351035003040e450104460a545050505754505500)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915848)
	)
	(_vital vital_level0)
	(_comp
		(lut40026
			(_object
				(_port (_int A -5 0 6448(_ent (_in))))
				(_port (_int B -5 0 6448(_ent (_in))))
				(_port (_int C -5 0 6448(_ent (_in))))
				(_port (_int D -5 0 6448(_ent (_in))))
				(_port (_int Z -5 0 6449(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6440(_ent (_out))))
			)
		)
		(lut40027
			(_object
				(_port (_int A -5 0 6452(_ent (_in))))
				(_port (_int B -5 0 6452(_ent (_in))))
				(_port (_int C -5 0 6452(_ent (_in))))
				(_port (_int D -5 0 6452(_ent (_in))))
				(_port (_int Z -5 0 6453(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6443(_ent (_in))))
				(_port (_int D1 -5 0 6443(_ent (_in))))
				(_port (_int SD -5 0 6443(_ent (_in))))
				(_port (_int SP -5 0 6444(_ent (_in))))
				(_port (_int CK -5 0 6444(_ent (_in))))
				(_port (_int LSR -5 0 6444(_ent (_in))))
				(_port (_int Q -5 0 6445(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6437(_ent (_out))))
			)
		)
	)
	(_inst i723_2_lut_rep_10 0 6456(_comp lut40026)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40026)
		)
	)
	(_inst DRIVEGND 0 6458(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_3_I_0_85_Mux_1_i15_4_lut_rep_5_4_lut 0 6460(_comp lut40027)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40027)
		)
	)
	(_inst lcd_sender_data1command0_52_303_304_set 0 6462(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 6465(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6469
		(_object
			(_prcs
				(line__6471(_arch 0 0 6471(_procedure_call (_trgt(10))(_sens(0)))))
				(line__6472(_arch 1 0 6472(_procedure_call (_trgt(11))(_sens(1)))))
				(line__6473(_arch 2 0 6473(_procedure_call (_trgt(12))(_sens(2)))))
				(line__6474(_arch 3 0 6474(_procedure_call (_trgt(13))(_sens(3)))))
				(line__6475(_arch 4 0 6475(_procedure_call (_trgt(14))(_sens(4)))))
				(line__6476(_arch 5 0 6476(_procedure_call (_trgt(15))(_sens(5)))))
				(line__6477(_arch 6 0 6477(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6388 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6389 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6390 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6391(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6391(_ent(_string \"SLICE_34"\))))
		(_gen (_int tipd_D1 -3 0 6393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6409 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6411(_ent(_in))))
		(_port (_int C1 -5 0 6411(_ent(_in))))
		(_port (_int D0 -5 0 6411(_ent(_in))))
		(_port (_int C0 -5 0 6412(_ent(_in))))
		(_port (_int B0 -5 0 6412(_ent(_in))))
		(_port (_int A0 -5 0 6412(_ent(_in))))
		(_port (_int LSR -5 0 6413(_ent(_in))))
		(_port (_int F0 -5 0 6413(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6413(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6414(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6424(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6426(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6430(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6431(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6432(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6434(_arch(_uni))))
		(_sig (_int VCCI -5 0 6435(_arch(_uni))))
		(_var (_int F0_zd -5 0 6482(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6483(_prcs 0)))
		(_var (_int Q0_zd -5 0 6484(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6485(_prcs 0)))
		(_var (_int F1_zd -5 0 6486(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6487(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6489(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6490(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 6480(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1714          1463644105584 Structure
(_unit VHDL (lut40028 0 6558(structure 0 6566))
	(_version vc6)
	(_time 1463644105585 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 63606362653533706662733c326061606b65306466)
	(_ent
		(_time 1463643915854)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6568(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6559(_ent(_in))))
		(_port (_int B -1 0 6559(_ent(_in))))
		(_port (_int C -1 0 6559(_ent(_in))))
		(_port (_int D -1 0 6559(_ent(_in))))
		(_port (_int Z -1 0 6560(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644105615 Structure
(_unit VHDL (lut40029 0 6579(structure 0 6587))
	(_version vc6)
	(_time 1463644105616 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8281828d85d4d291878392ddd38180818b84d18587)
	(_ent
		(_time 1463643915863)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6589(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6580(_ent(_in))))
		(_port (_int B -1 0 6580(_ent(_in))))
		(_port (_int C -1 0 6580(_ent(_in))))
		(_port (_int D -1 0 6580(_ent(_in))))
		(_port (_int Z -1 0 6581(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7973          1463644105629 Structure
(_unit VHDL (slice_35 0 6600(structure 0 6639))
	(_version vc6)
	(_time 1463644105630 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 9193c19ec3c6cc87c09f84c89692929294969297c2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915869)
	)
	(_vital vital_level0)
	(_comp
		(lut40028
			(_object
				(_port (_int A -5 0 6669(_ent (_in))))
				(_port (_int B -5 0 6669(_ent (_in))))
				(_port (_int C -5 0 6669(_ent (_in))))
				(_port (_int D -5 0 6669(_ent (_in))))
				(_port (_int Z -5 0 6670(_ent (_out))))
			)
		)
		(lut40029
			(_object
				(_port (_int A -5 0 6673(_ent (_in))))
				(_port (_int B -5 0 6673(_ent (_in))))
				(_port (_int C -5 0 6673(_ent (_in))))
				(_port (_int D -5 0 6673(_ent (_in))))
				(_port (_int Z -5 0 6674(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6664(_ent (_in))))
				(_port (_int D1 -5 0 6664(_ent (_in))))
				(_port (_int SD -5 0 6664(_ent (_in))))
				(_port (_int SP -5 0 6665(_ent (_in))))
				(_port (_int CK -5 0 6665(_ent (_in))))
				(_port (_int LSR -5 0 6665(_ent (_in))))
				(_port (_int Q -5 0 6666(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6661(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6658(_ent (_out))))
			)
		)
	)
	(_inst i2_4_lut 0 6677(_comp lut40028)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40028)
		)
	)
	(_inst i1_4_lut 0 6679(_comp lut40029)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40029)
		)
	)
	(_inst FSM_lcd_arbiter_i0_295_296_set 0 6681(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 6684(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 6686(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6690
		(_object
			(_prcs
				(line__6692(_arch 0 0 6692(_procedure_call (_trgt(12))(_sens(0)))))
				(line__6693(_arch 1 0 6693(_procedure_call (_trgt(13))(_sens(1)))))
				(line__6694(_arch 2 0 6694(_procedure_call (_trgt(14))(_sens(2)))))
				(line__6695(_arch 3 0 6695(_procedure_call (_trgt(15))(_sens(3)))))
				(line__6696(_arch 4 0 6696(_procedure_call (_trgt(16))(_sens(4)))))
				(line__6697(_arch 5 0 6697(_procedure_call (_trgt(17))(_sens(5)))))
				(line__6698(_arch 6 0 6698(_procedure_call (_trgt(18))(_sens(6)))))
				(line__6699(_arch 7 0 6699(_procedure_call (_trgt(19))(_sens(7)))))
				(line__6700(_arch 8 0 6700(_procedure_call (_trgt(20))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6604 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6605 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6606(_ent(_string \"SLICE_35"\))))
		(_gen (_int tipd_D1 -3 0 6608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6612(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6622(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6623(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6624(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6625(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6626 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6627 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6628 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6630(_ent(_in))))
		(_port (_int C1 -5 0 6630(_ent(_in))))
		(_port (_int B1 -5 0 6630(_ent(_in))))
		(_port (_int A1 -5 0 6631(_ent(_in))))
		(_port (_int D0 -5 0 6631(_ent(_in))))
		(_port (_int C0 -5 0 6631(_ent(_in))))
		(_port (_int B0 -5 0 6632(_ent(_in))))
		(_port (_int A0 -5 0 6632(_ent(_in))))
		(_port (_int LSR -5 0 6632(_ent(_in))))
		(_port (_int F0 -5 0 6633(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6633(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6633(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6645(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6646(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6647(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6648(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6649(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6650(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6651(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6652(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6653(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6655(_arch(_uni))))
		(_sig (_int VCCI -5 0 6656(_arch(_uni))))
		(_var (_int F0_zd -5 0 6705(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6706(_prcs 0)))
		(_var (_int Q0_zd -5 0 6707(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6708(_prcs 0)))
		(_var (_int F1_zd -5 0 6709(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6710(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6712(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6713(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 6703(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644105646 Structure
(_unit VHDL (lut40030 0 6787(structure 0 6795))
	(_version vc6)
	(_time 1463644105647 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a1a2a1f7a5f7f1b2a4a0b1fef0a2a2a2a1a7f2a6a4)
	(_ent
		(_time 1463643915883)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6797(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110001111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110001111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6788(_ent(_in))))
		(_port (_int B -1 0 6788(_ent(_in))))
		(_port (_int C -1 0 6788(_ent(_in))))
		(_port (_int D -1 0 6788(_ent(_in))))
		(_port (_int Z -1 0 6789(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644105662 Structure
(_unit VHDL (lut40031 0 6808(structure 0 6816))
	(_version vc6)
	(_time 1463644105663 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b1b2b1e4b5e7e1a2b4b0a1eee0b2b2b2b0b7e2b6b4)
	(_ent
		(_time 1463643915894)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6818(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111110000111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111110000111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6809(_ent(_in))))
		(_port (_int B -1 0 6809(_ent(_in))))
		(_port (_int C -1 0 6809(_ent(_in))))
		(_port (_int D -1 0 6809(_ent(_in))))
		(_port (_int Z -1 0 6810(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 10563         1463644105678 Structure
(_unit VHDL (slice_36 0 6829(structure 0 6879))
	(_version vc6)
	(_time 1463644105679 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c0c2909593979dd6c3c7c5cd869f92c3c6c7c3c693c6c9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915900)
	)
	(_vital vital_level0)
	(_comp
		(lut40030
			(_object
				(_port (_int A -5 0 6915(_ent (_in))))
				(_port (_int B -5 0 6915(_ent (_in))))
				(_port (_int C -5 0 6915(_ent (_in))))
				(_port (_int D -5 0 6915(_ent (_in))))
				(_port (_int Z -5 0 6916(_ent (_out))))
			)
		)
		(lut40031
			(_object
				(_port (_int A -5 0 6919(_ent (_in))))
				(_port (_int B -5 0 6919(_ent (_in))))
				(_port (_int C -5 0 6919(_ent (_in))))
				(_port (_int D -5 0 6919(_ent (_in))))
				(_port (_int Z -5 0 6920(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 6910(_ent (_in))))
				(_port (_int D1 -5 0 6910(_ent (_in))))
				(_port (_int SD -5 0 6910(_ent (_in))))
				(_port (_int SP -5 0 6911(_ent (_in))))
				(_port (_int CK -5 0 6911(_ent (_in))))
				(_port (_int LSR -5 0 6911(_ent (_in))))
				(_port (_int Q -5 0 6912(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6904(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6907(_ent (_out))))
			)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_3_I_0_1_lut_4_lut 0 6923(_comp lut40030)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40030)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_2_I_0_1_lut_3_lut_4_lut 0 6925(_comp lut40031)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40031)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i5 0 6927(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 6930(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 6932(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i4 0 6934(_comp vmuxregsre0004)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 6939
		(_object
			(_prcs
				(line__6941(_arch 0 0 6941(_procedure_call (_trgt(15))(_sens(0)))))
				(line__6942(_arch 1 0 6942(_procedure_call (_trgt(16))(_sens(1)))))
				(line__6943(_arch 2 0 6943(_procedure_call (_trgt(17))(_sens(2)))))
				(line__6944(_arch 3 0 6944(_procedure_call (_trgt(18))(_sens(3)))))
				(line__6945(_arch 4 0 6945(_procedure_call (_trgt(19))(_sens(4)))))
				(line__6946(_arch 5 0 6946(_procedure_call (_trgt(20))(_sens(5)))))
				(line__6947(_arch 6 0 6947(_procedure_call (_trgt(21))(_sens(6)))))
				(line__6948(_arch 7 0 6948(_procedure_call (_trgt(22))(_sens(7)))))
				(line__6949(_arch 8 0 6949(_procedure_call (_trgt(23))(_sens(8)))))
				(line__6950(_arch 9 0 6950(_procedure_call (_trgt(25))(_sens(9)))))
				(line__6951(_arch 10 0 6951(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 6955
		(_object
			(_prcs
				(line__6957(_arch 11 0 6957(_procedure_call (_trgt(24))(_sens(23)))))
				(line__6958(_arch 12 0 6958(_procedure_call (_trgt(26))(_sens(25)))))
				(line__6959(_arch 13 0 6959(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6832 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6833 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6834 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6835(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6835(_ent gms(_string \"SLICE_36"\))))
		(_gen (_int tipd_D1 -3 0 6837(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6838(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6839(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6840(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6841(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6842(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6843(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6844(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 6845(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 6846(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 6847(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6848(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6849(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6850(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6851(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6852(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6853(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6854(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6855(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 6856(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 6857(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 6858 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 6859 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 6860 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 6861 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 6862 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 6863 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 6864 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 6865 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 6866 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 6867 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6869(_ent(_in))))
		(_port (_int C1 -5 0 6869(_ent(_in))))
		(_port (_int B1 -5 0 6869(_ent(_in))))
		(_port (_int A1 -5 0 6870(_ent(_in))))
		(_port (_int D0 -5 0 6870(_ent(_in))))
		(_port (_int C0 -5 0 6870(_ent(_in))))
		(_port (_int B0 -5 0 6871(_ent(_in))))
		(_port (_int A0 -5 0 6871(_ent(_in))))
		(_port (_int M1 -5 0 6871(_ent(_in))))
		(_port (_int M0 -5 0 6872(_ent(_in))))
		(_port (_int CLK -5 0 6872(_ent(_in))))
		(_port (_int F0 -5 0 6872(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6873(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6873(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 6873(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6882(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6883(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6884(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6885(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6886(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6887(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6888(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6889(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 6890(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 6891(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 6892(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 6893(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 6894(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 6895(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6896(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6897(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6898(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 6899(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 6901(_arch(_uni))))
		(_sig (_int GNDI -5 0 6902(_arch(_uni))))
		(_var (_int F0_zd -5 0 6964(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 6965(_prcs 0)))
		(_var (_int Q0_zd -5 0 6966(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 6967(_prcs 0)))
		(_var (_int F1_zd -5 0 6968(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 6969(_prcs 0)))
		(_var (_int Q1_zd -5 0 6970(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 6971(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 6973(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 6974(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 6975(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 6976(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 6977(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 6978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 6962(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1714          1463644105693 Structure
(_unit VHDL (lut40032 0 7096(structure 0 7104))
	(_version vc6)
	(_time 1463644105694 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d0d3d083d58680c3d5d1c08f81d3d3d3d2d683d7d5)
	(_ent
		(_time 1463643915910)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7106(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0010010000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0010010000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7097(_ent(_in))))
		(_port (_int B -1 0 7097(_ent(_in))))
		(_port (_int C -1 0 7097(_ent(_in))))
		(_port (_int D -1 0 7097(_ent(_in))))
		(_port (_int Z -1 0 7098(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644105709 Structure
(_unit VHDL (lut40033 0 7117(structure 0 7125))
	(_version vc6)
	(_time 1463644105710 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code dfdcdf8c8c898fccdadecf808edcdcdcdcd98cd8da)
	(_ent
		(_time 1463643915916)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7127(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7118(_ent(_in))))
		(_port (_int B -1 0 7118(_ent(_in))))
		(_port (_int C -1 0 7118(_ent(_in))))
		(_port (_int D -1 0 7118(_ent(_in))))
		(_port (_int Z -1 0 7119(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 9263          1463644105724 Structure
(_unit VHDL (slice_37 0 7138(structure 0 7183))
	(_version vc6)
	(_time 1463644105725 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code efedbfbceab8b2f9b8bdfab6e8ececece8e8ece9bc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915926)
	)
	(_vital vital_level0)
	(_comp
		(lut40032
			(_object
				(_port (_int A -5 0 7216(_ent (_in))))
				(_port (_int B -5 0 7216(_ent (_in))))
				(_port (_int C -5 0 7216(_ent (_in))))
				(_port (_int D -5 0 7216(_ent (_in))))
				(_port (_int Z -5 0 7217(_ent (_out))))
			)
		)
		(lut40033
			(_object
				(_port (_int A -5 0 7220(_ent (_in))))
				(_port (_int B -5 0 7220(_ent (_in))))
				(_port (_int C -5 0 7220(_ent (_in))))
				(_port (_int D -5 0 7220(_ent (_in))))
				(_port (_int Z -5 0 7221(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 7211(_ent (_in))))
				(_port (_int D1 -5 0 7211(_ent (_in))))
				(_port (_int SD -5 0 7211(_ent (_in))))
				(_port (_int SP -5 0 7212(_ent (_in))))
				(_port (_int CK -5 0 7212(_ent (_in))))
				(_port (_int LSR -5 0 7212(_ent (_in))))
				(_port (_int Q -5 0 7213(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 7205(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 7208(_ent (_out))))
			)
		)
	)
	(_inst FSM_lcd_arbiter_2_bdd_4_lut_rep_7 0 7224(_comp lut40032)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40032)
		)
	)
	(_inst i693_3_lut_rep_4_4_lut 0 7226(_comp lut40033)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40033)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i6 0 7228(_comp vmuxregsre0004)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 7231(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 7233(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7237
		(_object
			(_prcs
				(line__7239(_arch 0 0 7239(_procedure_call (_trgt(13))(_sens(0)))))
				(line__7240(_arch 1 0 7240(_procedure_call (_trgt(14))(_sens(1)))))
				(line__7241(_arch 2 0 7241(_procedure_call (_trgt(15))(_sens(2)))))
				(line__7242(_arch 3 0 7242(_procedure_call (_trgt(16))(_sens(3)))))
				(line__7243(_arch 4 0 7243(_procedure_call (_trgt(17))(_sens(4)))))
				(line__7244(_arch 5 0 7244(_procedure_call (_trgt(18))(_sens(5)))))
				(line__7245(_arch 6 0 7245(_procedure_call (_trgt(19))(_sens(6)))))
				(line__7246(_arch 7 0 7246(_procedure_call (_trgt(20))(_sens(7)))))
				(line__7247(_arch 8 0 7247(_procedure_call (_trgt(21))(_sens(8)))))
				(line__7248(_arch 9 0 7248(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 7252
		(_object
			(_prcs
				(line__7254(_arch 10 0 7254(_procedure_call (_trgt(22))(_sens(21)))))
				(line__7255(_arch 11 0 7255(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7141 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7142 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 7143 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 7144(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7144(_ent gms(_string \"SLICE_37"\))))
		(_gen (_int tipd_D1 -3 0 7146(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 7147(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 7148(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 7149(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 7150(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 7151(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 7152(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 7153(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 7154(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 7155(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 7156(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 7157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 7158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 7159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 7160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 7161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 7162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 7163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 7164(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 7165 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 7166 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 7167 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 7168 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 7169 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 7170 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 7171 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 7173(_ent(_in))))
		(_port (_int C1 -5 0 7173(_ent(_in))))
		(_port (_int B1 -5 0 7173(_ent(_in))))
		(_port (_int A1 -5 0 7174(_ent(_in))))
		(_port (_int D0 -5 0 7174(_ent(_in))))
		(_port (_int C0 -5 0 7174(_ent(_in))))
		(_port (_int B0 -5 0 7175(_ent(_in))))
		(_port (_int A0 -5 0 7175(_ent(_in))))
		(_port (_int M0 -5 0 7175(_ent(_in))))
		(_port (_int CLK -5 0 7176(_ent(_in))))
		(_port (_int F0 -5 0 7176(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 7176(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 7177(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 7186(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 7187(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 7188(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 7189(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 7190(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 7191(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 7192(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 7193(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 7194(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 7195(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 7196(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 7197(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 7198(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 7199(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 7200(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 7202(_arch(_uni))))
		(_sig (_int GNDI -5 0 7203(_arch(_uni))))
		(_var (_int F0_zd -5 0 7260(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 7261(_prcs 0)))
		(_var (_int Q0_zd -5 0 7262(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 7263(_prcs 0)))
		(_var (_int F1_zd -5 0 7264(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 7265(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 7267(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 7268(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 7269(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 7270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 7258(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
I 000050 55 1110          1463644105740 Structure
(_unit VHDL (xo2iobuf 0 7362(structure 0 7369))
	(_version vc6)
	(_time 1463644105741 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fffda4afffada9e9f7f9b9a5acf8faf9f9f8f7f9a9)
	(_ent
		(_time 1463643915941)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 7371(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 7363(_ent(_in))))
		(_port (_int T -1 0 7363(_ent(_in))))
		(_port (_int PAD -1 0 7363(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3011          1463644105756 Structure
(_unit VHDL (lcd_bus_8_b 0 7381(structure 0 7398))
	(_version vc6)
	(_time 1463644105757 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0e0d090858595e1b5c0e1c555a090d0b580d060b58)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915957)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7409(_ent (_in))))
				(_port (_int T -4 0 7409(_ent (_in))))
				(_port (_int PAD -4 0 7409(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7406(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 7412(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7414(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7418
		(_object
			(_prcs
				(line__7420(_arch 0 0 7420(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7384 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7385 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7386 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7387(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7387(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 7389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 7390(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7392(_ent(_in))))
		(_port (_int lcdbus8 -4 0 7392(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7401(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 7402(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7404(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 7424(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 7425(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7423(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644105771 Structure
(_unit VHDL (lcd_bus_9_b 0 7454(structure 0 7471))
	(_version vc6)
	(_time 1463644105772 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1e1d191948494e0b4c1e0c454a191d1b481d171b48)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915972)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7482(_ent (_in))))
				(_port (_int T -4 0 7482(_ent (_in))))
				(_port (_int PAD -4 0 7482(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7479(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 7485(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7487(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7491
		(_object
			(_prcs
				(line__7493(_arch 0 0 7493(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7457 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7458 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7459 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7460(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7460(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 7462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 7463(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7465(_ent(_in))))
		(_port (_int lcdbus9 -4 0 7465(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7474(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 7475(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7477(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 7497(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 7498(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7496(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644105787 Structure
(_unit VHDL (lcd_bus_4_b 0 7527(structure 0 7544))
	(_version vc6)
	(_time 1463644105788 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2d2e2a297a7a7d387f2d3f76792a2e287b2e29287b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915978)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7555(_ent (_in))))
				(_port (_int T -4 0 7555(_ent (_in))))
				(_port (_int PAD -4 0 7555(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7552(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 7558(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7560(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7564
		(_object
			(_prcs
				(line__7566(_arch 0 0 7566(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7530 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7531 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7532 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7533(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7533(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 7535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 7536(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7538(_ent(_in))))
		(_port (_int lcdbus4 -4 0 7538(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7547(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 7548(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7550(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 7570(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 7571(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7569(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644105802 Structure
(_unit VHDL (lcd_bus_5_b 0 7600(structure 0 7617))
	(_version vc6)
	(_time 1463644105803 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 3d3e3a386a6a6d286f3d2f66693a3e386b3e38386b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915988)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7628(_ent (_in))))
				(_port (_int T -4 0 7628(_ent (_in))))
				(_port (_int PAD -4 0 7628(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7625(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 7631(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7633(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7637
		(_object
			(_prcs
				(line__7639(_arch 0 0 7639(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7604 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7605 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7606(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 7608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 7609(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7611(_ent(_in))))
		(_port (_int lcdbus5 -4 0 7611(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7620(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 7621(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7623(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 7643(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 7644(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7642(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644105818 Structure
(_unit VHDL (lcd_bus_6_b 0 7673(structure 0 7690))
	(_version vc6)
	(_time 1463644105819 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 4d4e4a4f1a1a1d581f4d5f16194a4e481b4e4b481b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915994)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7701(_ent (_in))))
				(_port (_int T -4 0 7701(_ent (_in))))
				(_port (_int PAD -4 0 7701(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7698(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 7704(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7706(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7710
		(_object
			(_prcs
				(line__7712(_arch 0 0 7712(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7676 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7677 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7678 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7679(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7679(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 7681(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 7682(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7684(_ent(_in))))
		(_port (_int lcdbus6 -4 0 7684(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7693(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 7694(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7696(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 7716(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 7717(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7715(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644105834 Structure
(_unit VHDL (lcd_bus_7_b 0 7746(structure 0 7763))
	(_version vc6)
	(_time 1463644105835 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 5c5f5b5f0c0b0c490e5c4e07085b5f590a5f5b590a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916008)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7774(_ent (_in))))
				(_port (_int T -4 0 7774(_ent (_in))))
				(_port (_int PAD -4 0 7774(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7771(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 7777(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7779(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7783
		(_object
			(_prcs
				(line__7785(_arch 0 0 7785(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7749 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7750 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7751 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7752(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7752(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 7754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 7755(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7757(_ent(_in))))
		(_port (_int lcdbus7 -4 0 7757(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7766(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 7767(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7769(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 7789(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 7790(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7788(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644105849 Structure
(_unit VHDL (lcd_bus_12_b 0 7819(structure 0 7836))
	(_version vc6)
	(_time 1463644105850 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 6c6f6b6c3c3b3c793e6c7e37386b6f693a6f6d6f6e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916019)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7847(_ent (_in))))
				(_port (_int T -4 0 7847(_ent (_in))))
				(_port (_int PAD -4 0 7847(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7844(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 7850(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7852(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7856
		(_object
			(_prcs
				(line__7858(_arch 0 0 7858(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7822 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7823 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7824 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7825(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7825(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 7827(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 7828(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7830(_ent(_in))))
		(_port (_int lcdbus12 -4 0 7830(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7839(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 7840(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7842(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 7862(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 7863(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7861(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644105865 Structure
(_unit VHDL (lcd_bus_3_b 0 7892(structure 0 7909))
	(_version vc6)
	(_time 1463644105866 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7b787c7a2a2c2b6e297b69202f7c787e2d78787e2d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916035)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7920(_ent (_in))))
				(_port (_int T -4 0 7920(_ent (_in))))
				(_port (_int PAD -4 0 7920(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7917(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 7923(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7925(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7929
		(_object
			(_prcs
				(line__7931(_arch 0 0 7931(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7895 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7896 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7897 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7898(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7898(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 7900(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 7901(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7903(_ent(_in))))
		(_port (_int lcdbus3 -4 0 7903(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7912(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 7913(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7915(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 7935(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 7936(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7934(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644105871 Structure
(_unit VHDL (lcd_bus_2_b 0 7965(structure 0 7982))
	(_version vc6)
	(_time 1463644105872 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7b787c7a2a2c2b6e297b69202f7c787e2d78797e2d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916041)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7993(_ent (_in))))
				(_port (_int T -4 0 7993(_ent (_in))))
				(_port (_int PAD -4 0 7993(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7990(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 7996(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7998(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8002
		(_object
			(_prcs
				(line__8004(_arch 0 0 8004(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7968 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7969 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7970 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7971(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7971(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 7973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 7974(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7976(_ent(_in))))
		(_port (_int lcdbus2 -4 0 7976(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7985(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 7986(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7988(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 8008(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 8009(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8007(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644105880 Structure
(_unit VHDL (lcd_bus_11_b 0 8038(structure 0 8055))
	(_version vc6)
	(_time 1463644105881 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 8b888c85dadcdb9ed98b99d0df8c888edd888a888a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916050)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8066(_ent (_in))))
				(_port (_int T -4 0 8066(_ent (_in))))
				(_port (_int PAD -4 0 8066(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8063(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 8069(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8071(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8075
		(_object
			(_prcs
				(line__8077(_arch 0 0 8077(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8042 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8043 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8044(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 8046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 8047(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8049(_ent(_in))))
		(_port (_int lcdbus11 -4 0 8049(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8058(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 8059(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8061(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 8081(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 8082(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8080(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644105886 Structure
(_unit VHDL (lcd_bus_13_b 0 8111(structure 0 8128))
	(_version vc6)
	(_time 1463644105887 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 8b888c85dadcdb9ed98b99d0df8c888edd888a8888)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916056)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8139(_ent (_in))))
				(_port (_int T -4 0 8139(_ent (_in))))
				(_port (_int PAD -4 0 8139(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8136(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 8142(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8144(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8148
		(_object
			(_prcs
				(line__8150(_arch 0 0 8150(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8114 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8115 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8116 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8117(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8117(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 8119(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 8120(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8122(_ent(_in))))
		(_port (_int lcdbus13 -4 0 8122(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 8132(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8134(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 8154(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 8155(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8153(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644105894 Structure
(_unit VHDL (lcd_bus_14_b 0 8184(structure 0 8201))
	(_version vc6)
	(_time 1463644105895 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 9b989c94cacccb8ec99b89c0cf9c989ecd989a989f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916066)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8212(_ent (_in))))
				(_port (_int T -4 0 8212(_ent (_in))))
				(_port (_int PAD -4 0 8212(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8209(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 8215(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8217(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8221
		(_object
			(_prcs
				(line__8223(_arch 0 0 8223(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8187 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8188 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8189 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8190(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8190(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 8192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 8193(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8195(_ent(_in))))
		(_port (_int lcdbus14 -4 0 8195(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8204(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 8205(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8207(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 8227(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 8228(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8226(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644105927 Structure
(_unit VHDL (lcd_bus_15_b 0 8257(structure 0 8274))
	(_version vc6)
	(_time 1463644105940 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c9cace9cc39e99dc9bc9db929dcecacc9fcac8cacc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916072)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8285(_ent (_in))))
				(_port (_int T -4 0 8285(_ent (_in))))
				(_port (_int PAD -4 0 8285(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8282(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 8288(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8290(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8294
		(_object
			(_prcs
				(line__8296(_arch 0 0 8296(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8260 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8261 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8262 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8263(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8263(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 8265(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 8266(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8268(_ent(_in))))
		(_port (_int lcdbus15 -4 0 8268(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8277(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 8278(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8280(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 8300(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 8301(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8299(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644105945 Structure
(_unit VHDL (lcd_bus_10_b 0 8330(structure 0 8347))
	(_version vc6)
	(_time 1463644105946 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c9cace9cc39e99dc9bc9db929dcecacc9fcac8cac9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916086)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8358(_ent (_in))))
				(_port (_int T -4 0 8358(_ent (_in))))
				(_port (_int PAD -4 0 8358(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8355(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 8361(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8363(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8367
		(_object
			(_prcs
				(line__8369(_arch 0 0 8369(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8333 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8334 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8335 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8336(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8336(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 8338(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 8339(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8341(_ent(_in))))
		(_port (_int lcdbus10 -4 0 8341(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8350(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 8351(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8353(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 8373(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 8374(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8372(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644105958 Structure
(_unit VHDL (lcd_bus_1_b 0 8403(structure 0 8420))
	(_version vc6)
	(_time 1463644105959 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code d9dade8bd38e89cc8bd9cb828ddedadc8fdad8dc8f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916097)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8431(_ent (_in))))
				(_port (_int T -4 0 8431(_ent (_in))))
				(_port (_int PAD -4 0 8431(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8428(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 8434(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8436(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8440
		(_object
			(_prcs
				(line__8442(_arch 0 0 8442(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8406 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8407 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8408 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8409(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8409(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 8411(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 8412(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8414(_ent(_in))))
		(_port (_int lcdbus1 -4 0 8414(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 8424(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8426(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 8446(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 8447(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8445(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644105974 Structure
(_unit VHDL (lcd_bus_0_b 0 8476(structure 0 8493))
	(_version vc6)
	(_time 1463644105975 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code e9eaeebae3beb9fcbbe9fbb2bdeeeaecbfeae9ecbf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916103)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8504(_ent (_in))))
				(_port (_int T -4 0 8504(_ent (_in))))
				(_port (_int PAD -4 0 8504(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8501(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 8507(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8509(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8513
		(_object
			(_prcs
				(line__8515(_arch 0 0 8515(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8479 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8480 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8481 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8482(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8482(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 8484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 8485(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8487(_ent(_in))))
		(_port (_int lcdbus0 -4 0 8487(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8496(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 8497(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8499(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 8519(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 8520(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8518(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2984          1463644105990 Structure
(_unit VHDL (lcd_rsb 0 8549(structure 0 8566))
	(_version vc6)
	(_time 1463644105991 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f8fbffa8f3afa8edaaf9eaa3aafefafeabfefbfefc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916113)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8577(_ent (_in))))
				(_port (_int T -4 0 8577(_ent (_in))))
				(_port (_int PAD -4 0 8577(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8574(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 8580(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8582(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8586
		(_object
			(_prcs
				(line__8588(_arch 0 0 8588(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8552 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8553 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8554 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8555(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8555(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 8557(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 8558(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8560(_ent(_in))))
		(_port (_int lcdrs -4 0 8560(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8569(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 8570(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8572(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 8592(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 8593(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8591(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2984          1463644105996 Structure
(_unit VHDL (lcd_wrb 0 8622(structure 0 8639))
	(_version vc6)
	(_time 1463644105997 2016.05.19 09:48:25)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f8fbffa8f3afa8edaaf9efa3abfefafeabfefbfefc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916128)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8650(_ent (_in))))
				(_port (_int T -4 0 8650(_ent (_in))))
				(_port (_int PAD -4 0 8650(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8647(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 8653(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8655(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8659
		(_object
			(_prcs
				(line__8661(_arch 0 0 8661(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8625 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8626 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8627 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8628(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8628(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 8630(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 8631(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8633(_ent(_in))))
		(_port (_int lcdwr -4 0 8633(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 8643(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8645(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 8665(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 8666(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8664(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3018          1463644106005 Structure
(_unit VHDL (lcd_resetb 0 8695(structure 0 8712))
	(_version vc6)
	(_time 1463644106006 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 080b0e0e035f581d5a091a525c0f0b0e0d0f0c0e0a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916134)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8723(_ent (_in))))
				(_port (_int T -4 0 8723(_ent (_in))))
				(_port (_int PAD -4 0 8723(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8720(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 8726(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8728(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8732
		(_object
			(_prcs
				(line__8734(_arch 0 0 8734(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8698 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8699 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8700 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8701(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8701(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 8703(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 8704(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8706(_ent(_in))))
		(_port (_int lcdreset -4 0 8706(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8715(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 8716(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8718(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 8738(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 8739(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8737(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2984          1463644106011 Structure
(_unit VHDL (lcd_teb 0 8768(structure 0 8785))
	(_version vc6)
	(_time 1463644106012 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 080b0e0e035f581d5a091c525c0e0a0e5b0e0b0e0c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916144)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8796(_ent (_in))))
				(_port (_int T -4 0 8796(_ent (_in))))
				(_port (_int PAD -4 0 8796(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8793(_ent (_out))))
			)
		)
	)
	(_inst lcd_te_pad 0 8799(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdte_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8801(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8805
		(_object
			(_prcs
				(line__8807(_arch 0 0 8807(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8771 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8772 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8773 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8774(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8774(_ent(_string \"lcd_teB"\))))
		(_gen (_int tipd_PADDO -3 0 8776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdte -3 0 8777(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8779(_ent(_in))))
		(_port (_int lcdte -4 0 8779(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdte_out -4 0 8789(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8791(_arch(_uni))))
		(_var (_int lcdte_zd -4 0 8811(_prcs 0((i 1)))))
		(_var (_int lcdte_GlitchData -6 0 8812(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8810(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1952736108 101)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644106021 Structure
(_unit VHDL (leds_7_b 0 8841(structure 0 8858))
	(_version vc6)
	(_time 1463644106022 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 171411101540470010145148411241111511441112)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916160)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8869(_ent (_in))))
				(_port (_int T -4 0 8869(_ent (_in))))
				(_port (_int PAD -4 0 8869(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8866(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_7 0 8872(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8874(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8878
		(_object
			(_prcs
				(line__8880(_arch 0 0 8880(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8844 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8845 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8846 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8847(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8847(_ent(_string \"leds_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 8849(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds7 -3 0 8850(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8852(_ent(_in))))
		(_port (_int leds7 -4 0 8852(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8861(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds7_out -4 0 8862(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8864(_arch(_uni))))
		(_var (_int leds7_zd -4 0 8884(_prcs 0((i 1)))))
		(_var (_int leds7_GlitchData -6 0 8885(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8883(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 55)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644106036 Structure
(_unit VHDL (leds_6_b 0 8914(structure 0 8931))
	(_version vc6)
	(_time 1463644106037 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 272421232570773020246178702271212521742122)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916166)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8942(_ent (_in))))
				(_port (_int T -4 0 8942(_ent (_in))))
				(_port (_int PAD -4 0 8942(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8939(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_6 0 8945(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8947(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8951
		(_object
			(_prcs
				(line__8953(_arch 0 0 8953(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8917 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8918 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8919 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8920(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8920(_ent(_string \"leds_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 8922(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds6 -3 0 8923(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8925(_ent(_in))))
		(_port (_int leds6 -4 0 8925(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8934(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds6_out -4 0 8935(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8937(_arch(_uni))))
		(_var (_int leds6_zd -4 0 8957(_prcs 0((i 1)))))
		(_var (_int leds6_GlitchData -6 0 8958(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8956(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 54)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644106052 Structure
(_unit VHDL (leds_5_b 0 8987(structure 0 9004))
	(_version vc6)
	(_time 1463644106053 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 373431323560672030347168633261313531643132)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916175)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9015(_ent (_in))))
				(_port (_int T -4 0 9015(_ent (_in))))
				(_port (_int PAD -4 0 9015(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9012(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_5 0 9018(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9020(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9024
		(_object
			(_prcs
				(line__9026(_arch 0 0 9026(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8990 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8991 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8992 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8993(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8993(_ent(_string \"leds_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 8995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds5 -3 0 8996(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8998(_ent(_in))))
		(_port (_int leds5 -4 0 8998(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds5_out -4 0 9008(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9010(_arch(_uni))))
		(_var (_int leds5_zd -4 0 9030(_prcs 0((i 1)))))
		(_var (_int leds5_GlitchData -6 0 9031(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9029(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644106068 Structure
(_unit VHDL (leds_4_b 0 9060(structure 0 9077))
	(_version vc6)
	(_time 1463644106069 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 464540444511165141450019134310404440154043)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916181)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9088(_ent (_in))))
				(_port (_int T -4 0 9088(_ent (_in))))
				(_port (_int PAD -4 0 9088(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9085(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_4 0 9091(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9093(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9097
		(_object
			(_prcs
				(line__9099(_arch 0 0 9099(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9063 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9064 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9065 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9066(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9066(_ent(_string \"leds_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 9068(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds4 -3 0 9069(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9071(_ent(_in))))
		(_port (_int leds4 -4 0 9071(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds4_out -4 0 9081(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9083(_arch(_uni))))
		(_var (_int leds4_zd -4 0 9103(_prcs 0((i 1)))))
		(_var (_int leds4_GlitchData -6 0 9104(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9102(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644106083 Structure
(_unit VHDL (leds_3_b 0 9133(structure 0 9150))
	(_version vc6)
	(_time 1463644106084 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 565550555501064151551009045300505450055053)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916191)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9161(_ent (_in))))
				(_port (_int T -4 0 9161(_ent (_in))))
				(_port (_int PAD -4 0 9161(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9158(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_3 0 9164(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9166(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9170
		(_object
			(_prcs
				(line__9172(_arch 0 0 9172(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9136 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9137 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9138 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9139(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9139(_ent(_string \"leds_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 9141(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds3 -3 0 9142(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9144(_ent(_in))))
		(_port (_int leds3 -4 0 9144(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds3_out -4 0 9154(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9156(_arch(_uni))))
		(_var (_int leds3_zd -4 0 9176(_prcs 0((i 1)))))
		(_var (_int leds3_GlitchData -6 0 9177(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9175(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644106099 Structure
(_unit VHDL (leds_2_b 0 9206(structure 0 9223))
	(_version vc6)
	(_time 1463644106100 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 65666365653235726266233a366033636763366360)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916197)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9234(_ent (_in))))
				(_port (_int T -4 0 9234(_ent (_in))))
				(_port (_int PAD -4 0 9234(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9231(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_2 0 9237(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9239(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9243
		(_object
			(_prcs
				(line__9245(_arch 0 0 9245(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9209 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9210 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9211 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9212(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9212(_ent(_string \"leds_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 9214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds2 -3 0 9215(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9217(_ent(_in))))
		(_port (_int leds2 -4 0 9217(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9226(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds2_out -4 0 9227(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9229(_arch(_uni))))
		(_var (_int leds2_zd -4 0 9249(_prcs 0((i 1)))))
		(_var (_int leds2_GlitchData -6 0 9250(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9248(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644106112 Structure
(_unit VHDL (leds_1_b 0 9279(structure 0 9296))
	(_version vc6)
	(_time 1463644106113 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 75767374752225627276332a257023737773267370)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916206)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9307(_ent (_in))))
				(_port (_int T -4 0 9307(_ent (_in))))
				(_port (_int PAD -4 0 9307(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9304(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_1 0 9310(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9312(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9316
		(_object
			(_prcs
				(line__9318(_arch 0 0 9318(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9282 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9283 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9284 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9285(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9285(_ent(_string \"leds_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 9287(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds1 -3 0 9288(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9290(_ent(_in))))
		(_port (_int leds1 -4 0 9290(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9299(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds1_out -4 0 9300(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9302(_arch(_uni))))
		(_var (_int leds1_zd -4 0 9322(_prcs 0((i 1)))))
		(_var (_int leds1_GlitchData -6 0 9323(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9321(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644106130 Structure
(_unit VHDL (leds_0_b 0 9352(structure 0 9369))
	(_version vc6)
	(_time 1463644106131 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 8586838b85d2d5928286c3dad480d3838783d68380)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916212)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9380(_ent (_in))))
				(_port (_int T -4 0 9380(_ent (_in))))
				(_port (_int PAD -4 0 9380(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9377(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_0 0 9383(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9385(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9389
		(_object
			(_prcs
				(line__9391(_arch 0 0 9391(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9355 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9356 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9357 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9358(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9358(_ent(_string \"leds_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 9360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds0 -3 0 9361(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9363(_ent(_in))))
		(_port (_int leds0 -4 0 9363(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9372(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds0_out -4 0 9373(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9375(_arch(_uni))))
		(_var (_int leds0_zd -4 0 9395(_prcs 0((i 1)))))
		(_var (_int leds0_GlitchData -6 0 9396(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9394(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1383          1463644106146 Structure
(_unit VHDL (oschb 0 9425(structure 0 9432))
	(_version vc6)
	(_time 1463644106147 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9497979a93c3c3829d9386ce9393979297929c9296)
	(_ent
		(_time 1463643916222)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.osch
			(_object
				(_type (_int ~STRING~15128 1 2005(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int NOM_FREQ 0 1 2005(_ent(_string \"2.08"\))))
				(_port (_int STDBY -1 1 2007(_ent (_in))))
				(_port (_int OSC -1 1 2008(_ent (_out))))
				(_port (_int SEDSTDBY -1 1 2008(_ent (_out))))
			)
		)
	)
	(_inst INST10 0 9434(_comp .machxo2.components.osch)
		(_gen
			((NOM_FREQ)(_string \"20.46"\))
		)
		(_port
			((STDBY)(STDBY))
			((OSC)(OSC))
			((SEDSTDBY)(SEDSTDBY))
		)
		(_use (_ent machxo2 osch)
			(_gen
				((NOM_FREQ)(_string \"20.46"\))
			)
		)
	)
	(_object
		(_port (_int STDBY -1 0 9426(_ent(_in))))
		(_port (_int OSC -1 0 9426(_ent(_out))))
		(_port (_int SEDSTDBY -1 0 9426(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1729          1463644106159 Structure
(_unit VHDL (inst_clk 0 9445(structure 0 9459))
	(_version vc6)
	(_time 1463644106160 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code a4a7f8f3f5f2f3b3a3a7e2fef6a2f7a2f6a2ada2f1)
	(_ent
		(_time 1463643916228)
	)
	(_vital vital_level0)
	(_comp
		(OSCHB
			(_object
				(_port (_int STDBY -3 0 9467(_ent (_in))))
				(_port (_int OSC -3 0 9467(_ent (_out))))
				(_port (_int SEDSTDBY -3 0 9467(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -3 0 9464(_ent (_out))))
			)
		)
	)
	(_inst inst_clk_OSCH 0 9470(_comp OSCHB)
		(_port
			((STDBY)(GNDI))
			((OSC)(OSC_out))
			((SEDSTDBY)(_open))
		)
		(_use (_ent . OSCHB)
		)
	)
	(_inst DRIVEGND 0 9472(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9476
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9451(_ent(_string \"inst_clk"\))))
		(_port (_int OSC -3 0 9453(_ent(_out))))
		(_sig (_int OSC_out -3 0 9460(_arch(_uni((i 1))))))
		(_sig (_int GNDI -3 0 9462(_arch(_uni))))
		(_prcs
			(VitalBehavior(_arch 0 0 9480(_prcs (_simple)(_trgt(0))(_sens(1)))))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_model . Structure 1 -1)
)
I 000050 55 1271          1463644106165 Structure
(_unit VHDL (gsr5mode 0 9502(structure 0 9509))
	(_version vc6)
	(_time 1463644106174 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b3b0e1e6b3e5e5a0b7b6f7e9b4b5b7b5b6b5b4b4b0)
	(_ent
		(_time 1463643916238)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 9512(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 9514(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 9503(_ent(_in))))
		(_sig (_int GSRMODE -1 0 9510(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1782          1463644106192 Structure
(_unit VHDL (gsr_instb 0 9524(structure 0 9540))
	(_version vc6)
	(_time 1463644106193 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c3c09197c39595d696c1da99c7c4c0c4c7c5c1c5c4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916253)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 9546(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 9549(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 9553
		(_object
			(_prcs
				(line__9555(_arch 0 0 9555(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9527 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9528 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9529 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9530(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9530(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 9532(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 9534(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 9543(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 9558(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 37200         1463644106284 Structure
(_unit VHDL (main 0 9579(structure 0 9588))
	(_version vc6)
	(_time 1463644106285 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2122232521767c3774257472307b792774277527202728)
	(_ent
		(_time 1463643916269)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int A1 -1 0 9681(_ent (_in))))
				(_port (_int DI1 -1 0 9681(_ent (_in))))
				(_port (_int LSR -1 0 9681(_ent (_in))))
				(_port (_int CLK -1 0 9682(_ent (_in))))
				(_port (_int F1 -1 0 9682(_ent (_out))))
				(_port (_int Q1 -1 0 9682(_ent (_out))))
				(_port (_int FCO -1 0 9683(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int A0 -1 0 9686(_ent (_in))))
				(_port (_int DI0 -1 0 9686(_ent (_in))))
				(_port (_int LSR -1 0 9686(_ent (_in))))
				(_port (_int CLK -1 0 9687(_ent (_in))))
				(_port (_int FCI -1 0 9687(_ent (_in))))
				(_port (_int F0 -1 0 9687(_ent (_out))))
				(_port (_int Q0 -1 0 9688(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int A0 -1 0 9691(_ent (_in))))
				(_port (_int DI0 -1 0 9691(_ent (_in))))
				(_port (_int CE -1 0 9691(_ent (_in))))
				(_port (_int CLK -1 0 9692(_ent (_in))))
				(_port (_int FCI -1 0 9692(_ent (_in))))
				(_port (_int F0 -1 0 9692(_ent (_out))))
				(_port (_int Q0 -1 0 9693(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int A1 -1 0 9696(_ent (_in))))
				(_port (_int A0 -1 0 9696(_ent (_in))))
				(_port (_int DI1 -1 0 9696(_ent (_in))))
				(_port (_int DI0 -1 0 9697(_ent (_in))))
				(_port (_int CE -1 0 9697(_ent (_in))))
				(_port (_int CLK -1 0 9697(_ent (_in))))
				(_port (_int FCI -1 0 9698(_ent (_in))))
				(_port (_int F0 -1 0 9698(_ent (_out))))
				(_port (_int Q0 -1 0 9698(_ent (_out))))
				(_port (_int F1 -1 0 9699(_ent (_out))))
				(_port (_int Q1 -1 0 9699(_ent (_out))))
				(_port (_int FCO -1 0 9699(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int A1 -1 0 9702(_ent (_in))))
				(_port (_int A0 -1 0 9702(_ent (_in))))
				(_port (_int DI1 -1 0 9702(_ent (_in))))
				(_port (_int DI0 -1 0 9703(_ent (_in))))
				(_port (_int CE -1 0 9703(_ent (_in))))
				(_port (_int CLK -1 0 9703(_ent (_in))))
				(_port (_int FCI -1 0 9704(_ent (_in))))
				(_port (_int F0 -1 0 9704(_ent (_out))))
				(_port (_int Q0 -1 0 9704(_ent (_out))))
				(_port (_int F1 -1 0 9705(_ent (_out))))
				(_port (_int Q1 -1 0 9705(_ent (_out))))
				(_port (_int FCO -1 0 9705(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int A1 -1 0 9708(_ent (_in))))
				(_port (_int A0 -1 0 9708(_ent (_in))))
				(_port (_int DI1 -1 0 9708(_ent (_in))))
				(_port (_int DI0 -1 0 9709(_ent (_in))))
				(_port (_int LSR -1 0 9709(_ent (_in))))
				(_port (_int CLK -1 0 9709(_ent (_in))))
				(_port (_int FCI -1 0 9710(_ent (_in))))
				(_port (_int F0 -1 0 9710(_ent (_out))))
				(_port (_int Q0 -1 0 9710(_ent (_out))))
				(_port (_int F1 -1 0 9711(_ent (_out))))
				(_port (_int Q1 -1 0 9711(_ent (_out))))
				(_port (_int FCO -1 0 9711(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int A1 -1 0 9714(_ent (_in))))
				(_port (_int A0 -1 0 9714(_ent (_in))))
				(_port (_int DI1 -1 0 9714(_ent (_in))))
				(_port (_int DI0 -1 0 9715(_ent (_in))))
				(_port (_int CE -1 0 9715(_ent (_in))))
				(_port (_int CLK -1 0 9715(_ent (_in))))
				(_port (_int FCI -1 0 9716(_ent (_in))))
				(_port (_int F0 -1 0 9716(_ent (_out))))
				(_port (_int Q0 -1 0 9716(_ent (_out))))
				(_port (_int F1 -1 0 9717(_ent (_out))))
				(_port (_int Q1 -1 0 9717(_ent (_out))))
				(_port (_int FCO -1 0 9717(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int A1 -1 0 9720(_ent (_in))))
				(_port (_int DI1 -1 0 9720(_ent (_in))))
				(_port (_int CE -1 0 9720(_ent (_in))))
				(_port (_int CLK -1 0 9721(_ent (_in))))
				(_port (_int F1 -1 0 9721(_ent (_out))))
				(_port (_int Q1 -1 0 9721(_ent (_out))))
				(_port (_int FCO -1 0 9722(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int A1 -1 0 9725(_ent (_in))))
				(_port (_int A0 -1 0 9725(_ent (_in))))
				(_port (_int DI1 -1 0 9725(_ent (_in))))
				(_port (_int DI0 -1 0 9726(_ent (_in))))
				(_port (_int LSR -1 0 9726(_ent (_in))))
				(_port (_int CLK -1 0 9726(_ent (_in))))
				(_port (_int FCI -1 0 9727(_ent (_in))))
				(_port (_int F0 -1 0 9727(_ent (_out))))
				(_port (_int Q0 -1 0 9727(_ent (_out))))
				(_port (_int F1 -1 0 9728(_ent (_out))))
				(_port (_int Q1 -1 0 9728(_ent (_out))))
				(_port (_int FCO -1 0 9728(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int C0 -1 0 9731(_ent (_in))))
				(_port (_int B0 -1 0 9731(_ent (_in))))
				(_port (_int A0 -1 0 9731(_ent (_in))))
				(_port (_int DI0 -1 0 9732(_ent (_in))))
				(_port (_int M1 -1 0 9732(_ent (_in))))
				(_port (_int CLK -1 0 9732(_ent (_in))))
				(_port (_int F0 -1 0 9733(_ent (_out))))
				(_port (_int Q0 -1 0 9733(_ent (_out))))
				(_port (_int Q1 -1 0 9733(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int C0 -1 0 9736(_ent (_in))))
				(_port (_int B0 -1 0 9736(_ent (_in))))
				(_port (_int DI0 -1 0 9736(_ent (_in))))
				(_port (_int CE -1 0 9737(_ent (_in))))
				(_port (_int CLK -1 0 9737(_ent (_in))))
				(_port (_int F0 -1 0 9737(_ent (_out))))
				(_port (_int Q0 -1 0 9738(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D0 -1 0 9741(_ent (_in))))
				(_port (_int C0 -1 0 9741(_ent (_in))))
				(_port (_int A0 -1 0 9741(_ent (_in))))
				(_port (_int DI0 -1 0 9742(_ent (_in))))
				(_port (_int CE -1 0 9742(_ent (_in))))
				(_port (_int CLK -1 0 9742(_ent (_in))))
				(_port (_int F0 -1 0 9743(_ent (_out))))
				(_port (_int Q0 -1 0 9743(_ent (_out))))
			)
		)
		(inst_lcd_sender_SLICE_14
			(_object
				(_port (_int D0 -1 0 9746(_ent (_in))))
				(_port (_int C0 -1 0 9746(_ent (_in))))
				(_port (_int B0 -1 0 9746(_ent (_in))))
				(_port (_int A0 -1 0 9747(_ent (_in))))
				(_port (_int DI0 -1 0 9747(_ent (_in))))
				(_port (_int M1 -1 0 9747(_ent (_in))))
				(_port (_int CLK -1 0 9748(_ent (_in))))
				(_port (_int F0 -1 0 9748(_ent (_out))))
				(_port (_int Q0 -1 0 9748(_ent (_out))))
				(_port (_int Q1 -1 0 9749(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 9752(_ent (_in))))
				(_port (_int C1 -1 0 9752(_ent (_in))))
				(_port (_int D0 -1 0 9752(_ent (_in))))
				(_port (_int C0 -1 0 9753(_ent (_in))))
				(_port (_int A0 -1 0 9753(_ent (_in))))
				(_port (_int DI0 -1 0 9753(_ent (_in))))
				(_port (_int LSR -1 0 9754(_ent (_in))))
				(_port (_int CLK -1 0 9754(_ent (_in))))
				(_port (_int F0 -1 0 9754(_ent (_out))))
				(_port (_int Q0 -1 0 9755(_ent (_out))))
				(_port (_int F1 -1 0 9755(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int DI0 -1 0 9758(_ent (_in))))
				(_port (_int LSR -1 0 9758(_ent (_in))))
				(_port (_int CLK -1 0 9758(_ent (_in))))
				(_port (_int F0 -1 0 9759(_ent (_out))))
				(_port (_int Q0 -1 0 9759(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int DI0 -1 0 9762(_ent (_in))))
				(_port (_int LSR -1 0 9762(_ent (_in))))
				(_port (_int CLK -1 0 9762(_ent (_in))))
				(_port (_int F0 -1 0 9763(_ent (_out))))
				(_port (_int Q0 -1 0 9763(_ent (_out))))
			)
		)
		(SLICE_20
			(_object
				(_port (_int DI0 -1 0 9766(_ent (_in))))
				(_port (_int LSR -1 0 9766(_ent (_in))))
				(_port (_int CLK -1 0 9766(_ent (_in))))
				(_port (_int F0 -1 0 9767(_ent (_out))))
				(_port (_int Q0 -1 0 9767(_ent (_out))))
			)
		)
		(SLICE_22
			(_object
				(_port (_int DI0 -1 0 9770(_ent (_in))))
				(_port (_int LSR -1 0 9770(_ent (_in))))
				(_port (_int CLK -1 0 9770(_ent (_in))))
				(_port (_int F0 -1 0 9771(_ent (_out))))
				(_port (_int Q0 -1 0 9771(_ent (_out))))
			)
		)
		(SLICE_24
			(_object
				(_port (_int DI0 -1 0 9774(_ent (_in))))
				(_port (_int LSR -1 0 9774(_ent (_in))))
				(_port (_int CLK -1 0 9774(_ent (_in))))
				(_port (_int F0 -1 0 9775(_ent (_out))))
				(_port (_int Q0 -1 0 9775(_ent (_out))))
			)
		)
		(SLICE_26
			(_object
				(_port (_int DI0 -1 0 9778(_ent (_in))))
				(_port (_int LSR -1 0 9778(_ent (_in))))
				(_port (_int CLK -1 0 9778(_ent (_in))))
				(_port (_int F0 -1 0 9779(_ent (_out))))
				(_port (_int Q0 -1 0 9779(_ent (_out))))
				(_port (_int F1 -1 0 9779(_ent (_out))))
			)
		)
		(SLICE_27
			(_object
				(_port (_int D0 -1 0 9782(_ent (_in))))
				(_port (_int B0 -1 0 9782(_ent (_in))))
				(_port (_int LSR -1 0 9782(_ent (_in))))
				(_port (_int F0 -1 0 9783(_ent (_out))))
				(_port (_int Q0 -1 0 9783(_ent (_out))))
				(_port (_int F1 -1 0 9783(_ent (_out))))
			)
		)
		(i832_SLICE_28
			(_object
				(_port (_int D1 -1 0 9786(_ent (_in))))
				(_port (_int C1 -1 0 9786(_ent (_in))))
				(_port (_int B1 -1 0 9786(_ent (_in))))
				(_port (_int A1 -1 0 9787(_ent (_in))))
				(_port (_int D0 -1 0 9787(_ent (_in))))
				(_port (_int C0 -1 0 9787(_ent (_in))))
				(_port (_int B0 -1 0 9788(_ent (_in))))
				(_port (_int A0 -1 0 9788(_ent (_in))))
				(_port (_int M0 -1 0 9788(_ent (_in))))
				(_port (_int OFX0 -1 0 9789(_ent (_out))))
			)
		)
		(i828_SLICE_29
			(_object
				(_port (_int D1 -1 0 9792(_ent (_in))))
				(_port (_int C1 -1 0 9792(_ent (_in))))
				(_port (_int B1 -1 0 9792(_ent (_in))))
				(_port (_int A1 -1 0 9793(_ent (_in))))
				(_port (_int D0 -1 0 9793(_ent (_in))))
				(_port (_int C0 -1 0 9793(_ent (_in))))
				(_port (_int B0 -1 0 9794(_ent (_in))))
				(_port (_int A0 -1 0 9794(_ent (_in))))
				(_port (_int M0 -1 0 9794(_ent (_in))))
				(_port (_int OFX0 -1 0 9795(_ent (_out))))
			)
		)
		(SLICE_30
			(_object
				(_port (_int D1 -1 0 9798(_ent (_in))))
				(_port (_int C1 -1 0 9798(_ent (_in))))
				(_port (_int B1 -1 0 9798(_ent (_in))))
				(_port (_int A1 -1 0 9799(_ent (_in))))
				(_port (_int D0 -1 0 9799(_ent (_in))))
				(_port (_int A0 -1 0 9799(_ent (_in))))
				(_port (_int LSR -1 0 9800(_ent (_in))))
				(_port (_int F0 -1 0 9800(_ent (_out))))
				(_port (_int Q0 -1 0 9800(_ent (_out))))
				(_port (_int F1 -1 0 9801(_ent (_out))))
			)
		)
		(SLICE_31
			(_object
				(_port (_int D1 -1 0 9804(_ent (_in))))
				(_port (_int C1 -1 0 9804(_ent (_in))))
				(_port (_int D0 -1 0 9804(_ent (_in))))
				(_port (_int C0 -1 0 9805(_ent (_in))))
				(_port (_int B0 -1 0 9805(_ent (_in))))
				(_port (_int A0 -1 0 9805(_ent (_in))))
				(_port (_int F0 -1 0 9806(_ent (_out))))
				(_port (_int F1 -1 0 9806(_ent (_out))))
			)
		)
		(SLICE_32
			(_object
				(_port (_int D1 -1 0 9809(_ent (_in))))
				(_port (_int C1 -1 0 9809(_ent (_in))))
				(_port (_int B1 -1 0 9809(_ent (_in))))
				(_port (_int A1 -1 0 9810(_ent (_in))))
				(_port (_int D0 -1 0 9810(_ent (_in))))
				(_port (_int C0 -1 0 9810(_ent (_in))))
				(_port (_int B0 -1 0 9811(_ent (_in))))
				(_port (_int A0 -1 0 9811(_ent (_in))))
				(_port (_int LSR -1 0 9811(_ent (_in))))
				(_port (_int F0 -1 0 9812(_ent (_out))))
				(_port (_int Q0 -1 0 9812(_ent (_out))))
				(_port (_int F1 -1 0 9812(_ent (_out))))
			)
		)
		(SLICE_33
			(_object
				(_port (_int D1 -1 0 9815(_ent (_in))))
				(_port (_int C1 -1 0 9815(_ent (_in))))
				(_port (_int D0 -1 0 9815(_ent (_in))))
				(_port (_int C0 -1 0 9816(_ent (_in))))
				(_port (_int B0 -1 0 9816(_ent (_in))))
				(_port (_int A0 -1 0 9816(_ent (_in))))
				(_port (_int LSR -1 0 9817(_ent (_in))))
				(_port (_int F0 -1 0 9817(_ent (_out))))
				(_port (_int Q0 -1 0 9817(_ent (_out))))
				(_port (_int F1 -1 0 9818(_ent (_out))))
			)
		)
		(SLICE_34
			(_object
				(_port (_int D1 -1 0 9821(_ent (_in))))
				(_port (_int C1 -1 0 9821(_ent (_in))))
				(_port (_int D0 -1 0 9821(_ent (_in))))
				(_port (_int C0 -1 0 9822(_ent (_in))))
				(_port (_int B0 -1 0 9822(_ent (_in))))
				(_port (_int A0 -1 0 9822(_ent (_in))))
				(_port (_int LSR -1 0 9823(_ent (_in))))
				(_port (_int F0 -1 0 9823(_ent (_out))))
				(_port (_int Q0 -1 0 9823(_ent (_out))))
				(_port (_int F1 -1 0 9824(_ent (_out))))
			)
		)
		(SLICE_35
			(_object
				(_port (_int D1 -1 0 9827(_ent (_in))))
				(_port (_int C1 -1 0 9827(_ent (_in))))
				(_port (_int B1 -1 0 9827(_ent (_in))))
				(_port (_int A1 -1 0 9828(_ent (_in))))
				(_port (_int D0 -1 0 9828(_ent (_in))))
				(_port (_int C0 -1 0 9828(_ent (_in))))
				(_port (_int B0 -1 0 9829(_ent (_in))))
				(_port (_int A0 -1 0 9829(_ent (_in))))
				(_port (_int LSR -1 0 9829(_ent (_in))))
				(_port (_int F0 -1 0 9830(_ent (_out))))
				(_port (_int Q0 -1 0 9830(_ent (_out))))
				(_port (_int F1 -1 0 9830(_ent (_out))))
			)
		)
		(SLICE_36
			(_object
				(_port (_int D1 -1 0 9833(_ent (_in))))
				(_port (_int C1 -1 0 9833(_ent (_in))))
				(_port (_int B1 -1 0 9833(_ent (_in))))
				(_port (_int A1 -1 0 9834(_ent (_in))))
				(_port (_int D0 -1 0 9834(_ent (_in))))
				(_port (_int C0 -1 0 9834(_ent (_in))))
				(_port (_int B0 -1 0 9835(_ent (_in))))
				(_port (_int A0 -1 0 9835(_ent (_in))))
				(_port (_int M1 -1 0 9835(_ent (_in))))
				(_port (_int M0 -1 0 9836(_ent (_in))))
				(_port (_int CLK -1 0 9836(_ent (_in))))
				(_port (_int F0 -1 0 9836(_ent (_out))))
				(_port (_int Q0 -1 0 9837(_ent (_out))))
				(_port (_int F1 -1 0 9837(_ent (_out))))
				(_port (_int Q1 -1 0 9837(_ent (_out))))
			)
		)
		(SLICE_37
			(_object
				(_port (_int D1 -1 0 9840(_ent (_in))))
				(_port (_int C1 -1 0 9840(_ent (_in))))
				(_port (_int B1 -1 0 9840(_ent (_in))))
				(_port (_int A1 -1 0 9841(_ent (_in))))
				(_port (_int D0 -1 0 9841(_ent (_in))))
				(_port (_int C0 -1 0 9841(_ent (_in))))
				(_port (_int B0 -1 0 9842(_ent (_in))))
				(_port (_int A0 -1 0 9842(_ent (_in))))
				(_port (_int M0 -1 0 9842(_ent (_in))))
				(_port (_int CLK -1 0 9843(_ent (_in))))
				(_port (_int F0 -1 0 9843(_ent (_out))))
				(_port (_int Q0 -1 0 9843(_ent (_out))))
				(_port (_int F1 -1 0 9844(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 9847(_ent (_in))))
				(_port (_int lcdbus8 -1 0 9847(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 9850(_ent (_in))))
				(_port (_int lcdbus9 -1 0 9850(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 9853(_ent (_in))))
				(_port (_int lcdbus4 -1 0 9853(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 9856(_ent (_in))))
				(_port (_int lcdbus5 -1 0 9856(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 9859(_ent (_in))))
				(_port (_int lcdbus6 -1 0 9859(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 9862(_ent (_in))))
				(_port (_int lcdbus7 -1 0 9862(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 9865(_ent (_in))))
				(_port (_int lcdbus12 -1 0 9865(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 9868(_ent (_in))))
				(_port (_int lcdbus3 -1 0 9868(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 9871(_ent (_in))))
				(_port (_int lcdbus2 -1 0 9871(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 9874(_ent (_in))))
				(_port (_int lcdbus11 -1 0 9874(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 9877(_ent (_in))))
				(_port (_int lcdbus13 -1 0 9877(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 9880(_ent (_in))))
				(_port (_int lcdbus14 -1 0 9880(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 9883(_ent (_in))))
				(_port (_int lcdbus15 -1 0 9883(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 9886(_ent (_in))))
				(_port (_int lcdbus10 -1 0 9886(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 9889(_ent (_in))))
				(_port (_int lcdbus1 -1 0 9889(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 9892(_ent (_in))))
				(_port (_int lcdbus0 -1 0 9892(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 9895(_ent (_in))))
				(_port (_int lcdrs -1 0 9895(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 9898(_ent (_in))))
				(_port (_int lcdwr -1 0 9898(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 9901(_ent (_in))))
				(_port (_int lcdreset -1 0 9901(_ent (_out))))
			)
		)
		(lcd_teB
			(_object
				(_port (_int PADDO -1 0 9904(_ent (_in))))
				(_port (_int lcdte -1 0 9904(_ent (_out))))
			)
		)
		(leds_7_B
			(_object
				(_port (_int PADDO -1 0 9907(_ent (_in))))
				(_port (_int leds7 -1 0 9907(_ent (_out))))
			)
		)
		(leds_6_B
			(_object
				(_port (_int PADDO -1 0 9910(_ent (_in))))
				(_port (_int leds6 -1 0 9910(_ent (_out))))
			)
		)
		(leds_5_B
			(_object
				(_port (_int PADDO -1 0 9913(_ent (_in))))
				(_port (_int leds5 -1 0 9913(_ent (_out))))
			)
		)
		(leds_4_B
			(_object
				(_port (_int PADDO -1 0 9916(_ent (_in))))
				(_port (_int leds4 -1 0 9916(_ent (_out))))
			)
		)
		(leds_3_B
			(_object
				(_port (_int PADDO -1 0 9919(_ent (_in))))
				(_port (_int leds3 -1 0 9919(_ent (_out))))
			)
		)
		(leds_2_B
			(_object
				(_port (_int PADDO -1 0 9922(_ent (_in))))
				(_port (_int leds2 -1 0 9922(_ent (_out))))
			)
		)
		(leds_1_B
			(_object
				(_port (_int PADDO -1 0 9925(_ent (_in))))
				(_port (_int leds1 -1 0 9925(_ent (_out))))
			)
		)
		(leds_0_B
			(_object
				(_port (_int PADDO -1 0 9928(_ent (_in))))
				(_port (_int leds0 -1 0 9928(_ent (_out))))
			)
		)
		(inst_clk
			(_object
				(_port (_int OSC -1 0 9931(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 9934(_ent (_in))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 9937(_comp SLICE_0)
		(_port
			((A1)(n6))
			((DI1)(n35))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((F1)(n35))
			((Q1)(n6))
			((FCO)(n1061))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 9940(_comp SLICE_1)
		(_port
			((A0)(count_5))
			((DI0)(n30))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1063))
			((F0)(n30))
			((Q0)(count_5))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 9943(_comp SLICE_2)
		(_port
			((A0)(tmp_7))
			((DI0)(n38))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1060))
			((F0)(n38))
			((Q0)(tmp_7))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 9946(_comp SLICE_3)
		(_port
			((A1)(tmp_6))
			((A0)(tmp_5))
			((DI1)(n39))
			((DI0)(n40))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1059))
			((F0)(n40))
			((Q0)(tmp_5))
			((F1)(n39))
			((Q1)(tmp_6))
			((FCO)(n1060))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 9950(_comp SLICE_4)
		(_port
			((A1)(tmp_2))
			((A0)(tmp_1))
			((DI1)(n43))
			((DI0)(n44))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1057))
			((F0)(n44))
			((Q0)(tmp_1))
			((F1)(n43))
			((Q1)(tmp_2))
			((FCO)(n1058))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 9954(_comp SLICE_5)
		(_port
			((A1)(count_4))
			((A0)(count_3))
			((DI1)(n31))
			((DI0)(n32))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1062))
			((F0)(n32))
			((Q0)(count_3))
			((F1)(n31))
			((Q1)(count_4))
			((FCO)(n1063))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 9958(_comp SLICE_6)
		(_port
			((A1)(tmp_4))
			((A0)(tmp_3))
			((DI1)(n41))
			((DI0)(n42))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1058))
			((F0)(n42))
			((Q0)(tmp_3))
			((F1)(n41))
			((Q1)(tmp_4))
			((FCO)(n1059))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 9962(_comp SLICE_7)
		(_port
			((A1)(tmp_0))
			((DI1)(n45))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((F1)(n45))
			((Q1)(tmp_0))
			((FCO)(n1057))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 9965(_comp SLICE_8)
		(_port
			((A1)(count_2))
			((A0)(count_1))
			((DI1)(n33))
			((DI0)(n34))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1061))
			((F0)(n34))
			((Q0)(count_1))
			((F1)(n33))
			((Q1)(count_2))
			((FCO)(n1062))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_11I 0 9969(_comp SLICE_11)
		(_port
			((C0)(n577))
			((B0)(n576))
			((A0)(n343))
			((DI0)(clk133_enable_10))
			((M1)(inst_lcd_sender_n338))
			((CLK)(clk133))
			((F0)(clk133_enable_10))
			((Q0)(inst_lcd_sender_n342))
			((Q1)(inst_lcd_sender_n358))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 9973(_comp SLICE_12)
		(_port
			((C0)(n580))
			((B0)(n581))
			((DI0)(n1124))
			((CE)(clk133_enable_10))
			((CLK)(clk133))
			((F0)(n1124))
			((Q0)(lcd_rs_c))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 9976(_comp SLICE_13)
		(_port
			((D0)(n1096))
			((C0)(tmp_0))
			((A0)(lcd_te_c))
			((DI0)(lcd_te_N_87))
			((CE)(clk133_enable_8))
			((CLK)(clk133))
			((F0)(lcd_te_N_87))
			((Q0)(lcd_te_c))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst inst_lcd_sender_SLICE_14I 0 9980(_comp inst_lcd_sender_SLICE_14)
		(_port
			((D0)(inst_lcd_sender_n341))
			((C0)(inst_lcd_sender_n358))
			((B0)(lcd_wr_c))
			((A0)(clk133_enable_10))
			((DI0)(inst_lcd_sender_lcd_wr_N_152))
			((M1)(inst_lcd_sender_n342))
			((CLK)(clk133))
			((F0)(inst_lcd_sender_lcd_wr_N_152))
			((Q0)(lcd_wr_c))
			((Q1)(inst_lcd_sender_n341))
		)
		(_use (_ent . inst_lcd_sender_SLICE_14)
		)
	)
	(_inst SLICE_15I 0 9986(_comp SLICE_15)
		(_port
			((D1)(n577))
			((C1)(n576))
			((D0)(n577))
			((C0)(n576))
			((A0)(n343))
			((DI0)(n565))
			((LSR)(inst_lcd_sender_n358))
			((CLK)(clk133))
			((F0)(n565))
			((Q0)(n343))
			((F1)(n1125))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 9990(_comp SLICE_16)
		(_port
			((DI0)(n1139_001_BUF1))
			((LSR)(n1122))
			((CLK)(FSM_lcd_arbiter_3_N_2_0))
			((F0)(n1139_001_BUF1))
			((Q0)(n572))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst SLICE_18I 0 9993(_comp SLICE_18)
		(_port
			((DI0)(n1139_000_BUF1))
			((LSR)(lcd_sender_go_N_100))
			((CLK)(lcd_sender_go_N_100))
			((F0)(n1139_000_BUF1))
			((Q0)(n576))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst SLICE_20I 0 9996(_comp SLICE_20)
		(_port
			((DI0)(n1139))
			((LSR)(lcd_sender_data1command0_N_92))
			((CLK)(lcd_sender_data1command0_N_92))
			((F0)(n1139))
			((Q0)(n580))
		)
		(_use (_ent . SLICE_20)
		)
	)
	(_inst SLICE_22I 0 9999(_comp SLICE_22)
		(_port
			((DI0)(n1139_004_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_17))
			((CLK)(leds_c_generated_1))
			((F0)(n1139_004_BUF1))
			((Q0)(n584))
		)
		(_use (_ent . SLICE_22)
		)
	)
	(_inst SLICE_24I 0 10002(_comp SLICE_24)
		(_port
			((DI0)(n1139_003_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_14))
			((CLK)(leds_c_generated_2))
			((F0)(n1139_003_BUF1))
			((Q0)(n588))
		)
		(_use (_ent . SLICE_24)
		)
	)
	(_inst SLICE_26I 0 10005(_comp SLICE_26)
		(_port
			((DI0)(n1139_002_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_11))
			((CLK)(leds_c_generated_3))
			((F0)(n1139_002_BUF1))
			((Q0)(n592))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_26)
		)
	)
	(_inst SLICE_27I 0 10009(_comp SLICE_27)
		(_port
			((D0)(count_2))
			((B0)(count_1))
			((LSR)(leds_c_generated_3))
			((F0)(n4))
			((Q0)(n593))
			((F1)(VCC_net))
		)
		(_use (_ent . SLICE_27)
		)
	)
	(_inst i832_SLICE_28I 0 10012(_comp i832_SLICE_28)
		(_port
			((D1)(n592))
			((C1)(n577))
			((B1)(n593))
			((A1)(n576))
			((D0)(n1129))
			((C0)(n1127))
			((B0)(n1125))
			((A0)(n1128))
			((M0)(n1126))
			((OFX0)(lcd_sender_go_N_100))
		)
		(_use (_ent . i832_SLICE_28)
		)
	)
	(_inst i828_SLICE_29I 0 10015(_comp i828_SLICE_29)
		(_port
			((D1)(n581))
			((C1)(n592))
			((B1)(n580))
			((A1)(n593))
			((D0)(n1128))
			((C0)(n1129))
			((B0)(n1124))
			((A0)(n1127))
			((M0)(n1126))
			((OFX0)(lcd_sender_data1command0_N_92))
		)
		(_use (_ent . i828_SLICE_29)
		)
	)
	(_inst SLICE_30I 0 10019(_comp SLICE_30)
		(_port
			((D1)(n1126))
			((C1)(n1127))
			((B1)(n1128))
			((A1)(n1129))
			((D0)(n572))
			((A0)(n573))
			((LSR)(leds_c_generated_2))
			((F0)(n1129))
			((Q0)(n589))
			((F1)(FSM_lcd_arbiter_3_N_2_0))
		)
		(_use (_ent . SLICE_30)
		)
	)
	(_inst SLICE_31I 0 10023(_comp SLICE_31)
		(_port
			((D1)(n593))
			((C1)(n592))
			((D0)(n1126))
			((C0)(n1128))
			((B0)(n1129))
			((A0)(n1127))
			((F0)(n1122))
			((F1)(n1128))
		)
		(_use (_ent . SLICE_31)
		)
	)
	(_inst SLICE_32I 0 10026(_comp SLICE_32)
		(_port
			((D1)(tmp_5))
			((C1)(n12))
			((B1)(tmp_4))
			((A1)(tmp_7))
			((D0)(tmp_6))
			((C0)(tmp_3))
			((B0)(tmp_2))
			((A0)(tmp_1))
			((LSR)(leds_c_generated_1))
			((F0)(n12))
			((Q0)(n585))
			((F1)(n1096))
		)
		(_use (_ent . SLICE_32)
		)
	)
	(_inst SLICE_33I 0 10030(_comp SLICE_33)
		(_port
			((D1)(n585))
			((C1)(n584))
			((D0)(n1126))
			((C0)(n1128))
			((B0)(n1127))
			((A0)(n1129))
			((LSR)(lcd_sender_go_N_100))
			((F0)(FSM_lcd_arbiter_3_N_17))
			((Q0)(n577))
			((F1)(n1127))
		)
		(_use (_ent . SLICE_33)
		)
	)
	(_inst SLICE_34I 0 10034(_comp SLICE_34)
		(_port
			((D1)(n588))
			((C1)(n589))
			((D0)(n1129))
			((C0)(n1126))
			((B0)(n1128))
			((A0)(n1127))
			((LSR)(lcd_sender_data1command0_N_92))
			((F0)(leds_c_generated_1))
			((Q0)(n581))
			((F1)(n1126))
		)
		(_use (_ent . SLICE_34)
		)
	)
	(_inst SLICE_35I 0 10038(_comp SLICE_35)
		(_port
			((D1)(count_5))
			((C1)(count_3))
			((B1)(n4))
			((A1)(count_4))
			((D0)(tmp_0))
			((C0)(clk133_enable_8))
			((B0)(lcd_te_c))
			((A0)(n1096))
			((LSR)(FSM_lcd_arbiter_3_N_2_0))
			((F0)(clk133_enable_9))
			((Q0)(n573))
			((F1)(clk133_enable_8))
		)
		(_use (_ent . SLICE_35)
		)
	)
	(_inst SLICE_36I 0 10043(_comp SLICE_36)
		(_port
			((D1)(n1128))
			((C1)(n1126))
			((B1)(n1127))
			((A1)(n1129))
			((D0)(n1128))
			((C0)(n1126))
			((B0)(n1127))
			((A0)(n1129))
			((M1)(inst_lcd_sender_n340))
			((M0)(inst_lcd_sender_n341))
			((CLK)(clk133))
			((F0)(FSM_lcd_arbiter_3_N_14))
			((Q0)(inst_lcd_sender_n340))
			((F1)(FSM_lcd_arbiter_3_N_11))
			((Q1)(inst_lcd_sender_n339))
		)
		(_use (_ent . SLICE_36)
		)
	)
	(_inst SLICE_37I 0 10049(_comp SLICE_37)
		(_port
			((D1)(n1129))
			((C1)(n1127))
			((B1)(n1128))
			((A1)(n1126))
			((D0)(n1129))
			((C0)(n1127))
			((B0)(n1128))
			((A0)(n1126))
			((M0)(inst_lcd_sender_n339))
			((CLK)(clk133))
			((F0)(leds_c_generated_2))
			((Q0)(inst_lcd_sender_n338))
			((F1)(leds_c_generated_3))
		)
		(_use (_ent . SLICE_37)
		)
	)
	(_inst lcd_bus_8_I 0 10054(_comp lcd_bus_8_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_9_I 0 10056(_comp lcd_bus_9_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_4_I 0 10058(_comp lcd_bus_4_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_5_I 0 10060(_comp lcd_bus_5_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_6_I 0 10062(_comp lcd_bus_6_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_7_I 0 10064(_comp lcd_bus_7_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_12_I 0 10066(_comp lcd_bus_12_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_3_I 0 10068(_comp lcd_bus_3_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 10070(_comp lcd_bus_2_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_11_I 0 10072(_comp lcd_bus_11_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_13_I 0 10074(_comp lcd_bus_13_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_14_I 0 10076(_comp lcd_bus_14_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_15_I 0 10078(_comp lcd_bus_15_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_10_I 0 10080(_comp lcd_bus_10_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_1_I 0 10082(_comp lcd_bus_1_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 10084(_comp lcd_bus_0_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_rsI 0 10086(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 10088(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst lcd_resetI 0 10090(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_teI 0 10092(_comp lcd_teB)
		(_port
			((PADDO)(lcd_te_c))
			((lcdte)(lcd_te))
		)
		(_use (_ent . lcd_teB)
		)
	)
	(_inst leds_7_I 0 10094(_comp leds_7_B)
		(_port
			((PADDO)(VCC_net))
			((leds7)(leds(7)))
		)
		(_use (_ent . leds_7_B)
		)
	)
	(_inst leds_6_I 0 10096(_comp leds_6_B)
		(_port
			((PADDO)(VCC_net))
			((leds6)(leds(6)))
		)
		(_use (_ent . leds_6_B)
		)
	)
	(_inst leds_5_I 0 10098(_comp leds_5_B)
		(_port
			((PADDO)(VCC_net))
			((leds5)(leds(5)))
		)
		(_use (_ent . leds_5_B)
		)
	)
	(_inst leds_4_I 0 10100(_comp leds_4_B)
		(_port
			((PADDO)(VCC_net))
			((leds4)(leds(4)))
		)
		(_use (_ent . leds_4_B)
		)
	)
	(_inst leds_3_I 0 10102(_comp leds_3_B)
		(_port
			((PADDO)(VCC_net))
			((leds3)(leds(3)))
		)
		(_use (_ent . leds_3_B)
		)
	)
	(_inst leds_2_I 0 10104(_comp leds_2_B)
		(_port
			((PADDO)(VCC_net))
			((leds2)(leds(2)))
		)
		(_use (_ent . leds_2_B)
		)
	)
	(_inst leds_1_I 0 10106(_comp leds_1_B)
		(_port
			((PADDO)(VCC_net))
			((leds1)(leds(1)))
		)
		(_use (_ent . leds_1_B)
		)
	)
	(_inst leds_0_I 0 10108(_comp leds_0_B)
		(_port
			((PADDO)(VCC_net))
			((leds0)(leds(0)))
		)
		(_use (_ent . leds_0_B)
		)
	)
	(_inst inst_clkI 0 10110(_comp inst_clk)
		(_port
			((OSC)(clk133))
		)
		(_use (_ent . inst_clk)
		)
	)
	(_inst GSR_INST 0 10112(_comp GSR_INSTB)
		(_port
			((GSRNET)(lcd_te_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst PUR_INST 0 10114(_comp .machxo2.components.pur)
		(_port
			((pur)(VCC_net))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9580(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 9580(_ent(_out))))
		(_port (_int lcd_rs -1 0 9580(_ent(_out))))
		(_port (_int lcd_wr -1 0 9581(_ent(_out))))
		(_port (_int lcd_reset -1 0 9581(_ent(_out))))
		(_port (_int lcd_te -1 0 9582(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9582(_array -1 ((_dto i 7 i 0)))))
		(_port (_int leds 1 0 9582(_ent(_out))))
		(_sig (_int n6 -1 0 9589(_arch(_uni))))
		(_sig (_int n35 -1 0 9590(_arch(_uni))))
		(_sig (_int clk133_enable_8 -1 0 9591(_arch(_uni))))
		(_sig (_int clk133 -1 0 9592(_arch(_uni))))
		(_sig (_int n1061 -1 0 9593(_arch(_uni))))
		(_sig (_int count_5 -1 0 9594(_arch(_uni))))
		(_sig (_int n30 -1 0 9595(_arch(_uni))))
		(_sig (_int n1063 -1 0 9596(_arch(_uni))))
		(_sig (_int tmp_7 -1 0 9597(_arch(_uni))))
		(_sig (_int n38 -1 0 9598(_arch(_uni))))
		(_sig (_int clk133_enable_9 -1 0 9599(_arch(_uni))))
		(_sig (_int n1060 -1 0 9600(_arch(_uni))))
		(_sig (_int tmp_6 -1 0 9601(_arch(_uni))))
		(_sig (_int tmp_5 -1 0 9602(_arch(_uni))))
		(_sig (_int n39 -1 0 9603(_arch(_uni))))
		(_sig (_int n40 -1 0 9604(_arch(_uni))))
		(_sig (_int n1059 -1 0 9605(_arch(_uni))))
		(_sig (_int tmp_2 -1 0 9606(_arch(_uni))))
		(_sig (_int tmp_1 -1 0 9607(_arch(_uni))))
		(_sig (_int n43 -1 0 9608(_arch(_uni))))
		(_sig (_int n44 -1 0 9609(_arch(_uni))))
		(_sig (_int n1057 -1 0 9610(_arch(_uni))))
		(_sig (_int n1058 -1 0 9611(_arch(_uni))))
		(_sig (_int count_4 -1 0 9612(_arch(_uni))))
		(_sig (_int count_3 -1 0 9613(_arch(_uni))))
		(_sig (_int n31 -1 0 9614(_arch(_uni))))
		(_sig (_int n32 -1 0 9615(_arch(_uni))))
		(_sig (_int n1062 -1 0 9616(_arch(_uni))))
		(_sig (_int tmp_4 -1 0 9617(_arch(_uni))))
		(_sig (_int tmp_3 -1 0 9618(_arch(_uni))))
		(_sig (_int n41 -1 0 9619(_arch(_uni))))
		(_sig (_int n42 -1 0 9620(_arch(_uni))))
		(_sig (_int tmp_0 -1 0 9621(_arch(_uni))))
		(_sig (_int n45 -1 0 9622(_arch(_uni))))
		(_sig (_int count_2 -1 0 9623(_arch(_uni))))
		(_sig (_int count_1 -1 0 9624(_arch(_uni))))
		(_sig (_int n33 -1 0 9625(_arch(_uni))))
		(_sig (_int n34 -1 0 9626(_arch(_uni))))
		(_sig (_int n577 -1 0 9627(_arch(_uni))))
		(_sig (_int n576 -1 0 9628(_arch(_uni))))
		(_sig (_int n343 -1 0 9629(_arch(_uni))))
		(_sig (_int clk133_enable_10 -1 0 9630(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n338 -1 0 9631(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n342 -1 0 9632(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n358 -1 0 9633(_arch(_uni))))
		(_sig (_int n580 -1 0 9634(_arch(_uni))))
		(_sig (_int n581 -1 0 9635(_arch(_uni))))
		(_sig (_int n1124 -1 0 9636(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 9637(_arch(_uni))))
		(_sig (_int n1096 -1 0 9638(_arch(_uni))))
		(_sig (_int lcd_te_c -1 0 9639(_arch(_uni))))
		(_sig (_int lcd_te_N_87 -1 0 9640(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n341 -1 0 9641(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 9642(_arch(_uni))))
		(_sig (_int inst_lcd_sender_lcd_wr_N_152 -1 0 9643(_arch(_uni))))
		(_sig (_int n565 -1 0 9644(_arch(_uni))))
		(_sig (_int n1125 -1 0 9645(_arch(_uni))))
		(_sig (_int n1139_001_BUF1 -1 0 9646(_arch(_uni))))
		(_sig (_int n1122 -1 0 9647(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_2_0 -1 0 9648(_arch(_uni))))
		(_sig (_int n572 -1 0 9649(_arch(_uni))))
		(_sig (_int n1139_000_BUF1 -1 0 9650(_arch(_uni))))
		(_sig (_int lcd_sender_go_N_100 -1 0 9651(_arch(_uni))))
		(_sig (_int n1139 -1 0 9652(_arch(_uni))))
		(_sig (_int lcd_sender_data1command0_N_92 -1 0 9653(_arch(_uni))))
		(_sig (_int n1139_004_BUF1 -1 0 9654(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_17 -1 0 9655(_arch(_uni))))
		(_sig (_int leds_c_generated_1 -1 0 9656(_arch(_uni))))
		(_sig (_int n584 -1 0 9657(_arch(_uni))))
		(_sig (_int n1139_003_BUF1 -1 0 9658(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_14 -1 0 9659(_arch(_uni))))
		(_sig (_int leds_c_generated_2 -1 0 9660(_arch(_uni))))
		(_sig (_int n588 -1 0 9661(_arch(_uni))))
		(_sig (_int n1139_002_BUF1 -1 0 9662(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_11 -1 0 9663(_arch(_uni))))
		(_sig (_int leds_c_generated_3 -1 0 9664(_arch(_uni))))
		(_sig (_int n592 -1 0 9665(_arch(_uni))))
		(_sig (_int GND_net -1 0 9666(_arch(_uni))))
		(_sig (_int n4 -1 0 9667(_arch(_uni))))
		(_sig (_int n593 -1 0 9668(_arch(_uni))))
		(_sig (_int VCC_net -1 0 9669(_arch(_uni))))
		(_sig (_int n1129 -1 0 9670(_arch(_uni))))
		(_sig (_int n1127 -1 0 9671(_arch(_uni))))
		(_sig (_int n1128 -1 0 9672(_arch(_uni))))
		(_sig (_int n1126 -1 0 9673(_arch(_uni))))
		(_sig (_int n573 -1 0 9674(_arch(_uni))))
		(_sig (_int n589 -1 0 9675(_arch(_uni))))
		(_sig (_int n12 -1 0 9676(_arch(_uni))))
		(_sig (_int n585 -1 0 9677(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n340 -1 0 9678(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n339 -1 0 9679(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 368 0 structure_con
(_configuration VHDL (structure_con 0 10121 (main))
	(_version vc6)
	(_time 1463644106300 2016.05.19 09:48:26)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 30326534346666273533236b653735373236353566)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2407          1463644106579 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463644106580 2016.05.19 09:48:26)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 49484d4b451f1e5e4e1d5b131d4f1c4f4a4f414e4d)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int en -1 0 34(_ent (_in))))
				(_port (_int sender_go -1 0 35(_ent (_in))))
				(_port (_int sender_data1command0 -1 0 36(_ent (_in))))
				(_port (_int sender_payload 0 0 37(_ent (_in))))
				(_port (_int lcd_bus 1 0 38(_ent (_out))))
				(_port (_int lcd_rs -1 0 39(_ent (_out))))
				(_port (_int lcd_wr -1 0 40(_ent (_out))))
				(_port (_int sender_busy -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
			((sender_go)(sender_go))
			((sender_data1command0)(sender_data1command0))
			((sender_payload)(sender_payload))
			((lcd_bus)(lcd_bus))
			((lcd_rs)(lcd_rs))
			((lcd_wr)(lcd_wr))
			((sender_busy)(sender_busy))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((en)(en))
				((sender_go)(sender_go))
				((sender_data1command0)(sender_data1command0))
				((sender_payload)(sender_payload))
				((lcd_bus)(lcd_bus))
				((lcd_rs)(lcd_rs))
				((lcd_wr)(lcd_wr))
				((sender_busy)(sender_busy))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 45(_arch(_uni))))
		(_sig (_int rst -1 0 46(_arch(_uni))))
		(_sig (_int en -1 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 50(_arch(_uni))))
		(_sig (_int sender_busy -1 0 51(_arch(_uni))))
		(_sig (_int sender_go -1 0 52(_arch(_uni))))
		(_sig (_int sender_data1command0 -1 0 53(_arch(_uni))))
		(_sig (_int sender_payload 2 0 54(_arch(_uni))))
		(_prcs
			(tb(_arch 0 0 74(_prcs )))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000049 55 1196          1463644106614 behavior
(_unit VHDL (testbench 0 25(behavior 1 28))
	(_version vc6)
	(_time 1463644106615 2016.05.19 09:48:26)
	(_source (\./../../lcd_sender_tb.vhd\(\./../../clk_div2_tb.vhd\)))
	(_parameters tan)
	(_code 68696c68653e3f7f6e3d7a323c6e3d6e6b6e606f6c)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(clk_div2
			(_object
				(_port (_int clkin -1 1 32(_ent (_in))))
				(_port (_int rst -1 1 33(_ent (_in))))
				(_port (_int clkout -1 1 34(_ent (_out))))
			)
		)
	)
	(_inst uut 1 49(_comp clk_div2)
		(_port
			((clkin)(clk))
			((rst)(reset))
			((clkout)(clkout))
		)
		(_use (_implicit)
			(_port
				((clkin)(clkin))
				((rst)(rst))
				((clkout)(clkout))
			)
		)
	)
	(_object
		(_sig (_int clkout -1 1 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 1 40(_arch(_uni((i 2))))))
		(_sig (_int reset -1 1 41(_arch(_uni((i 3))))))
		(_prcs
			(line__45(_arch 0 1 45(_assignment (_trgt(1))(_sens(1)))))
			(line__46(_arch 1 1 46(_assignment (_trgt(2)))))
			(tb(_arch 2 1 57(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000050 55 1901          1463644143601 Structure
(_unit VHDL (vmuxregsre 0 17(structure 0 26))
	(_version vc6)
	(_time 1463644143602 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e4b5e2b7b4b2b5f3ede0f6beb0e2e3e3e7e3e6e2e1)
	(_ent
		(_time 1463643915146)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3iy
			(_object
				(_type (_int ~STRING~1572 1 811(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 811(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 813(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 814(_ent (_in((i 1))))))
				(_port (_int sp -1 1 815(_ent (_in((i 1))))))
				(_port (_int ck -1 1 816(_ent (_in((i 1))))))
				(_port (_int sd -1 1 817(_ent (_in((i 1))))))
				(_port (_int cd -1 1 818(_ent (_in((i 1))))))
				(_port (_int q -1 1 819(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 28(_comp .machxo2.components.fl1p3iy)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3iy)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 18(_ent(_in))))
		(_port (_int D1 -1 0 18(_ent(_in))))
		(_port (_int SD -1 0 18(_ent(_in))))
		(_port (_int SP -1 0 19(_ent(_in))))
		(_port (_int CK -1 0 19(_ent(_in))))
		(_port (_int LSR -1 0 19(_ent(_in))))
		(_port (_int Q -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 831           1463644143616 Structure
(_unit VHDL (vcc 0 39(structure 0 46))
	(_version vc6)
	(_time 1463644143617 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f4a5f2a4f3a3a3e3f3f2e7aea6f3f2f2f7f2f7f3f2)
	(_ent
		(_time 1463643915163)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 48(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 40(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3041          1463644143622 Structure
(_unit VHDL (ccu2b0 0 58(structure 0 68))
	(_version vc6)
	(_time 1463644143623 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f4a4f7a4f3a2a5e7f7f4e6aba5f2f7f2f7f3f1f7f6)
	(_ent
		(_time 1463643915177)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 70(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000000000"\))
			((init1)(_string \"0000010101010101"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000000000"\))
				((init1)(_string \"0000010101010101"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 59(_ent(_in))))
		(_port (_int B0 -1 0 59(_ent(_in))))
		(_port (_int C0 -1 0 59(_ent(_in))))
		(_port (_int D0 -1 0 60(_ent(_in))))
		(_port (_int A1 -1 0 60(_ent(_in))))
		(_port (_int B1 -1 0 60(_ent(_in))))
		(_port (_int C1 -1 0 61(_ent(_in))))
		(_port (_int D1 -1 0 61(_ent(_in))))
		(_port (_int CI -1 0 61(_ent(_in))))
		(_port (_int S0 -1 0 62(_ent(_out))))
		(_port (_int S1 -1 0 62(_ent(_out))))
		(_port (_int CO1 -1 0 62(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 831           1463644143634 Structure
(_unit VHDL (gnd 0 83(structure 0 90))
	(_version vc6)
	(_time 1463644143635 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 035305055554531505054659560504055605070504)
	(_ent
		(_time 1463643915183)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 92(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 84(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7999          1463644143649 Structure
(_unit VHDL (slice_0 0 102(structure 0 139))
	(_version vc6)
	(_time 1463644143650 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1342111443444e05441c064a14101314101540151a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915192)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 156(_ent (_in))))
				(_port (_int D1 -5 0 156(_ent (_in))))
				(_port (_int SD -5 0 156(_ent (_in))))
				(_port (_int SP -5 0 157(_ent (_in))))
				(_port (_int CK -5 0 157(_ent (_in))))
				(_port (_int LSR -5 0 157(_ent (_in))))
				(_port (_int Q -5 0 158(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 161(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 164(_ent (_in))))
				(_port (_int B0 -5 0 164(_ent (_in))))
				(_port (_int C0 -5 0 164(_ent (_in))))
				(_port (_int D0 -5 0 165(_ent (_in))))
				(_port (_int A1 -5 0 165(_ent (_in))))
				(_port (_int B1 -5 0 165(_ent (_in))))
				(_port (_int C1 -5 0 166(_ent (_in))))
				(_port (_int D1 -5 0 166(_ent (_in))))
				(_port (_int CI -5 0 166(_ent (_in))))
				(_port (_int S0 -5 0 167(_ent (_out))))
				(_port (_int S1 -5 0 167(_ent (_out))))
				(_port (_int CO1 -5 0 167(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 170(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i0 0 173(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 176(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_add_4_1 0 178(_comp ccu2B0)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 182(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 186
		(_object
			(_prcs
				(line__188(_arch 0 0 188(_procedure_call (_trgt(7))(_sens(0)))))
				(line__189(_arch 1 0 189(_procedure_call (_trgt(8))(_sens(1)))))
				(line__190(_arch 2 0 190(_procedure_call (_trgt(10))(_sens(2)))))
				(line__191(_arch 3 0 191(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 195
		(_object
			(_prcs
				(line__197(_arch 4 0 197(_procedure_call (_trgt(9))(_sens(8)))))
				(line__198(_arch 5 0 198(_procedure_call (_trgt(11))(_sens(10)))))
				(line__199(_arch 6 0 199(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 106 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 107 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 108(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_A1 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 116(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 129 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 131(_ent(_in))))
		(_port (_int DI1 -5 0 131(_ent(_in))))
		(_port (_int LSR -5 0 131(_ent(_in))))
		(_port (_int CLK -5 0 132(_ent(_in))))
		(_port (_int F1 -5 0 132(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 132(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 133(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 142(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 143(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 144(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 148(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 149(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 150(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 151(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 153(_arch(_uni))))
		(_sig (_int GNDI -5 0 154(_arch(_uni))))
		(_var (_int F1_zd -5 0 204(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 205(_prcs 0)))
		(_var (_int Q1_zd -5 0 206(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 207(_prcs 0)))
		(_var (_int FCO_zd -5 0 208(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 209(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 211(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 212(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 213(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 214(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 215(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 216(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 217(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 218(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 202(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(5395276)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
I 000050 55 3058          1463644143757 Structure
(_unit VHDL (ccu20001 0 322(structure 0 332))
	(_version vc6)
	(_time 1463644143758 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 80d0828e83d6d193838590dfd18380838186838683)
	(_ent
		(_time 1463643915208)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 334(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"0000000000000000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"0000000000000000"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 323(_ent(_in))))
		(_port (_int B0 -1 0 323(_ent(_in))))
		(_port (_int C0 -1 0 323(_ent(_in))))
		(_port (_int D0 -1 0 324(_ent(_in))))
		(_port (_int A1 -1 0 324(_ent(_in))))
		(_port (_int B1 -1 0 324(_ent(_in))))
		(_port (_int C1 -1 0 325(_ent(_in))))
		(_port (_int D1 -1 0 325(_ent(_in))))
		(_port (_int CI -1 0 325(_ent(_in))))
		(_port (_int S0 -1 0 326(_ent(_out))))
		(_port (_int S1 -1 0 326(_ent(_out))))
		(_port (_int CO1 -1 0 326(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8032          1463644143771 Structure
(_unit VHDL (slice_1 0 347(structure 0 385))
	(_version vc6)
	(_time 1463644143772 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 90c1929fc3c7cd86c79285c9979391979396c39699)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915214)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 402(_ent (_in))))
				(_port (_int D1 -5 0 402(_ent (_in))))
				(_port (_int SD -5 0 402(_ent (_in))))
				(_port (_int SP -5 0 403(_ent (_in))))
				(_port (_int CK -5 0 403(_ent (_in))))
				(_port (_int LSR -5 0 403(_ent (_in))))
				(_port (_int Q -5 0 404(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 407(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 413(_ent (_in))))
				(_port (_int B0 -5 0 413(_ent (_in))))
				(_port (_int C0 -5 0 413(_ent (_in))))
				(_port (_int D0 -5 0 414(_ent (_in))))
				(_port (_int A1 -5 0 414(_ent (_in))))
				(_port (_int B1 -5 0 414(_ent (_in))))
				(_port (_int C1 -5 0 415(_ent (_in))))
				(_port (_int D1 -5 0 415(_ent (_in))))
				(_port (_int CI -5 0 415(_ent (_in))))
				(_port (_int S0 -5 0 416(_ent (_out))))
				(_port (_int S1 -5 0 416(_ent (_out))))
				(_port (_int CO1 -5 0 416(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 410(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i5 0 419(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 422(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_add_4_7 0 424(_comp ccu20001)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_inst DRIVEGND 0 428(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 432
		(_object
			(_prcs
				(line__434(_arch 0 0 434(_procedure_call (_trgt(7))(_sens(0)))))
				(line__435(_arch 1 0 435(_procedure_call (_trgt(8))(_sens(1)))))
				(line__436(_arch 2 0 436(_procedure_call (_trgt(10))(_sens(2)))))
				(line__437(_arch 3 0 437(_procedure_call (_trgt(12))(_sens(3)))))
				(line__438(_arch 4 0 438(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 442
		(_object
			(_prcs
				(line__444(_arch 5 0 444(_procedure_call (_trgt(9))(_sens(8)))))
				(line__445(_arch 6 0 445(_procedure_call (_trgt(11))(_sens(10)))))
				(line__446(_arch 7 0 446(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 350 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 351 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 352 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 353(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 353(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_A0 -3 0 355(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 356(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 357(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 358(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 359(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 361(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 362(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 363 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 364 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 365 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 366 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 367 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 368 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 369 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 370 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 371 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 372 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 373 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 374 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 375 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 377(_ent(_in))))
		(_port (_int DI0 -5 0 377(_ent(_in))))
		(_port (_int LSR -5 0 377(_ent(_in))))
		(_port (_int CLK -5 0 378(_ent(_in))))
		(_port (_int FCI -5 0 378(_ent(_in))))
		(_port (_int F0 -5 0 378(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 379(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 388(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 389(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 390(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 391(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 392(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 393(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 394(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 395(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 396(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 397(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 399(_arch(_uni))))
		(_sig (_int GNDI -5 0 400(_arch(_uni))))
		(_var (_int F0_zd -5 0 451(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 452(_prcs 0)))
		(_var (_int Q0_zd -5 0 453(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 454(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 456(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 457(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 458(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 459(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 460(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 461(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 462(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 463(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 449(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1915          1463644143777 Structure
(_unit VHDL (vmuxregsre0002 0 562(structure 0 571))
	(_version vc6)
	(_time 1463644143778 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 90c1979fc4c6c187999482cac49697979397929695)
	(_ent
		(_time 1463643915239)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 573(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 563(_ent(_in))))
		(_port (_int D1 -1 0 563(_ent(_in))))
		(_port (_int SD -1 0 563(_ent(_in))))
		(_port (_int SP -1 0 564(_ent(_in))))
		(_port (_int CK -1 0 564(_ent(_in))))
		(_port (_int LSR -1 0 564(_ent(_in))))
		(_port (_int Q -1 0 565(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7720          1463644143791 Structure
(_unit VHDL (slice_2 0 584(structure 0 619))
	(_version vc6)
	(_time 1463644143792 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 9fce9d909ac8c289cf9a8ac6989c9d989c99cc9996)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915317)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 648(_ent (_in))))
				(_port (_int D1 -5 0 648(_ent (_in))))
				(_port (_int SD -5 0 648(_ent (_in))))
				(_port (_int SP -5 0 649(_ent (_in))))
				(_port (_int CK -5 0 649(_ent (_in))))
				(_port (_int LSR -5 0 649(_ent (_in))))
				(_port (_int Q -5 0 650(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 636(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 639(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 642(_ent (_in))))
				(_port (_int B0 -5 0 642(_ent (_in))))
				(_port (_int C0 -5 0 642(_ent (_in))))
				(_port (_int D0 -5 0 643(_ent (_in))))
				(_port (_int A1 -5 0 643(_ent (_in))))
				(_port (_int B1 -5 0 643(_ent (_in))))
				(_port (_int C1 -5 0 644(_ent (_in))))
				(_port (_int D1 -5 0 644(_ent (_in))))
				(_port (_int CI -5 0 644(_ent (_in))))
				(_port (_int S0 -5 0 645(_ent (_out))))
				(_port (_int S1 -5 0 645(_ent (_out))))
				(_port (_int CO1 -5 0 645(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i7 0 653(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 656(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 658(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_add_4_9 0 660(_comp ccu20001)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_block WireDelay 0 666
		(_object
			(_prcs
				(line__668(_arch 0 0 668(_procedure_call (_trgt(7))(_sens(0)))))
				(line__669(_arch 1 0 669(_procedure_call (_trgt(8))(_sens(1)))))
				(line__670(_arch 2 0 670(_procedure_call (_trgt(10))(_sens(2)))))
				(line__671(_arch 3 0 671(_procedure_call (_trgt(12))(_sens(3)))))
				(line__672(_arch 4 0 672(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 676
		(_object
			(_prcs
				(line__678(_arch 5 0 678(_procedure_call (_trgt(9))(_sens(8)))))
				(line__679(_arch 6 0 679(_procedure_call (_trgt(11))(_sens(10)))))
				(line__680(_arch 7 0 680(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 587 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 588 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 589 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 590(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 590(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_A0 -3 0 592(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 593(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 594(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 595(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 596(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 598(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 599(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 600 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 601 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 602 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 603 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 604 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 605 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 606 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 607 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 608 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 609 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 611(_ent(_in))))
		(_port (_int DI0 -5 0 611(_ent(_in))))
		(_port (_int CE -5 0 611(_ent(_in))))
		(_port (_int CLK -5 0 612(_ent(_in))))
		(_port (_int FCI -5 0 612(_ent(_in))))
		(_port (_int F0 -5 0 612(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 613(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 622(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 623(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 624(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 625(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 626(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 627(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 628(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 629(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 630(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 631(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 633(_arch(_uni))))
		(_sig (_int GNDI -5 0 634(_arch(_uni))))
		(_var (_int F0_zd -5 0 685(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 686(_prcs 0)))
		(_var (_int Q0_zd -5 0 687(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 688(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 690(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 691(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 692(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 693(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 694(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 695(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 683(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 3058          1463644143805 Structure
(_unit VHDL (ccu20003 0 782(structure 0 792))
	(_version vc6)
	(_time 1463644143806 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code afffadf8faf9febcacaabff0feacafacaca9aca9ac)
	(_ent
		(_time 1463643915337)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 794(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"1111101010101010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"1111101010101010"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 783(_ent(_in))))
		(_port (_int B0 -1 0 783(_ent(_in))))
		(_port (_int C0 -1 0 783(_ent(_in))))
		(_port (_int D0 -1 0 784(_ent(_in))))
		(_port (_int A1 -1 0 784(_ent(_in))))
		(_port (_int B1 -1 0 784(_ent(_in))))
		(_port (_int C1 -1 0 785(_ent(_in))))
		(_port (_int D1 -1 0 785(_ent(_in))))
		(_port (_int CI -1 0 785(_ent(_in))))
		(_port (_int S0 -1 0 786(_ent(_out))))
		(_port (_int S1 -1 0 786(_ent(_out))))
		(_port (_int CO1 -1 0 786(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 10045         1463644143913 Structure
(_unit VHDL (slice_3 0 807(structure 0 855))
	(_version vc6)
	(_time 1463644143914 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1c4d1d1b1c4b410a1f1b18485a434e1b1f1a4f1a151a1f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915348)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 884(_ent (_in))))
				(_port (_int D1 -5 0 884(_ent (_in))))
				(_port (_int SD -5 0 884(_ent (_in))))
				(_port (_int SP -5 0 885(_ent (_in))))
				(_port (_int CK -5 0 885(_ent (_in))))
				(_port (_int LSR -5 0 885(_ent (_in))))
				(_port (_int Q -5 0 886(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 878(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 881(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 889(_ent (_in))))
				(_port (_int B0 -5 0 889(_ent (_in))))
				(_port (_int C0 -5 0 889(_ent (_in))))
				(_port (_int D0 -5 0 890(_ent (_in))))
				(_port (_int A1 -5 0 890(_ent (_in))))
				(_port (_int B1 -5 0 890(_ent (_in))))
				(_port (_int C1 -5 0 891(_ent (_in))))
				(_port (_int D1 -5 0 891(_ent (_in))))
				(_port (_int CI -5 0 891(_ent (_in))))
				(_port (_int S0 -5 0 892(_ent (_out))))
				(_port (_int S1 -5 0 892(_ent (_out))))
				(_port (_int CO1 -5 0 892(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i6 0 895(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 898(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 900(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i5 0 902(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_7 0 905(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 911
		(_object
			(_prcs
				(line__913(_arch 0 0 913(_procedure_call (_trgt(12))(_sens(0)))))
				(line__914(_arch 1 0 914(_procedure_call (_trgt(13))(_sens(1)))))
				(line__915(_arch 2 0 915(_procedure_call (_trgt(14))(_sens(2)))))
				(line__916(_arch 3 0 916(_procedure_call (_trgt(16))(_sens(3)))))
				(line__917(_arch 4 0 917(_procedure_call (_trgt(18))(_sens(4)))))
				(line__918(_arch 5 0 918(_procedure_call (_trgt(20))(_sens(5)))))
				(line__919(_arch 6 0 919(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 923
		(_object
			(_prcs
				(line__925(_arch 7 0 925(_procedure_call (_trgt(15))(_sens(14)))))
				(line__926(_arch 8 0 926(_procedure_call (_trgt(17))(_sens(16)))))
				(line__927(_arch 9 0 927(_procedure_call (_trgt(19))(_sens(18)))))
				(line__928(_arch 10 0 928(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 810 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 811 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 812 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 813(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 813(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_A1 -3 0 815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 826(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 827(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 828(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 829(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 830(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 831(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 832 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 833 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 834 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 835 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 836 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 837 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 838 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 839 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 840 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 841 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 842 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 843 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 844 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 846(_ent(_in))))
		(_port (_int A0 -5 0 846(_ent(_in))))
		(_port (_int DI1 -5 0 846(_ent(_in))))
		(_port (_int DI0 -5 0 847(_ent(_in))))
		(_port (_int CE -5 0 847(_ent(_in))))
		(_port (_int CLK -5 0 847(_ent(_in))))
		(_port (_int FCI -5 0 848(_ent(_in))))
		(_port (_int F0 -5 0 848(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 848(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 849(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 849(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 849(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 858(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 859(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 860(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 861(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 862(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 863(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 864(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 865(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 866(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 867(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 868(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 869(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 870(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 871(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 872(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 873(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 875(_arch(_uni))))
		(_sig (_int GNDI -5 0 876(_arch(_uni))))
		(_var (_int F0_zd -5 0 933(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 934(_prcs 0)))
		(_var (_int Q0_zd -5 0 935(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 936(_prcs 0)))
		(_var (_int F1_zd -5 0 937(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 938(_prcs 0)))
		(_var (_int Q1_zd -5 0 939(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 940(_prcs 0)))
		(_var (_int FCO_zd -5 0 941(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 942(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 944(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 945(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 946(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 947(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 948(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 949(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 950(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 951(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 931(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10181         1463644143930 Structure
(_unit VHDL (slice_4 0 1092(structure 0 1140))
	(_version vc6)
	(_time 1463644143931 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2c7d2d282c7b713a2f2b28786a73792b2f2a7f2a252a2f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915354)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 1169(_ent (_in))))
				(_port (_int D1 -5 0 1169(_ent (_in))))
				(_port (_int SD -5 0 1169(_ent (_in))))
				(_port (_int SP -5 0 1170(_ent (_in))))
				(_port (_int CK -5 0 1170(_ent (_in))))
				(_port (_int LSR -5 0 1170(_ent (_in))))
				(_port (_int Q -5 0 1171(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1163(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1166(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1174(_ent (_in))))
				(_port (_int B0 -5 0 1174(_ent (_in))))
				(_port (_int C0 -5 0 1174(_ent (_in))))
				(_port (_int D0 -5 0 1175(_ent (_in))))
				(_port (_int A1 -5 0 1175(_ent (_in))))
				(_port (_int B1 -5 0 1175(_ent (_in))))
				(_port (_int C1 -5 0 1176(_ent (_in))))
				(_port (_int D1 -5 0 1176(_ent (_in))))
				(_port (_int CI -5 0 1176(_ent (_in))))
				(_port (_int S0 -5 0 1177(_ent (_out))))
				(_port (_int S1 -5 0 1177(_ent (_out))))
				(_port (_int CO1 -5 0 1177(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i2 0 1180(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 1183(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1185(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i1 0 1187(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_3 0 1190(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 1196
		(_object
			(_prcs
				(line__1198(_arch 0 0 1198(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1199(_arch 1 0 1199(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1200(_arch 2 0 1200(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1201(_arch 3 0 1201(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1202(_arch 4 0 1202(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1203(_arch 5 0 1203(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1204(_arch 6 0 1204(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1208
		(_object
			(_prcs
				(line__1210(_arch 7 0 1210(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1211(_arch 8 0 1211(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1212(_arch 9 0 1212(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1213(_arch 10 0 1213(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1095 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1096 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1097 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1098(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1098(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_A1 -3 0 1100(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1101(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1102(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1103(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1104(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1105(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1116(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1129 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1131(_ent(_in))))
		(_port (_int A0 -5 0 1131(_ent(_in))))
		(_port (_int DI1 -5 0 1131(_ent(_in))))
		(_port (_int DI0 -5 0 1132(_ent(_in))))
		(_port (_int CE -5 0 1132(_ent(_in))))
		(_port (_int CLK -5 0 1132(_ent(_in))))
		(_port (_int FCI -5 0 1133(_ent(_in))))
		(_port (_int F0 -5 0 1133(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1133(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1134(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1134(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1134(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1143(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1144(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1148(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1149(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1150(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1151(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1152(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1154(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1155(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1156(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1157(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1158(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1160(_arch(_uni))))
		(_sig (_int GNDI -5 0 1161(_arch(_uni))))
		(_var (_int F0_zd -5 0 1218(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1219(_prcs 0)))
		(_var (_int Q0_zd -5 0 1220(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1221(_prcs 0)))
		(_var (_int F1_zd -5 0 1222(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1223(_prcs 0)))
		(_var (_int Q1_zd -5 0 1224(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1225(_prcs 0)))
		(_var (_int FCO_zd -5 0 1226(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1227(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1229(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1230(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1231(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1232(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1233(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1234(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1235(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1236(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1216(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10497         1463644143959 Structure
(_unit VHDL (slice_5 0 1377(structure 0 1428))
	(_version vc6)
	(_time 1463644143960 2016.05.19 09:49:03)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 4b1a4a494a1c165d484c4c1c0d141f4c484d184d424d48)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915368)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1451(_ent (_in))))
				(_port (_int D1 -5 0 1451(_ent (_in))))
				(_port (_int SD -5 0 1451(_ent (_in))))
				(_port (_int SP -5 0 1452(_ent (_in))))
				(_port (_int CK -5 0 1452(_ent (_in))))
				(_port (_int LSR -5 0 1452(_ent (_in))))
				(_port (_int Q -5 0 1453(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1456(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1462(_ent (_in))))
				(_port (_int B0 -5 0 1462(_ent (_in))))
				(_port (_int C0 -5 0 1462(_ent (_in))))
				(_port (_int D0 -5 0 1463(_ent (_in))))
				(_port (_int A1 -5 0 1463(_ent (_in))))
				(_port (_int B1 -5 0 1463(_ent (_in))))
				(_port (_int C1 -5 0 1464(_ent (_in))))
				(_port (_int D1 -5 0 1464(_ent (_in))))
				(_port (_int CI -5 0 1464(_ent (_in))))
				(_port (_int S0 -5 0 1465(_ent (_out))))
				(_port (_int S1 -5 0 1465(_ent (_out))))
				(_port (_int CO1 -5 0 1465(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1459(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i4 0 1468(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1471(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_i3 0 1473(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_179_180_add_4_5 0 1476(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 1480(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1484
		(_object
			(_prcs
				(line__1486(_arch 0 0 1486(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1487(_arch 1 0 1487(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1488(_arch 2 0 1488(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1489(_arch 3 0 1489(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1490(_arch 4 0 1490(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1491(_arch 5 0 1491(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1492(_arch 6 0 1492(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1496
		(_object
			(_prcs
				(line__1498(_arch 7 0 1498(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1499(_arch 8 0 1499(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1500(_arch 9 0 1500(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1501(_arch 10 0 1501(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1381 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1382 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1383(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_A1 -3 0 1385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1390(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1391(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1392(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1401(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1402 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1403 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1404 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1405 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1406 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1409 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1410 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1411 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1412 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1413 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1414 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1415 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1416 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1417 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1419(_ent(_in))))
		(_port (_int A0 -5 0 1419(_ent(_in))))
		(_port (_int DI1 -5 0 1419(_ent(_in))))
		(_port (_int DI0 -5 0 1420(_ent(_in))))
		(_port (_int LSR -5 0 1420(_ent(_in))))
		(_port (_int CLK -5 0 1420(_ent(_in))))
		(_port (_int FCI -5 0 1421(_ent(_in))))
		(_port (_int F0 -5 0 1421(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1421(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1422(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1422(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1422(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1431(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1432(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1433(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1434(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1435(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1436(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1437(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1438(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1439(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1440(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1441(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1442(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1443(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1444(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1445(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1446(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1448(_arch(_uni))))
		(_sig (_int GNDI -5 0 1449(_arch(_uni))))
		(_var (_int F0_zd -5 0 1506(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1507(_prcs 0)))
		(_var (_int Q0_zd -5 0 1508(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1509(_prcs 0)))
		(_var (_int F1_zd -5 0 1510(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1511(_prcs 0)))
		(_var (_int Q1_zd -5 0 1512(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1513(_prcs 0)))
		(_var (_int FCO_zd -5 0 1514(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1515(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1517(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1518(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1519(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1520(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1521(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1522(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1523(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1524(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1525(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1526(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1504(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10181         1463644144271 Structure
(_unit VHDL (slice_6 0 1679(structure 0 1727))
	(_version vc6)
	(_time 1463644144272 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 83d2838dd3d4de95808487d7c5dcd4848085d0858a8580)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915380)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 1756(_ent (_in))))
				(_port (_int D1 -5 0 1756(_ent (_in))))
				(_port (_int SD -5 0 1756(_ent (_in))))
				(_port (_int SP -5 0 1757(_ent (_in))))
				(_port (_int CK -5 0 1757(_ent (_in))))
				(_port (_int LSR -5 0 1757(_ent (_in))))
				(_port (_int Q -5 0 1758(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1750(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1753(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1761(_ent (_in))))
				(_port (_int B0 -5 0 1761(_ent (_in))))
				(_port (_int C0 -5 0 1761(_ent (_in))))
				(_port (_int D0 -5 0 1762(_ent (_in))))
				(_port (_int A1 -5 0 1762(_ent (_in))))
				(_port (_int B1 -5 0 1762(_ent (_in))))
				(_port (_int C1 -5 0 1763(_ent (_in))))
				(_port (_int D1 -5 0 1763(_ent (_in))))
				(_port (_int CI -5 0 1763(_ent (_in))))
				(_port (_int S0 -5 0 1764(_ent (_out))))
				(_port (_int S1 -5 0 1764(_ent (_out))))
				(_port (_int CO1 -5 0 1764(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i4 0 1767(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 1770(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1772(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i3 0 1774(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_5 0 1777(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 1783
		(_object
			(_prcs
				(line__1785(_arch 0 0 1785(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1786(_arch 1 0 1786(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1787(_arch 2 0 1787(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1788(_arch 3 0 1788(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1789(_arch 4 0 1789(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1790(_arch 5 0 1790(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1791(_arch 6 0 1791(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1795
		(_object
			(_prcs
				(line__1797(_arch 7 0 1797(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1798(_arch 8 0 1798(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1799(_arch 9 0 1799(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1800(_arch 10 0 1800(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1682 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1683 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1684 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1685(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1685(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_A1 -3 0 1687(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1688(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1690(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1691(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1692(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1693(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1694(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1695(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1699(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1700(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1701(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1702(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1703(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1704 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1705 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1708 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1709 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1710 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1716 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1718(_ent(_in))))
		(_port (_int A0 -5 0 1718(_ent(_in))))
		(_port (_int DI1 -5 0 1718(_ent(_in))))
		(_port (_int DI0 -5 0 1719(_ent(_in))))
		(_port (_int CE -5 0 1719(_ent(_in))))
		(_port (_int CLK -5 0 1719(_ent(_in))))
		(_port (_int FCI -5 0 1720(_ent(_in))))
		(_port (_int F0 -5 0 1720(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1720(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1721(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1721(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1721(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1730(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1731(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1732(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1733(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1734(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1735(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1737(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1738(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1739(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1740(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1741(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1742(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1743(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1744(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1745(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1747(_arch(_uni))))
		(_sig (_int GNDI -5 0 1748(_arch(_uni))))
		(_var (_int F0_zd -5 0 1805(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1806(_prcs 0)))
		(_var (_int Q0_zd -5 0 1807(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1808(_prcs 0)))
		(_var (_int F1_zd -5 0 1809(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1810(_prcs 0)))
		(_var (_int Q1_zd -5 0 1811(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1812(_prcs 0)))
		(_var (_int FCO_zd -5 0 1813(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1814(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1816(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1817(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1818(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1819(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1820(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1821(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1822(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1823(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1803(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 7784          1463644144287 Structure
(_unit VHDL (slice_7 0 1964(structure 0 1998))
	(_version vc6)
	(_time 1463644144288 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 92c3929dc3c5cf84c29c87cb959195959194c1949b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915395)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 2027(_ent (_in))))
				(_port (_int D1 -5 0 2027(_ent (_in))))
				(_port (_int SD -5 0 2027(_ent (_in))))
				(_port (_int SP -5 0 2028(_ent (_in))))
				(_port (_int CK -5 0 2028(_ent (_in))))
				(_port (_int LSR -5 0 2028(_ent (_in))))
				(_port (_int Q -5 0 2029(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2015(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2024(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 2018(_ent (_in))))
				(_port (_int B0 -5 0 2018(_ent (_in))))
				(_port (_int C0 -5 0 2018(_ent (_in))))
				(_port (_int D0 -5 0 2019(_ent (_in))))
				(_port (_int A1 -5 0 2019(_ent (_in))))
				(_port (_int B1 -5 0 2019(_ent (_in))))
				(_port (_int C1 -5 0 2020(_ent (_in))))
				(_port (_int D1 -5 0 2020(_ent (_in))))
				(_port (_int CI -5 0 2020(_ent (_in))))
				(_port (_int S0 -5 0 2021(_ent (_out))))
				(_port (_int S1 -5 0 2021(_ent (_out))))
				(_port (_int CO1 -5 0 2021(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i0 0 2032(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 2035(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2037(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_add_4_1 0 2039(_comp ccu2B0)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_block WireDelay 0 2045
		(_object
			(_prcs
				(line__2047(_arch 0 0 2047(_procedure_call (_trgt(7))(_sens(0)))))
				(line__2048(_arch 1 0 2048(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2049(_arch 2 0 2049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2050(_arch 3 0 2050(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2054
		(_object
			(_prcs
				(line__2056(_arch 4 0 2056(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2057(_arch 5 0 2057(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2058(_arch 6 0 2058(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1967 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1968 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1969 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1970(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1970(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_A1 -3 0 1972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1978(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1979 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1980 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1981 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1982 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1988 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1990(_ent(_in))))
		(_port (_int DI1 -5 0 1990(_ent(_in))))
		(_port (_int CE -5 0 1990(_ent(_in))))
		(_port (_int CLK -5 0 1991(_ent(_in))))
		(_port (_int F1 -5 0 1991(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1991(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1992(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2001(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2002(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2003(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2004(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2005(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2006(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 2008(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2009(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2010(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2012(_arch(_uni))))
		(_sig (_int GNDI -5 0 2013(_arch(_uni))))
		(_var (_int F1_zd -5 0 2063(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2064(_prcs 0)))
		(_var (_int Q1_zd -5 0 2065(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2066(_prcs 0)))
		(_var (_int FCO_zd -5 0 2067(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2068(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2070(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 2061(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(17731)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
I 000050 55 10497         1463644144305 Structure
(_unit VHDL (slice_8 0 2167(structure 0 2218))
	(_version vc6)
	(_time 1463644144306 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code a2f3a2f5f3f5ffb4a1a5a5f5e4fdfba5a1a4f1a4aba4a1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915411)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2241(_ent (_in))))
				(_port (_int D1 -5 0 2241(_ent (_in))))
				(_port (_int SD -5 0 2241(_ent (_in))))
				(_port (_int SP -5 0 2242(_ent (_in))))
				(_port (_int CK -5 0 2242(_ent (_in))))
				(_port (_int LSR -5 0 2242(_ent (_in))))
				(_port (_int Q -5 0 2243(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2246(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 2252(_ent (_in))))
				(_port (_int B0 -5 0 2252(_ent (_in))))
				(_port (_int C0 -5 0 2252(_ent (_in))))
				(_port (_int D0 -5 0 2253(_ent (_in))))
				(_port (_int A1 -5 0 2253(_ent (_in))))
				(_port (_int B1 -5 0 2253(_ent (_in))))
				(_port (_int C1 -5 0 2254(_ent (_in))))
				(_port (_int D1 -5 0 2254(_ent (_in))))
				(_port (_int CI -5 0 2254(_ent (_in))))
				(_port (_int S0 -5 0 2255(_ent (_out))))
				(_port (_int S1 -5 0 2255(_ent (_out))))
				(_port (_int CO1 -5 0 2255(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2249(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i2 0 2258(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2261(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_i1 0 2263(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_179_180_add_4_3 0 2266(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 2270(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2274
		(_object
			(_prcs
				(line__2276(_arch 0 0 2276(_procedure_call (_trgt(12))(_sens(0)))))
				(line__2277(_arch 1 0 2277(_procedure_call (_trgt(13))(_sens(1)))))
				(line__2278(_arch 2 0 2278(_procedure_call (_trgt(14))(_sens(2)))))
				(line__2279(_arch 3 0 2279(_procedure_call (_trgt(16))(_sens(3)))))
				(line__2280(_arch 4 0 2280(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2281(_arch 5 0 2281(_procedure_call (_trgt(20))(_sens(5)))))
				(line__2282(_arch 6 0 2282(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 2286
		(_object
			(_prcs
				(line__2288(_arch 7 0 2288(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2289(_arch 8 0 2289(_procedure_call (_trgt(17))(_sens(16)))))
				(line__2290(_arch 9 0 2290(_procedure_call (_trgt(19))(_sens(18)))))
				(line__2291(_arch 10 0 2291(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2170 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2171 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2172 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2173(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2173(_ent gms(_string \"SLICE_8"\))))
		(_gen (_int tipd_A1 -3 0 2175(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2176(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 2177(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2178(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 2181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 2183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2184(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 2185(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 2186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 2189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 2190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 2191(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 2193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 2194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 2195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2207 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 2209(_ent(_in))))
		(_port (_int A0 -5 0 2209(_ent(_in))))
		(_port (_int DI1 -5 0 2209(_ent(_in))))
		(_port (_int DI0 -5 0 2210(_ent(_in))))
		(_port (_int LSR -5 0 2210(_ent(_in))))
		(_port (_int CLK -5 0 2210(_ent(_in))))
		(_port (_int FCI -5 0 2211(_ent(_in))))
		(_port (_int F0 -5 0 2211(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2211(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2212(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2212(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 2212(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2221(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2222(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2223(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2224(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 2225(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2226(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2227(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2228(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2229(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 2231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2232(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2233(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2234(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2235(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2236(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2238(_arch(_uni))))
		(_sig (_int GNDI -5 0 2239(_arch(_uni))))
		(_var (_int F0_zd -5 0 2296(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2297(_prcs 0)))
		(_var (_int Q0_zd -5 0 2298(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2299(_prcs 0)))
		(_var (_int F1_zd -5 0 2300(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2301(_prcs 0)))
		(_var (_int Q1_zd -5 0 2302(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2303(_prcs 0)))
		(_var (_int FCO_zd -5 0 2304(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2305(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2307(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2308(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2309(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2310(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2311(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2312(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2313(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2314(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2315(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2316(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 2294(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 1710          1463644144398 Structure
(_unit VHDL (lut4 0 2469(structure 0 2477))
	(_version vc6)
	(_time 1463644144399 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 00505707055650130504435b540704030406530705)
	(_ent
		(_time 1463643915417)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2479(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2470(_ent(_in))))
		(_port (_int B -1 0 2470(_ent(_in))))
		(_port (_int C -1 0 2470(_ent(_in))))
		(_port (_int D -1 0 2470(_ent(_in))))
		(_port (_int Z -1 0 2471(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1923          1463644144404 Structure
(_unit VHDL (vmuxregsre0004 0 2490(structure 0 2499))
	(_version vc6)
	(_time 1463644144405 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 00510206545651170904125a540607070307020605)
	(_ent
		(_time 1463643915426)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2501(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2491(_ent(_in))))
		(_port (_int D1 -1 0 2491(_ent(_in))))
		(_port (_int SD -1 0 2491(_ent(_in))))
		(_port (_int SP -1 0 2492(_ent(_in))))
		(_port (_int CK -1 0 2492(_ent(_in))))
		(_port (_int LSR -1 0 2492(_ent(_in))))
		(_port (_int Q -1 0 2493(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8234          1463644144414 Structure
(_unit VHDL (slice_11 0 2512(structure 0 2550))
	(_version vc6)
	(_time 1463644144415 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0f5e08090a585219580c1a56080c0e0c0e080c095c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915432)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 2575(_ent (_in))))
				(_port (_int B -5 0 2575(_ent (_in))))
				(_port (_int C -5 0 2575(_ent (_in))))
				(_port (_int D -5 0 2575(_ent (_in))))
				(_port (_int Z -5 0 2576(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2572(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 2579(_ent (_in))))
				(_port (_int D1 -5 0 2579(_ent (_in))))
				(_port (_int SD -5 0 2579(_ent (_in))))
				(_port (_int SP -5 0 2580(_ent (_in))))
				(_port (_int CK -5 0 2580(_ent (_in))))
				(_port (_int LSR -5 0 2580(_ent (_in))))
				(_port (_int Q -5 0 2581(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2569(_ent (_out))))
			)
		)
	)
	(_inst i234_2_lut_3_lut 0 2584(_comp lut4)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 2586(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i7 0 2588(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 2591(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i2 0 2593(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 2598
		(_object
			(_prcs
				(line__2600(_arch 0 0 2600(_procedure_call (_trgt(9))(_sens(0)))))
				(line__2601(_arch 1 0 2601(_procedure_call (_trgt(10))(_sens(1)))))
				(line__2602(_arch 2 0 2602(_procedure_call (_trgt(11))(_sens(2)))))
				(line__2603(_arch 3 0 2603(_procedure_call (_trgt(12))(_sens(3)))))
				(line__2604(_arch 4 0 2604(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2605(_arch 5 0 2605(_procedure_call (_trgt(16))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 2609
		(_object
			(_prcs
				(line__2611(_arch 6 0 2611(_procedure_call (_trgt(13))(_sens(12)))))
				(line__2612(_arch 7 0 2612(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2613(_arch 8 0 2613(_procedure_call (_trgt(17))(_sens(16)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2515 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2516 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2517 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2518(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2518(_ent gms(_string \"SLICE_11"\))))
		(_gen (_int tipd_C0 -3 0 2520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2523(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2524(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2525(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2527(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2536 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2537 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2538 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2539 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2540 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 2542(_ent(_in))))
		(_port (_int B0 -5 0 2542(_ent(_in))))
		(_port (_int A0 -5 0 2542(_ent(_in))))
		(_port (_int DI0 -5 0 2543(_ent(_in))))
		(_port (_int M1 -5 0 2543(_ent(_in))))
		(_port (_int CLK -5 0 2543(_ent(_in))))
		(_port (_int F0 -5 0 2544(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2544(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2544(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 2553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2554(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2555(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2556(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2557(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 2558(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2559(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2560(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2562(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2563(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2564(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2566(_arch(_uni))))
		(_sig (_int VCCI -5 0 2567(_arch(_uni))))
		(_var (_int F0_zd -5 0 2618(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2619(_prcs 0)))
		(_var (_int Q0_zd -5 0 2620(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2621(_prcs 0)))
		(_var (_int Q1_zd -5 0 2622(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2623(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2625(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2626(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2627(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2628(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2629(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2630(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 2616(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(13)(15)(17)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644144429 Structure
(_unit VHDL (lut40005 0 2728(structure 0 2736))
	(_version vc6)
	(_time 1463644144430 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1f4f48194c494f0c1a1e0f404e1c1f1c1a194c181a)
	(_ent
		(_time 1463643915442)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2738(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2729(_ent(_in))))
		(_port (_int B -1 0 2729(_ent(_in))))
		(_port (_int C -1 0 2729(_ent(_in))))
		(_port (_int D -1 0 2729(_ent(_in))))
		(_port (_int Z -1 0 2730(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7381          1463644144537 Structure
(_unit VHDL (slice_12 0 2749(structure 0 2784))
	(_version vc6)
	(_time 1463644144538 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 8cdd8b828cdbd19adddc99d58b8f8d8f8e8b8f8adf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915448)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -5 0 2812(_ent (_in))))
				(_port (_int B -5 0 2812(_ent (_in))))
				(_port (_int C -5 0 2812(_ent (_in))))
				(_port (_int D -5 0 2812(_ent (_in))))
				(_port (_int Z -5 0 2813(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2804(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 2807(_ent (_in))))
				(_port (_int D1 -5 0 2807(_ent (_in))))
				(_port (_int SD -5 0 2807(_ent (_in))))
				(_port (_int SP -5 0 2808(_ent (_in))))
				(_port (_int CK -5 0 2808(_ent (_in))))
				(_port (_int LSR -5 0 2808(_ent (_in))))
				(_port (_int Q -5 0 2809(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2801(_ent (_out))))
			)
		)
	)
	(_inst i710_2_lut_rep_8 0 2816(_comp lut40005)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst DRIVEGND 0 2818(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_rs_50 0 2820(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 2823(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 2827
		(_object
			(_prcs
				(line__2829(_arch 0 0 2829(_procedure_call (_trgt(7))(_sens(0)))))
				(line__2830(_arch 1 0 2830(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2831(_arch 2 0 2831(_procedure_call (_trgt(9))(_sens(2)))))
				(line__2832(_arch 3 0 2832(_procedure_call (_trgt(11))(_sens(3)))))
				(line__2833(_arch 4 0 2833(_procedure_call (_trgt(13))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 2837
		(_object
			(_prcs
				(line__2839(_arch 5 0 2839(_procedure_call (_trgt(10))(_sens(9)))))
				(line__2840(_arch 6 0 2840(_procedure_call (_trgt(12))(_sens(11)))))
				(line__2841(_arch 7 0 2841(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2752 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2753 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2754 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2755(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2755(_ent gms(_string \"SLICE_12"\))))
		(_gen (_int tipd_C0 -3 0 2757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2764(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2765 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2766 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2767 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2768 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2769 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2770 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2771 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2772 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2774 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 2776(_ent(_in))))
		(_port (_int B0 -5 0 2776(_ent(_in))))
		(_port (_int DI0 -5 0 2776(_ent(_in))))
		(_port (_int CE -5 0 2777(_ent(_in))))
		(_port (_int CLK -5 0 2777(_ent(_in))))
		(_port (_int F0 -5 0 2777(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2778(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 2787(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2789(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2790(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2791(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2792(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2793(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2795(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2796(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2798(_arch(_uni))))
		(_sig (_int VCCI -5 0 2799(_arch(_uni))))
		(_var (_int F0_zd -5 0 2846(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2847(_prcs 0)))
		(_var (_int Q0_zd -5 0 2848(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2849(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2851(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2852(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2853(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2854(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2855(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2856(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2844(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(10)(12)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1714          1463644144555 Structure
(_unit VHDL (lut40006 0 2943(structure 0 2951))
	(_version vc6)
	(_time 1463644144556 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9ccccb92cacacc8f999d8cc3cd9f9c9f9a9acf9b99)
	(_ent
		(_time 1463643915458)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2953(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2944(_ent(_in))))
		(_port (_int B -1 0 2944(_ent(_in))))
		(_port (_int C -1 0 2944(_ent(_in))))
		(_port (_int D -1 0 2944(_ent(_in))))
		(_port (_int Z -1 0 2945(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7688          1463644144583 Structure
(_unit VHDL (slice_13 0 2964(structure 0 3001))
	(_version vc6)
	(_time 1463644144584 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code bbeabcefbaece6adebbbaee2bcb8bab8b8bcb8bde8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915464)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 3030(_ent (_in))))
				(_port (_int B -5 0 3030(_ent (_in))))
				(_port (_int C -5 0 3030(_ent (_in))))
				(_port (_int D -5 0 3030(_ent (_in))))
				(_port (_int Z -5 0 3031(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3022(_ent (_out))))
			)
		)
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 3025(_ent (_in))))
				(_port (_int D1 -5 0 3025(_ent (_in))))
				(_port (_int SD -5 0 3025(_ent (_in))))
				(_port (_int SP -5 0 3026(_ent (_in))))
				(_port (_int CK -5 0 3026(_ent (_in))))
				(_port (_int LSR -5 0 3026(_ent (_in))))
				(_port (_int Q -5 0 3027(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3019(_ent (_out))))
			)
		)
	)
	(_inst i827_3_lut 0 3034(_comp lut40006)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 3036(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst reset_startup_71 0 3038(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 3041(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3045
		(_object
			(_prcs
				(line__3047(_arch 0 0 3047(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3048(_arch 1 0 3048(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3049(_arch 2 0 3049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3050(_arch 3 0 3050(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3051(_arch 4 0 3051(_procedure_call (_trgt(13))(_sens(4)))))
				(line__3052(_arch 5 0 3052(_procedure_call (_trgt(15))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 3056
		(_object
			(_prcs
				(line__3058(_arch 6 0 3058(_procedure_call (_trgt(12))(_sens(11)))))
				(line__3059(_arch 7 0 3059(_procedure_call (_trgt(14))(_sens(13)))))
				(line__3060(_arch 8 0 3060(_procedure_call (_trgt(16))(_sens(15)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2967 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2968 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2969 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2970(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2970(_ent gms(_string \"SLICE_13"\))))
		(_gen (_int tipd_D0 -3 0 2972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2981(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2982 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2991 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 2993(_ent(_in))))
		(_port (_int C0 -5 0 2993(_ent(_in))))
		(_port (_int A0 -5 0 2993(_ent(_in))))
		(_port (_int DI0 -5 0 2994(_ent(_in))))
		(_port (_int CE -5 0 2994(_ent(_in))))
		(_port (_int CLK -5 0 2994(_ent(_in))))
		(_port (_int F0 -5 0 2995(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2995(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 3004(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3005(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3006(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3007(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3008(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 3009(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 3010(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3014(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3016(_arch(_uni))))
		(_sig (_int VCCI -5 0 3017(_arch(_uni))))
		(_var (_int F0_zd -5 0 3065(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3066(_prcs 0)))
		(_var (_int Q0_zd -5 0 3067(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3068(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3070(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 3072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 3073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 3063(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(12)(14)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644144589 Structure
(_unit VHDL (lut40007 0 3165(structure 0 3173))
	(_version vc6)
	(_time 1463644144590 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code bbebeceeecedeba8bebaabe4eab8bbb8bcbde8bcbe)
	(_ent
		(_time 1463643915477)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3175(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111100000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111100000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3166(_ent(_in))))
		(_port (_int B -1 0 3166(_ent(_in))))
		(_port (_int C -1 0 3166(_ent(_in))))
		(_port (_int D -1 0 3166(_ent(_in))))
		(_port (_int Z -1 0 3167(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8606          1463644144882 Structure
(_unit VHDL (inst_lcd_sender_slice_14 0 3186(structure 0 3227))
	(_version vc6)
	(_time 1463644144883 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code e3b3efb0b5b5b4f4b3b2a5b9e1e5e0e5e7e6b5e4e0)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915493)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -5 0 3258(_ent (_in))))
				(_port (_int B -5 0 3258(_ent (_in))))
				(_port (_int C -5 0 3258(_ent (_in))))
				(_port (_int D -5 0 3258(_ent (_in))))
				(_port (_int Z -5 0 3259(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 3253(_ent (_in))))
				(_port (_int D1 -5 0 3253(_ent (_in))))
				(_port (_int SD -5 0 3253(_ent (_in))))
				(_port (_int SP -5 0 3254(_ent (_in))))
				(_port (_int CK -5 0 3254(_ent (_in))))
				(_port (_int LSR -5 0 3254(_ent (_in))))
				(_port (_int Q -5 0 3255(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3247(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3250(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i238_4_lut 0 3262(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i3 0 3264(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 3267(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 3269(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_wr_48 0 3271(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 3276
		(_object
			(_prcs
				(line__3278(_arch 0 0 3278(_procedure_call (_trgt(10))(_sens(0)))))
				(line__3279(_arch 1 0 3279(_procedure_call (_trgt(11))(_sens(1)))))
				(line__3280(_arch 2 0 3280(_procedure_call (_trgt(12))(_sens(2)))))
				(line__3281(_arch 3 0 3281(_procedure_call (_trgt(13))(_sens(3)))))
				(line__3282(_arch 4 0 3282(_procedure_call (_trgt(14))(_sens(4)))))
				(line__3283(_arch 5 0 3283(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3284(_arch 6 0 3284(_procedure_call (_trgt(18))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3288
		(_object
			(_prcs
				(line__3290(_arch 7 0 3290(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3291(_arch 8 0 3291(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3292(_arch 9 0 3292(_procedure_call (_trgt(19))(_sens(18)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3189 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3190 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3191 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3192(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3192(_ent gms(_string \"inst_lcd_sender_SLICE_14"\))))
		(_gen (_int tipd_D0 -3 0 3194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 3199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 3206(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 3211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 3212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 3213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3214 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3215 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3216 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 3218(_ent(_in))))
		(_port (_int C0 -5 0 3218(_ent(_in))))
		(_port (_int B0 -5 0 3218(_ent(_in))))
		(_port (_int A0 -5 0 3219(_ent(_in))))
		(_port (_int DI0 -5 0 3219(_ent(_in))))
		(_port (_int M1 -5 0 3219(_ent(_in))))
		(_port (_int CLK -5 0 3220(_ent(_in))))
		(_port (_int F0 -5 0 3220(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3220(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3221(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 3230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 3232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3235(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 3236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 3237(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3238(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3239(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3240(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3241(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3242(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3244(_arch(_uni))))
		(_sig (_int GNDI -5 0 3245(_arch(_uni))))
		(_var (_int F0_zd -5 0 3297(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3298(_prcs 0)))
		(_var (_int Q0_zd -5 0 3299(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3300(_prcs 0)))
		(_var (_int Q1_zd -5 0 3301(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3302(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3304(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3305(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 3306(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 3307(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3308(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3309(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 3295(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1714          1463644144888 Structure
(_unit VHDL (lut40008 0 3410(structure 0 3418))
	(_version vc6)
	(_time 1463644144889 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e3b3b5b1e5b5b3f0e6e2f3bcb2e0e3e0ebe5b0e4e6)
	(_ent
		(_time 1463643915504)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3420(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3411(_ent(_in))))
		(_port (_int B -1 0 3411(_ent(_in))))
		(_port (_int C -1 0 3411(_ent(_in))))
		(_port (_int D -1 0 3411(_ent(_in))))
		(_port (_int Z -1 0 3412(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644144898 Structure
(_unit VHDL (lut40009 0 3431(structure 0 3439))
	(_version vc6)
	(_time 1463644144899 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f3a3a5a2f5a5a3e0f6f2e3aca2f0f3f0faf5a0f4f6)
	(_ent
		(_time 1463643915510)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3441(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3432(_ent(_in))))
		(_port (_int B -1 0 3432(_ent(_in))))
		(_port (_int C -1 0 3432(_ent(_in))))
		(_port (_int D -1 0 3432(_ent(_in))))
		(_port (_int Z -1 0 3433(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1923          1463644144904 Structure
(_unit VHDL (vmuxregsre0010 0 3452(structure 0 3461))
	(_version vc6)
	(_time 1463644144905 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f3a2f0a3a4a5a2e4faf7e1a9a7f5f4f4f0f4f1f5f6)
	(_ent
		(_time 1463643915520)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3jy
			(_object
				(_type (_int ~STRING~1573 1 824(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 824(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 826(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 827(_ent (_in((i 1))))))
				(_port (_int sp -1 1 828(_ent (_in((i 1))))))
				(_port (_int ck -1 1 829(_ent (_in((i 1))))))
				(_port (_int sd -1 1 830(_ent (_in((i 1))))))
				(_port (_int pd -1 1 831(_ent (_in((i 1))))))
				(_port (_int q -1 1 832(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 3463(_comp .machxo2.components.fl1p3jy)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3jy)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 3453(_ent(_in))))
		(_port (_int D1 -1 0 3453(_ent(_in))))
		(_port (_int SD -1 0 3453(_ent(_in))))
		(_port (_int SP -1 0 3454(_ent(_in))))
		(_port (_int CK -1 0 3454(_ent(_in))))
		(_port (_int LSR -1 0 3454(_ent(_in))))
		(_port (_int Q -1 0 3455(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 9335          1463644144913 Structure
(_unit VHDL (slice_15 0 3474(structure 0 3519))
	(_version vc6)
	(_time 1463644144914 2016.05.19 09:49:04)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0253070453555f145700175b050103010705010451)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915526)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 3546(_ent (_in))))
				(_port (_int B -5 0 3546(_ent (_in))))
				(_port (_int C -5 0 3546(_ent (_in))))
				(_port (_int D -5 0 3546(_ent (_in))))
				(_port (_int Z -5 0 3547(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3543(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -5 0 3550(_ent (_in))))
				(_port (_int B -5 0 3550(_ent (_in))))
				(_port (_int C -5 0 3550(_ent (_in))))
				(_port (_int D -5 0 3550(_ent (_in))))
				(_port (_int Z -5 0 3551(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 3554(_ent (_in))))
				(_port (_int D1 -5 0 3554(_ent (_in))))
				(_port (_int SD -5 0 3554(_ent (_in))))
				(_port (_int SP -5 0 3555(_ent (_in))))
				(_port (_int CK -5 0 3555(_ent (_in))))
				(_port (_int LSR -5 0 3555(_ent (_in))))
				(_port (_int Q -5 0 3556(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3540(_ent (_out))))
			)
		)
	)
	(_inst i707_2_lut_rep_9 0 3559(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 3561(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i287_2_lut_3_lut 0 3563(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i1 0 3565(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 3568(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3572
		(_object
			(_prcs
				(line__3574(_arch 0 0 3574(_procedure_call (_trgt(11))(_sens(0)))))
				(line__3575(_arch 1 0 3575(_procedure_call (_trgt(12))(_sens(1)))))
				(line__3576(_arch 2 0 3576(_procedure_call (_trgt(13))(_sens(2)))))
				(line__3577(_arch 3 0 3577(_procedure_call (_trgt(14))(_sens(3)))))
				(line__3578(_arch 4 0 3578(_procedure_call (_trgt(15))(_sens(4)))))
				(line__3579(_arch 5 0 3579(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3580(_arch 6 0 3580(_procedure_call (_trgt(18))(_sens(6)))))
				(line__3581(_arch 7 0 3581(_procedure_call (_trgt(20))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 3585
		(_object
			(_prcs
				(line__3587(_arch 8 0 3587(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3588(_arch 9 0 3588(_procedure_call (_trgt(19))(_sens(18)))))
				(line__3589(_arch 10 0 3589(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3477 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3478 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3479 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3480(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3480(_ent gms(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 3482(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 3483(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 3484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3485(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3486(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 3490(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3491(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3492(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3493(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3494(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3495(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3496 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3497 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3498 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3499 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3500 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3501 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3502 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3503 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3504 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3505 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3508 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 3510(_ent(_in))))
		(_port (_int C1 -5 0 3510(_ent(_in))))
		(_port (_int D0 -5 0 3510(_ent(_in))))
		(_port (_int C0 -5 0 3511(_ent(_in))))
		(_port (_int A0 -5 0 3511(_ent(_in))))
		(_port (_int DI0 -5 0 3511(_ent(_in))))
		(_port (_int LSR -5 0 3512(_ent(_in))))
		(_port (_int CLK -5 0 3512(_ent(_in))))
		(_port (_int F0 -5 0 3512(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3513(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3513(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 3522(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 3523(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 3524(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3525(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3526(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3527(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3528(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3529(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3532(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3533(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3534(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3535(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3537(_arch(_uni))))
		(_sig (_int VCCI -5 0 3538(_arch(_uni))))
		(_var (_int F0_zd -5 0 3594(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3595(_prcs 0)))
		(_var (_int Q0_zd -5 0 3596(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3597(_prcs 0)))
		(_var (_int F1_zd -5 0 3598(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3599(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3601(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3602(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3603(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3604(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3605(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3606(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3607(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3608(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 3592(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(17)(19)(21)(22)(23)(24))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 12 -1)
)
I 000050 55 1714          1463644145100 Structure
(_unit VHDL (lut40011 0 3721(structure 0 3729))
	(_version vc6)
	(_time 1463644145101 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code beeeebebeee8eeadbbbfaee1efbdbfbdbfb8edb9bb)
	(_ent
		(_time 1463643915536)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3731(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3722(_ent(_in))))
		(_port (_int B -1 0 3722(_ent(_in))))
		(_port (_int C -1 0 3722(_ent(_in))))
		(_port (_int D -1 0 3722(_ent(_in))))
		(_port (_int Z -1 0 3723(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2302          1463644145106 Structure
(_unit VHDL (vmuxregsre0012 0 3742(structure 0 3751))
	(_version vc6)
	(_time 1463644145107 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code beefbeeabfe8efa9b7bface4eab8b9b9bdb9bcb8bb)
	(_ent
		(_time 1463643915542)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 3754(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 3756(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 3743(_ent(_in))))
		(_port (_int D1 -1 0 3743(_ent(_in))))
		(_port (_int SD -1 0 3743(_ent(_in))))
		(_port (_int SP -1 0 3744(_ent(_in))))
		(_port (_int CK -1 0 3744(_ent(_in))))
		(_port (_int LSR -1 0 3744(_ent(_in))))
		(_port (_int Q -1 0 3745(_ent(_out))))
		(_sig (_int GATE -1 0 3752(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6990          1463644145114 Structure
(_unit VHDL (slice_16 0 3767(structure 0 3801))
	(_version vc6)
	(_time 1463644145115 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code cd9cc898ca9a90db9c9ed894cacecccecbcacecb9e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915555)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 3822(_ent (_in))))
				(_port (_int B -5 0 3822(_ent (_in))))
				(_port (_int C -5 0 3822(_ent (_in))))
				(_port (_int D -5 0 3822(_ent (_in))))
				(_port (_int Z -5 0 3823(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3819(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 3826(_ent (_in))))
				(_port (_int D1 -5 0 3826(_ent (_in))))
				(_port (_int SD -5 0 3826(_ent (_in))))
				(_port (_int SP -5 0 3827(_ent (_in))))
				(_port (_int CK -5 0 3827(_ent (_in))))
				(_port (_int LSR -5 0 3827(_ent (_in))))
				(_port (_int Q -5 0 3828(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3816(_ent (_out))))
			)
		)
	)
	(_inst n1139_001_BUF1_BUF1 0 3831(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 3833(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i294 0 3835(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 3838(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3842
		(_object
			(_prcs
				(line__3844(_arch 0 0 3844(_procedure_call (_trgt(5))(_sens(0)))))
				(line__3845(_arch 1 0 3845(_procedure_call (_trgt(7))(_sens(1)))))
				(line__3846(_arch 2 0 3846(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 3850
		(_object
			(_prcs
				(line__3852(_arch 3 0 3852(_procedure_call (_trgt(6))(_sens(5)))))
				(line__3853(_arch 4 0 3853(_procedure_call (_trgt(8))(_sens(7)))))
				(line__3854(_arch 5 0 3854(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3770 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3771 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3772 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3773(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3773(_ent gms(_string \"SLICE_16"\))))
		(_gen (_int tipd_DI0 -3 0 3775(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3777(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3778(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3779(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3780 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3781 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3782 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3784 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3785 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3786 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3787 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3788 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3789 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3792 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 3794(_ent(_in))))
		(_port (_int LSR -5 0 3794(_ent(_in))))
		(_port (_int CLK -5 0 3794(_ent(_in))))
		(_port (_int F0 -5 0 3795(_ent(_out))))
		(_port (_int Q0 -5 0 3795(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3804(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3805(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3806(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3807(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3808(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3809(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3810(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3811(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3813(_arch(_uni))))
		(_sig (_int VCCI -5 0 3814(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3858(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3859(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3861(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3862(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3863(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3864(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3865(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3866(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3867(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3868(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3857(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 986           1463644145120 Structure
(_unit VHDL (inverter 0 3960(structure 0 3967))
	(_version vc6)
	(_time 1463644145121 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cd9dc298cc9b9fdbc9cadf9698cbc8cacfcbc4cb98)
	(_ent
		(_time 1463643915567)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 3969(_comp .machxo2.components.inv)
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3961(_ent(_in))))
		(_port (_int Z -1 0 3961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7306          1463644145192 Structure
(_unit VHDL (slice_18 0 3979(structure 0 4013))
	(_version vc6)
	(_time 1463644145193 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1b4a1f1c1a4c460d4b190e421c181a18131c181d48)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915582)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4035(_ent (_in))))
				(_port (_int B -5 0 4035(_ent (_in))))
				(_port (_int C -5 0 4035(_ent (_in))))
				(_port (_int D -5 0 4035(_ent (_in))))
				(_port (_int Z -5 0 4036(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4032(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4039(_ent (_in))))
				(_port (_int D1 -5 0 4039(_ent (_in))))
				(_port (_int SD -5 0 4039(_ent (_in))))
				(_port (_int SP -5 0 4040(_ent (_in))))
				(_port (_int CK -5 0 4040(_ent (_in))))
				(_port (_int LSR -5 0 4040(_ent (_in))))
				(_port (_int Q -5 0 4041(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4029(_ent (_out))))
			)
		)
		(inverter
			(_object
				(_port (_int I -5 0 4044(_ent (_in))))
				(_port (_int Z -5 0 4044(_ent (_out))))
			)
		)
	)
	(_inst n1139_000_BUF1_BUF1 0 4047(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4049(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i298 0 4051(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4054(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst LSR_INVERTERIN 0 4056(_comp inverter)
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_ent . inverter)
		)
	)
	(_block WireDelay 0 4060
		(_object
			(_prcs
				(line__4062(_arch 0 0 4062(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4063(_arch 1 0 4063(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4064(_arch 2 0 4064(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4068
		(_object
			(_prcs
				(line__4070(_arch 3 0 4070(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4071(_arch 4 0 4071(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4072(_arch 5 0 4072(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3982 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3983 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3984 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3985(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3985(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_DI0 -3 0 3987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3991(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3995 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3996 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3999 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4000 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4002 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4003 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4004 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4006(_ent(_in))))
		(_port (_int LSR -5 0 4006(_ent(_in))))
		(_port (_int CLK -5 0 4006(_ent(_in))))
		(_port (_int F0 -5 0 4007(_ent(_out))))
		(_port (_int Q0 -5 0 4007(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4016(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4017(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4018(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4019(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4020(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4021(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4022(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4023(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4025(_arch(_uni))))
		(_sig (_int VCCI -5 0 4026(_arch(_uni))))
		(_sig (_int LSR_NOTIN -5 0 4027(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4076(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4077(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4079(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4080(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4081(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4082(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4083(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4084(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4085(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4086(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4075(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 7293          1463644145207 Structure
(_unit VHDL (slice_20 0 4178(structure 0 4212))
	(_version vc6)
	(_time 1463644145208 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2b7a2f2f2a7c763d7b293e722c2829282b2c282d78)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915588)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4234(_ent (_in))))
				(_port (_int B -5 0 4234(_ent (_in))))
				(_port (_int C -5 0 4234(_ent (_in))))
				(_port (_int D -5 0 4234(_ent (_in))))
				(_port (_int Z -5 0 4235(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4231(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4238(_ent (_in))))
				(_port (_int D1 -5 0 4238(_ent (_in))))
				(_port (_int SD -5 0 4238(_ent (_in))))
				(_port (_int SP -5 0 4239(_ent (_in))))
				(_port (_int CK -5 0 4239(_ent (_in))))
				(_port (_int LSR -5 0 4239(_ent (_in))))
				(_port (_int Q -5 0 4240(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4228(_ent (_out))))
			)
		)
		(inverter
			(_object
				(_port (_int I -5 0 4243(_ent (_in))))
				(_port (_int Z -5 0 4243(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 4246(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4248(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i302 0 4250(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4253(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst LSR_INVERTERIN 0 4255(_comp inverter)
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_ent . inverter)
		)
	)
	(_block WireDelay 0 4259
		(_object
			(_prcs
				(line__4261(_arch 0 0 4261(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4262(_arch 1 0 4262(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4263(_arch 2 0 4263(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4267
		(_object
			(_prcs
				(line__4269(_arch 3 0 4269(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4270(_arch 4 0 4270(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4271(_arch 5 0 4271(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4181 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4182 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4183 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4184(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4184(_ent gms(_string \"SLICE_20"\))))
		(_gen (_int tipd_DI0 -3 0 4186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4190(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4191 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4203 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4205(_ent(_in))))
		(_port (_int LSR -5 0 4205(_ent(_in))))
		(_port (_int CLK -5 0 4205(_ent(_in))))
		(_port (_int F0 -5 0 4206(_ent(_out))))
		(_port (_int Q0 -5 0 4206(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4215(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4216(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4217(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4218(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4219(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4220(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4221(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4222(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4224(_arch(_uni))))
		(_sig (_int VCCI -5 0 4225(_arch(_uni))))
		(_sig (_int LSR_NOTIN -5 0 4226(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4275(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4276(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4278(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4279(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4280(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4281(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4282(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4283(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4284(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4285(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4274(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 6990          1463644145213 Structure
(_unit VHDL (slice_22 0 4377(structure 0 4411))
	(_version vc6)
	(_time 1463644145214 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2b7a2f2f2a7c763d7a783e722c282928292c282d78)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915598)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4432(_ent (_in))))
				(_port (_int B -5 0 4432(_ent (_in))))
				(_port (_int C -5 0 4432(_ent (_in))))
				(_port (_int D -5 0 4432(_ent (_in))))
				(_port (_int Z -5 0 4433(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4429(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4436(_ent (_in))))
				(_port (_int D1 -5 0 4436(_ent (_in))))
				(_port (_int SD -5 0 4436(_ent (_in))))
				(_port (_int SP -5 0 4437(_ent (_in))))
				(_port (_int CK -5 0 4437(_ent (_in))))
				(_port (_int LSR -5 0 4437(_ent (_in))))
				(_port (_int Q -5 0 4438(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4426(_ent (_out))))
			)
		)
	)
	(_inst n1139_004_BUF1_BUF1 0 4441(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4443(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i306 0 4445(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4448(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4452
		(_object
			(_prcs
				(line__4454(_arch 0 0 4454(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4455(_arch 1 0 4455(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4456(_arch 2 0 4456(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4460
		(_object
			(_prcs
				(line__4462(_arch 3 0 4462(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4463(_arch 4 0 4463(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4464(_arch 5 0 4464(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4381 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4382 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4383(_ent gms(_string \"SLICE_22"\))))
		(_gen (_int tipd_DI0 -3 0 4385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4389(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4390 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4391 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4392 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4393 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4394 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4395 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4396 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4397 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4398 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4399 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4400 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4401 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4402 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4404(_ent(_in))))
		(_port (_int LSR -5 0 4404(_ent(_in))))
		(_port (_int CLK -5 0 4404(_ent(_in))))
		(_port (_int F0 -5 0 4405(_ent(_out))))
		(_port (_int Q0 -5 0 4405(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4414(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4415(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4416(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4417(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4418(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4419(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4420(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4421(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4423(_arch(_uni))))
		(_sig (_int VCCI -5 0 4424(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4468(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4469(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4471(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4472(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4473(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4474(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4475(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4476(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4477(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4478(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4467(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 6990          1463644145225 Structure
(_unit VHDL (slice_24 0 4570(structure 0 4604))
	(_version vc6)
	(_time 1463644145226 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 3a6b3e3f386d672c6b692f633d3938393e3d393c69)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915614)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4625(_ent (_in))))
				(_port (_int B -5 0 4625(_ent (_in))))
				(_port (_int C -5 0 4625(_ent (_in))))
				(_port (_int D -5 0 4625(_ent (_in))))
				(_port (_int Z -5 0 4626(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4622(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4629(_ent (_in))))
				(_port (_int D1 -5 0 4629(_ent (_in))))
				(_port (_int SD -5 0 4629(_ent (_in))))
				(_port (_int SP -5 0 4630(_ent (_in))))
				(_port (_int CK -5 0 4630(_ent (_in))))
				(_port (_int LSR -5 0 4630(_ent (_in))))
				(_port (_int Q -5 0 4631(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4619(_ent (_out))))
			)
		)
	)
	(_inst n1139_003_BUF1_BUF1 0 4634(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4636(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i310 0 4638(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4641(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4645
		(_object
			(_prcs
				(line__4647(_arch 0 0 4647(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4648(_arch 1 0 4648(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4649(_arch 2 0 4649(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4653
		(_object
			(_prcs
				(line__4655(_arch 3 0 4655(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4656(_arch 4 0 4656(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4657(_arch 5 0 4657(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4573 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4574 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4575 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4576(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4576(_ent gms(_string \"SLICE_24"\))))
		(_gen (_int tipd_DI0 -3 0 4578(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4579(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4580(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4581(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4582(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4583 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4584 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4585 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4586 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4587 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4588 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4589 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4590 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4591 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4592 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4593 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4594 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4595 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4597(_ent(_in))))
		(_port (_int LSR -5 0 4597(_ent(_in))))
		(_port (_int CLK -5 0 4597(_ent(_in))))
		(_port (_int F0 -5 0 4598(_ent(_out))))
		(_port (_int Q0 -5 0 4598(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4607(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4608(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4609(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4610(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4611(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4612(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4613(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4614(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4616(_arch(_uni))))
		(_sig (_int VCCI -5 0 4617(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4661(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4662(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4664(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4665(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4666(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4667(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4668(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4669(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4670(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4671(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4660(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1714          1463644145287 Structure
(_unit VHDL (lut40013 0 4763(structure 0 4771))
	(_version vc6)
	(_time 1463644145288 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 79292d79752f296a7c786926287a787a7a7f2a7e7c)
	(_ent
		(_time 1463643915629)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4773(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4764(_ent(_in))))
		(_port (_int B -1 0 4764(_ent(_in))))
		(_port (_int C -1 0 4764(_ent(_in))))
		(_port (_int D -1 0 4764(_ent(_in))))
		(_port (_int Z -1 0 4765(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7522          1463644145301 Structure
(_unit VHDL (slice_26 0 4784(structure 0 4818))
	(_version vc6)
	(_time 1463644145302 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 88d98c86d3dfd59ed8889dd18f8b8a8b8e8f8b8edb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915645)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -5 0 4849(_ent (_in))))
				(_port (_int B -5 0 4849(_ent (_in))))
				(_port (_int C -5 0 4849(_ent (_in))))
				(_port (_int D -5 0 4849(_ent (_in))))
				(_port (_int Z -5 0 4850(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4837(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -5 0 4840(_ent (_in))))
				(_port (_int B -5 0 4840(_ent (_in))))
				(_port (_int C -5 0 4840(_ent (_in))))
				(_port (_int D -5 0 4840(_ent (_in))))
				(_port (_int Z -5 0 4841(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4844(_ent (_in))))
				(_port (_int D1 -5 0 4844(_ent (_in))))
				(_port (_int SD -5 0 4844(_ent (_in))))
				(_port (_int SP -5 0 4845(_ent (_in))))
				(_port (_int CK -5 0 4845(_ent (_in))))
				(_port (_int LSR -5 0 4845(_ent (_in))))
				(_port (_int Q -5 0 4846(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4834(_ent (_out))))
			)
		)
	)
	(_inst i1 0 4853(_comp lut40013)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst DRIVEGND 0 4855(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst n1139_002_BUF1_BUF1 0 4857(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i314 0 4859(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4862(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4866
		(_object
			(_prcs
				(line__4868(_arch 0 0 4868(_procedure_call (_trgt(6))(_sens(0)))))
				(line__4869(_arch 1 0 4869(_procedure_call (_trgt(8))(_sens(1)))))
				(line__4870(_arch 2 0 4870(_procedure_call (_trgt(10))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4874
		(_object
			(_prcs
				(line__4876(_arch 3 0 4876(_procedure_call (_trgt(7))(_sens(6)))))
				(line__4877(_arch 4 0 4877(_procedure_call (_trgt(9))(_sens(8)))))
				(line__4878(_arch 5 0 4878(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4787 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4788 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4789 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4790(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4790(_ent gms(_string \"SLICE_26"\))))
		(_gen (_int tipd_DI0 -3 0 4792(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4793(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4794(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4795(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4796(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4797 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4798 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4799 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4800 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4801 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4802 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4803 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4804 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4805 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4806 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4807 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4808 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4809 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4811(_ent(_in))))
		(_port (_int LSR -5 0 4811(_ent(_in))))
		(_port (_int CLK -5 0 4811(_ent(_in))))
		(_port (_int F0 -5 0 4812(_ent(_out))))
		(_port (_int Q0 -5 0 4812(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 4812(_ent(_out))))
		(_sig (_int DI0_ipd -5 0 4821(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4822(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4823(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4824(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4825(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4827(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4828(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 4829(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4831(_arch(_uni))))
		(_sig (_int VCCI -5 0 4832(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4882(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4883(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4885(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4886(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4887(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4888(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4889(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4890(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4891(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4892(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4881(_prcs (_simple)(_trgt(3)(4)(5))(_sens(7)(9)(11)(12)(13)(14))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1714          1463644145307 Structure
(_unit VHDL (lut40014 0 4985(structure 0 4993))
	(_version vc6)
	(_time 1463644145308 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 88d8dc8785ded89b8d8998d7d98b898b8c8edb8f8d)
	(_ent
		(_time 1463643915660)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4995(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4986(_ent(_in))))
		(_port (_int B -1 0 4986(_ent(_in))))
		(_port (_int C -1 0 4986(_ent(_in))))
		(_port (_int D -1 0 4986(_ent(_in))))
		(_port (_int Z -1 0 4987(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1925          1463644145313 Structure
(_unit VHDL (vmuxregsre0015 0 5006(structure 0 5015))
	(_version vc6)
	(_time 1463644145314 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 88d98986d4ded99f818c9ad2dc8e8f8f8b8f8a8e8d)
	(_ent
		(_time 1463643915666)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 5017(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5007(_ent(_in))))
		(_port (_int D1 -1 0 5007(_ent(_in))))
		(_port (_int SD -1 0 5007(_ent(_in))))
		(_port (_int SP -1 0 5008(_ent(_in))))
		(_port (_int CK -1 0 5008(_ent(_in))))
		(_port (_int LSR -1 0 5008(_ent(_in))))
		(_port (_int Q -1 0 5009(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 5921          1463644145319 Structure
(_unit VHDL (slice_27 0 5028(structure 0 5053))
	(_version vc6)
	(_time 1463644145320 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 98c99c97c3cfc58e939b8dc19f9b9a9b9f9f9b9ecb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915676)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 5072(_ent (_in))))
				(_port (_int B -5 0 5072(_ent (_in))))
				(_port (_int C -5 0 5072(_ent (_in))))
				(_port (_int D -5 0 5072(_ent (_in))))
				(_port (_int Z -5 0 5073(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5069(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -5 0 5076(_ent (_in))))
				(_port (_int B -5 0 5076(_ent (_in))))
				(_port (_int C -5 0 5076(_ent (_in))))
				(_port (_int D -5 0 5076(_ent (_in))))
				(_port (_int Z -5 0 5077(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 5080(_ent (_in))))
				(_port (_int D1 -5 0 5080(_ent (_in))))
				(_port (_int SD -5 0 5080(_ent (_in))))
				(_port (_int SP -5 0 5081(_ent (_in))))
				(_port (_int CK -5 0 5081(_ent (_in))))
				(_port (_int LSR -5 0 5081(_ent (_in))))
				(_port (_int Q -5 0 5082(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5066(_ent (_out))))
			)
		)
	)
	(_inst i2 0 5085(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 5087(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut 0 5089(_comp lut40014)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_inst FSM_lcd_arbiter_i3_315_316_set 0 5091(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 5094(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 5098
		(_object
			(_prcs
				(line__5100(_arch 0 0 5100(_procedure_call (_trgt(6))(_sens(0)))))
				(line__5101(_arch 1 0 5101(_procedure_call (_trgt(7))(_sens(1)))))
				(line__5102(_arch 2 0 5102(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5031 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5032 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5033 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5034(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5034(_ent(_string \"SLICE_27"\))))
		(_gen (_int tipd_D0 -3 0 5036(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5039(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5042 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5043 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5044 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 5046(_ent(_in))))
		(_port (_int B0 -5 0 5046(_ent(_in))))
		(_port (_int LSR -5 0 5046(_ent(_in))))
		(_port (_int F0 -5 0 5047(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5047(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5047(_ent(_out))))
		(_sig (_int D0_ipd -5 0 5056(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 5057(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 5058(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5059(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5060(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5061(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 5063(_arch(_uni))))
		(_sig (_int VCCI -5 0 5064(_arch(_uni))))
		(_var (_int F0_zd -5 0 5106(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 5107(_prcs 0)))
		(_var (_int Q0_zd -5 0 5108(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 5109(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 5111(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 5112(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 3 0 5105(_prcs (_simple)(_trgt(3)(4)(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 4 -1)
)
I 000050 55 1714          1463644145490 Structure
(_unit VHDL (lut40016 0 5164(structure 0 5172))
	(_version vc6)
	(_time 1463644145491 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 44141f47451214574145541b154745474242174341)
	(_ent
		(_time 1463643915692)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5174(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0010000010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0010000010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5165(_ent(_in))))
		(_port (_int B -1 0 5165(_ent(_in))))
		(_port (_int C -1 0 5165(_ent(_in))))
		(_port (_int D -1 0 5165(_ent(_in))))
		(_port (_int Z -1 0 5166(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644145504 Structure
(_unit VHDL (lut40017 0 5185(structure 0 5193))
	(_version vc6)
	(_time 1463644145505 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 53030851550503405652430c025052505455005456)
	(_ent
		(_time 1463643915698)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5195(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110011001101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110011001101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5186(_ent(_in))))
		(_port (_int B -1 0 5186(_ent(_in))))
		(_port (_int C -1 0 5186(_ent(_in))))
		(_port (_int D -1 0 5186(_ent(_in))))
		(_port (_int Z -1 0 5187(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1249          1463644145510 Structure
(_unit VHDL (selmux2 0 5206(structure 0 5214))
	(_version vc6)
	(_time 1463644145511 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 5302585055045445065546080a5051545055565500)
	(_ent
		(_time 1463643915707)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.mux21
			(_object
				(_port (_int d0 -1 1 1034(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 1035(_ent (_in((i 1))))))
				(_port (_int sd -1 1 1036(_ent (_in((i 1))))))
				(_port (_int z -1 1 1037(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 5216(_comp .machxo2.components.mux21)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_ent machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5207(_ent(_in))))
		(_port (_int D1 -1 0 5207(_ent(_in))))
		(_port (_int SD -1 0 5207(_ent(_in))))
		(_port (_int Z -1 0 5208(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6498          1463644145521 Structure
(_unit VHDL (i832_slice_28 0 5226(structure 0 5262))
	(_version vc6)
	(_time 1463644145522 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 633362666831347069332538316530656a65606566)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915713)
	)
	(_vital vital_level0)
	(_comp
		(lut40016
			(_object
				(_port (_int A -4 0 5279(_ent (_in))))
				(_port (_int B -4 0 5279(_ent (_in))))
				(_port (_int C -4 0 5279(_ent (_in))))
				(_port (_int D -4 0 5279(_ent (_in))))
				(_port (_int Z -4 0 5280(_ent (_out))))
			)
		)
		(lut40017
			(_object
				(_port (_int A -4 0 5283(_ent (_in))))
				(_port (_int B -4 0 5283(_ent (_in))))
				(_port (_int C -4 0 5283(_ent (_in))))
				(_port (_int D -4 0 5283(_ent (_in))))
				(_port (_int Z -4 0 5284(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 5287(_ent (_in))))
				(_port (_int D1 -4 0 5287(_ent (_in))))
				(_port (_int SD -4 0 5287(_ent (_in))))
				(_port (_int Z -4 0 5288(_ent (_out))))
			)
		)
	)
	(_inst i832_SLICE_28_K1 0 5291(_comp lut40016)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i832_SLICE_28_i832_SLICE_28_K1_H1))
		)
		(_use (_ent . lut40016)
		)
	)
	(_inst i832_GATE 0 5294(_comp lut40017)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i832_SLICE_28_i832_GATE_H0))
		)
		(_use (_ent . lut40017)
		)
	)
	(_inst i832_SLICE_28_K0K1MUX 0 5297(_comp selmux2)
		(_port
			((D0)(i832_SLICE_28_i832_GATE_H0))
			((D1)(i832_SLICE_28_i832_SLICE_28_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 5302
		(_object
			(_prcs
				(line__5304(_arch 0 0 5304(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5305(_arch 1 0 5305(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5306(_arch 2 0 5306(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5307(_arch 3 0 5307(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5308(_arch 4 0 5308(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5309(_arch 5 0 5309(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5310(_arch 6 0 5310(_procedure_call (_trgt(16))(_sens(6)))))
				(line__5311(_arch 7 0 5311(_procedure_call (_trgt(17))(_sens(7)))))
				(line__5312(_arch 8 0 5312(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5232(_ent(_string \"i832_SLICE_28"\))))
		(_gen (_int tipd_D1 -3 0 5234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5235(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5236(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5237(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5238(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5239(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5240(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5241(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5242(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 5243(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 5244(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 5245(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 5246(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 5247(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 5248(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 5249(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 5250(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 5251(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5253(_ent(_in))))
		(_port (_int C1 -4 0 5253(_ent(_in))))
		(_port (_int B1 -4 0 5253(_ent(_in))))
		(_port (_int A1 -4 0 5254(_ent(_in))))
		(_port (_int D0 -4 0 5254(_ent(_in))))
		(_port (_int C0 -4 0 5254(_ent(_in))))
		(_port (_int B0 -4 0 5255(_ent(_in))))
		(_port (_int A0 -4 0 5255(_ent(_in))))
		(_port (_int M0 -4 0 5255(_ent(_in))))
		(_port (_int OFX0 -4 0 5256(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5265(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5266(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 5267(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5268(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5269(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5270(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5271(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5272(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 5273(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 5274(_arch(_uni((i 1))))))
		(_sig (_int i832_SLICE_28_i832_SLICE_28_K1_H1 -4 0 5276(_arch(_uni))))
		(_sig (_int i832_SLICE_28_i832_GATE_H0 -4 0 5277(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 5317(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 5318(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 5315(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644145537 Structure
(_unit VHDL (lut40018 0 5371(structure 0 5379))
	(_version vc6)
	(_time 1463644145538 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 72222972752422617773622d237173717a74217577)
	(_ent
		(_time 1463643915723)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5381(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5372(_ent(_in))))
		(_port (_int B -1 0 5372(_ent(_in))))
		(_port (_int C -1 0 5372(_ent(_in))))
		(_port (_int D -1 0 5372(_ent(_in))))
		(_port (_int Z -1 0 5373(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644145597 Structure
(_unit VHDL (lut40019 0 5392(structure 0 5400))
	(_version vc6)
	(_time 1463644145598 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b1e1eae4b5e7e1a2b4b0a1eee0b2b0b2b8b7e2b6b4)
	(_ent
		(_time 1463643915729)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5402(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110011001001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110011001001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5393(_ent(_in))))
		(_port (_int B -1 0 5393(_ent(_in))))
		(_port (_int C -1 0 5393(_ent(_in))))
		(_port (_int D -1 0 5393(_ent(_in))))
		(_port (_int Z -1 0 5394(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6498          1463644145613 Structure
(_unit VHDL (i828_slice_29 0 5413(structure 0 5449))
	(_version vc6)
	(_time 1463644145614 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c090c190c89296d3c090869b92c693c6c9c6c3c6c5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915738)
	)
	(_vital vital_level0)
	(_comp
		(lut40018
			(_object
				(_port (_int A -4 0 5470(_ent (_in))))
				(_port (_int B -4 0 5470(_ent (_in))))
				(_port (_int C -4 0 5470(_ent (_in))))
				(_port (_int D -4 0 5470(_ent (_in))))
				(_port (_int Z -4 0 5471(_ent (_out))))
			)
		)
		(lut40019
			(_object
				(_port (_int A -4 0 5474(_ent (_in))))
				(_port (_int B -4 0 5474(_ent (_in))))
				(_port (_int C -4 0 5474(_ent (_in))))
				(_port (_int D -4 0 5474(_ent (_in))))
				(_port (_int Z -4 0 5475(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 5466(_ent (_in))))
				(_port (_int D1 -4 0 5466(_ent (_in))))
				(_port (_int SD -4 0 5466(_ent (_in))))
				(_port (_int Z -4 0 5467(_ent (_out))))
			)
		)
	)
	(_inst i828_SLICE_29_K1 0 5478(_comp lut40018)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i828_SLICE_29_i828_SLICE_29_K1_H1))
		)
		(_use (_ent . lut40018)
		)
	)
	(_inst i828_GATE 0 5481(_comp lut40019)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i828_SLICE_29_i828_GATE_H0))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst i828_SLICE_29_K0K1MUX 0 5484(_comp selmux2)
		(_port
			((D0)(i828_SLICE_29_i828_GATE_H0))
			((D1)(i828_SLICE_29_i828_SLICE_29_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 5489
		(_object
			(_prcs
				(line__5491(_arch 0 0 5491(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5492(_arch 1 0 5492(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5493(_arch 2 0 5493(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5494(_arch 3 0 5494(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5495(_arch 4 0 5495(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5496(_arch 5 0 5496(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5497(_arch 6 0 5497(_procedure_call (_trgt(16))(_sens(6)))))
				(line__5498(_arch 7 0 5498(_procedure_call (_trgt(17))(_sens(7)))))
				(line__5499(_arch 8 0 5499(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5416 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5417 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5418 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5419(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5419(_ent(_string \"i828_SLICE_29"\))))
		(_gen (_int tipd_D1 -3 0 5421(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5422(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5423(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5424(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5425(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5426(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5427(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5428(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5429(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 5430(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 5431(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 5432(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 5433(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 5434(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 5435(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 5436(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 5437(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 5438(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5440(_ent(_in))))
		(_port (_int C1 -4 0 5440(_ent(_in))))
		(_port (_int B1 -4 0 5440(_ent(_in))))
		(_port (_int A1 -4 0 5441(_ent(_in))))
		(_port (_int D0 -4 0 5441(_ent(_in))))
		(_port (_int C0 -4 0 5441(_ent(_in))))
		(_port (_int B0 -4 0 5442(_ent(_in))))
		(_port (_int A0 -4 0 5442(_ent(_in))))
		(_port (_int M0 -4 0 5442(_ent(_in))))
		(_port (_int OFX0 -4 0 5443(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5452(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5453(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 5454(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5455(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5456(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5457(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5458(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5459(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 5460(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 5461(_arch(_uni((i 1))))))
		(_sig (_int i828_SLICE_29_i828_SLICE_29_K1_H1 -4 0 5463(_arch(_uni))))
		(_sig (_int i828_SLICE_29_i828_GATE_H0 -4 0 5464(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 5504(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 5505(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 5502(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644145631 Structure
(_unit VHDL (lut40020 0 5558(structure 0 5566))
	(_version vc6)
	(_time 1463644145632 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d0808b83d58680c3d5d1c08f81d3d2d3d0d683d7d5)
	(_ent
		(_time 1463643915744)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5568(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000100010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000100010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5559(_ent(_in))))
		(_port (_int B -1 0 5559(_ent(_in))))
		(_port (_int C -1 0 5559(_ent(_in))))
		(_port (_int D -1 0 5559(_ent(_in))))
		(_port (_int Z -1 0 5560(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644145637 Structure
(_unit VHDL (lut40021 0 5579(structure 0 5587))
	(_version vc6)
	(_time 1463644145638 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d0808b83d58680c3d5d1c08f81d3d2d3d1d683d7d5)
	(_ent
		(_time 1463643915758)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5589(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5580(_ent(_in))))
		(_port (_int B -1 0 5580(_ent(_in))))
		(_port (_int C -1 0 5580(_ent(_in))))
		(_port (_int D -1 0 5580(_ent(_in))))
		(_port (_int Z -1 0 5581(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7355          1463644145647 Structure
(_unit VHDL (slice_30 0 5600(structure 0 5635))
	(_version vc6)
	(_time 1463644145648 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code e0b1ebb3b3b7bdf6b2b7f5b9e7e3e3e3e0e7e3e6b3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915764)
	)
	(_vital vital_level0)
	(_comp
		(lut40020
			(_object
				(_port (_int A -5 0 5663(_ent (_in))))
				(_port (_int B -5 0 5663(_ent (_in))))
				(_port (_int C -5 0 5663(_ent (_in))))
				(_port (_int D -5 0 5663(_ent (_in))))
				(_port (_int Z -5 0 5664(_ent (_out))))
			)
		)
		(lut40021
			(_object
				(_port (_int A -5 0 5667(_ent (_in))))
				(_port (_int B -5 0 5667(_ent (_in))))
				(_port (_int C -5 0 5667(_ent (_in))))
				(_port (_int D -5 0 5667(_ent (_in))))
				(_port (_int Z -5 0 5668(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5655(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 5658(_ent (_in))))
				(_port (_int D1 -5 0 5658(_ent (_in))))
				(_port (_int SD -5 0 5658(_ent (_in))))
				(_port (_int SP -5 0 5659(_ent (_in))))
				(_port (_int CK -5 0 5659(_ent (_in))))
				(_port (_int LSR -5 0 5659(_ent (_in))))
				(_port (_int Q -5 0 5660(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5652(_ent (_out))))
			)
		)
	)
	(_inst i725_1_lut_3_lut_4_lut 0 5671(_comp lut40020)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst i690_2_lut_rep_13 0 5673(_comp lut40021)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40021)
		)
	)
	(_inst DRIVEGND 0 5675(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_i2_311_312_set 0 5677(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 5680(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 5684
		(_object
			(_prcs
				(line__5686(_arch 0 0 5686(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5687(_arch 1 0 5687(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5688(_arch 2 0 5688(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5689(_arch 3 0 5689(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5690(_arch 4 0 5690(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5691(_arch 5 0 5691(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5692(_arch 6 0 5692(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5604 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5605 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5606(_ent(_string \"SLICE_30"\))))
		(_gen (_int tipd_D1 -3 0 5608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5612(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5624 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5626(_ent(_in))))
		(_port (_int C1 -5 0 5626(_ent(_in))))
		(_port (_int B1 -5 0 5626(_ent(_in))))
		(_port (_int A1 -5 0 5627(_ent(_in))))
		(_port (_int D0 -5 0 5627(_ent(_in))))
		(_port (_int A0 -5 0 5627(_ent(_in))))
		(_port (_int LSR -5 0 5628(_ent(_in))))
		(_port (_int F0 -5 0 5628(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5628(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5629(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 5638(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 5639(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 5640(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 5641(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 5642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 5643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 5644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5645(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5646(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5647(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 5649(_arch(_uni))))
		(_sig (_int VCCI -5 0 5650(_arch(_uni))))
		(_var (_int F0_zd -5 0 5697(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 5698(_prcs 0)))
		(_var (_int Q0_zd -5 0 5699(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 5700(_prcs 0)))
		(_var (_int F1_zd -5 0 5701(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 5702(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 5704(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 5705(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 5695(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1714          1463644145802 Structure
(_unit VHDL (lut40022 0 5773(structure 0 5781))
	(_version vc6)
	(_time 1463644145803 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 7c2c267c2a2a2c6f797d6c232d7f7e7f7e7a2f7b79)
	(_ent
		(_time 1463643915774)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5783(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110011101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110011101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5774(_ent(_in))))
		(_port (_int B -1 0 5774(_ent(_in))))
		(_port (_int C -1 0 5774(_ent(_in))))
		(_port (_int D -1 0 5774(_ent(_in))))
		(_port (_int Z -1 0 5775(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5341          1463644145816 Structure
(_unit VHDL (slice_31 0 5794(structure 0 5823))
	(_version vc6)
	(_time 1463644145817 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 8bda81858adcd69d8fdf9ed28c8888888a8c888dd8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915780)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -4 0 5840(_ent (_in))))
				(_port (_int B -4 0 5840(_ent (_in))))
				(_port (_int C -4 0 5840(_ent (_in))))
				(_port (_int D -4 0 5840(_ent (_in))))
				(_port (_int Z -4 0 5841(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5837(_ent (_out))))
			)
		)
		(lut40022
			(_object
				(_port (_int A -4 0 5844(_ent (_in))))
				(_port (_int B -4 0 5844(_ent (_in))))
				(_port (_int C -4 0 5844(_ent (_in))))
				(_port (_int D -4 0 5844(_ent (_in))))
				(_port (_int Z -4 0 5845(_ent (_out))))
			)
		)
	)
	(_inst i715_2_lut_rep_12 0 5848(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 5850(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i724_3_lut_rep_6_4_lut 0 5852(_comp lut40022)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40022)
		)
	)
	(_block WireDelay 0 5856
		(_object
			(_prcs
				(line__5858(_arch 0 0 5858(_procedure_call (_trgt(8))(_sens(0)))))
				(line__5859(_arch 1 0 5859(_procedure_call (_trgt(9))(_sens(1)))))
				(line__5860(_arch 2 0 5860(_procedure_call (_trgt(10))(_sens(2)))))
				(line__5861(_arch 3 0 5861(_procedure_call (_trgt(11))(_sens(3)))))
				(line__5862(_arch 4 0 5862(_procedure_call (_trgt(12))(_sens(4)))))
				(line__5863(_arch 5 0 5863(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5797 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5798 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5799 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5800(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5800(_ent(_string \"SLICE_31"\))))
		(_gen (_int tipd_D1 -3 0 5802(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5803(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5804(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5805(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5806(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5807(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5808(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5809(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5810(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5813(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5815(_ent(_in))))
		(_port (_int C1 -4 0 5815(_ent(_in))))
		(_port (_int D0 -4 0 5815(_ent(_in))))
		(_port (_int C0 -4 0 5816(_ent(_in))))
		(_port (_int B0 -4 0 5816(_ent(_in))))
		(_port (_int A0 -4 0 5816(_ent(_in))))
		(_port (_int F0 -4 0 5817(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 5817(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5827(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5828(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5829(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5831(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 5832(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 5833(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5835(_arch(_uni))))
		(_var (_int F0_zd -4 0 5868(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 5869(_prcs 0)))
		(_var (_int F1_zd -4 0 5870(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 5871(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 5866(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1714          1463644145822 Structure
(_unit VHDL (lut40023 0 5920(structure 0 5928))
	(_version vc6)
	(_time 1463644145823 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8bdbd184dcdddb988e8a9bd4da888988888dd88c8e)
	(_ent
		(_time 1463643915789)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5930(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5921(_ent(_in))))
		(_port (_int B -1 0 5921(_ent(_in))))
		(_port (_int C -1 0 5921(_ent(_in))))
		(_port (_int D -1 0 5921(_ent(_in))))
		(_port (_int Z -1 0 5922(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644145833 Structure
(_unit VHDL (lut40024 0 5941(structure 0 5949))
	(_version vc6)
	(_time 1463644145834 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9bcbc195cccdcb889e9a8bc4ca9899989f9dc89c9e)
	(_ent
		(_time 1463643915795)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5951(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5942(_ent(_in))))
		(_port (_int B -1 0 5942(_ent(_in))))
		(_port (_int C -1 0 5942(_ent(_in))))
		(_port (_int D -1 0 5942(_ent(_in))))
		(_port (_int Z -1 0 5943(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7973          1463644145849 Structure
(_unit VHDL (slice_32 0 5962(structure 0 6001))
	(_version vc6)
	(_time 1463644145850 2016.05.19 09:49:05)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code aafba0fda8fdf7bcfba4bff3ada9a9a9a8ada9acf9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915805)
	)
	(_vital vital_level0)
	(_comp
		(lut40023
			(_object
				(_port (_int A -5 0 6031(_ent (_in))))
				(_port (_int B -5 0 6031(_ent (_in))))
				(_port (_int C -5 0 6031(_ent (_in))))
				(_port (_int D -5 0 6031(_ent (_in))))
				(_port (_int Z -5 0 6032(_ent (_out))))
			)
		)
		(lut40024
			(_object
				(_port (_int A -5 0 6035(_ent (_in))))
				(_port (_int B -5 0 6035(_ent (_in))))
				(_port (_int C -5 0 6035(_ent (_in))))
				(_port (_int D -5 0 6035(_ent (_in))))
				(_port (_int Z -5 0 6036(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6026(_ent (_in))))
				(_port (_int D1 -5 0 6026(_ent (_in))))
				(_port (_int SD -5 0 6026(_ent (_in))))
				(_port (_int SP -5 0 6027(_ent (_in))))
				(_port (_int CK -5 0 6027(_ent (_in))))
				(_port (_int LSR -5 0 6027(_ent (_in))))
				(_port (_int Q -5 0 6028(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6023(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6020(_ent (_out))))
			)
		)
	)
	(_inst i6_4_lut 0 6039(_comp lut40023)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40023)
		)
	)
	(_inst i5_4_lut 0 6041(_comp lut40024)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40024)
		)
	)
	(_inst FSM_lcd_arbiter_i1_307_308_set 0 6043(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 6046(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 6048(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6052
		(_object
			(_prcs
				(line__6054(_arch 0 0 6054(_procedure_call (_trgt(12))(_sens(0)))))
				(line__6055(_arch 1 0 6055(_procedure_call (_trgt(13))(_sens(1)))))
				(line__6056(_arch 2 0 6056(_procedure_call (_trgt(14))(_sens(2)))))
				(line__6057(_arch 3 0 6057(_procedure_call (_trgt(15))(_sens(3)))))
				(line__6058(_arch 4 0 6058(_procedure_call (_trgt(16))(_sens(4)))))
				(line__6059(_arch 5 0 6059(_procedure_call (_trgt(17))(_sens(5)))))
				(line__6060(_arch 6 0 6060(_procedure_call (_trgt(18))(_sens(6)))))
				(line__6061(_arch 7 0 6061(_procedure_call (_trgt(19))(_sens(7)))))
				(line__6062(_arch 8 0 6062(_procedure_call (_trgt(20))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5965 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5966 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5967 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5968(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5968(_ent(_string \"SLICE_32"\))))
		(_gen (_int tipd_D1 -3 0 5970(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5971(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5982(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5983(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5984(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5985(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5986(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5990 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5992(_ent(_in))))
		(_port (_int C1 -5 0 5992(_ent(_in))))
		(_port (_int B1 -5 0 5992(_ent(_in))))
		(_port (_int A1 -5 0 5993(_ent(_in))))
		(_port (_int D0 -5 0 5993(_ent(_in))))
		(_port (_int C0 -5 0 5993(_ent(_in))))
		(_port (_int B0 -5 0 5994(_ent(_in))))
		(_port (_int A0 -5 0 5994(_ent(_in))))
		(_port (_int LSR -5 0 5994(_ent(_in))))
		(_port (_int F0 -5 0 5995(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5995(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5995(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6004(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6005(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6006(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6008(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6009(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6010(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6011(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6014(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6015(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6017(_arch(_uni))))
		(_sig (_int VCCI -5 0 6018(_arch(_uni))))
		(_var (_int F0_zd -5 0 6067(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6068(_prcs 0)))
		(_var (_int Q0_zd -5 0 6069(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6070(_prcs 0)))
		(_var (_int F1_zd -5 0 6071(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6072(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 6065(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644146099 Structure
(_unit VHDL (lut40025 0 6149(structure 0 6157))
	(_version vc6)
	(_time 1463644146100 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a4f4a6f2a5f2f4b7a1a5b4fbf5a7a6a7a1a2f7a3a1)
	(_ent
		(_time 1463643915816)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6159(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111100111011001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111100111011001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6150(_ent(_in))))
		(_port (_int B -1 0 6150(_ent(_in))))
		(_port (_int C -1 0 6150(_ent(_in))))
		(_port (_int D -1 0 6150(_ent(_in))))
		(_port (_int Z -1 0 6151(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7376          1463644146114 Structure
(_unit VHDL (slice_33 0 6170(structure 0 6205))
	(_version vc6)
	(_time 1463644146115 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code b4e5e6e0e3e3e9a2e6e3a1edb3b7b7b7b7b3b7b2e7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915822)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 6228(_ent (_in))))
				(_port (_int B -5 0 6228(_ent (_in))))
				(_port (_int C -5 0 6228(_ent (_in))))
				(_port (_int D -5 0 6228(_ent (_in))))
				(_port (_int Z -5 0 6229(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6225(_ent (_out))))
			)
		)
		(lut40025
			(_object
				(_port (_int A -5 0 6237(_ent (_in))))
				(_port (_int B -5 0 6237(_ent (_in))))
				(_port (_int C -5 0 6237(_ent (_in))))
				(_port (_int D -5 0 6237(_ent (_in))))
				(_port (_int Z -5 0 6238(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6232(_ent (_in))))
				(_port (_int D1 -5 0 6232(_ent (_in))))
				(_port (_int SD -5 0 6232(_ent (_in))))
				(_port (_int SP -5 0 6233(_ent (_in))))
				(_port (_int CK -5 0 6233(_ent (_in))))
				(_port (_int LSR -5 0 6233(_ent (_in))))
				(_port (_int Q -5 0 6234(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6222(_ent (_out))))
			)
		)
	)
	(_inst i716_2_lut_rep_11 0 6241(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 6243(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_1_I_0_1_lut_4_lut_4_lut 0 6245(_comp lut40025)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40025)
		)
	)
	(_inst lcd_sender_go_48_299_300_set 0 6247(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 6250(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6254
		(_object
			(_prcs
				(line__6256(_arch 0 0 6256(_procedure_call (_trgt(10))(_sens(0)))))
				(line__6257(_arch 1 0 6257(_procedure_call (_trgt(11))(_sens(1)))))
				(line__6258(_arch 2 0 6258(_procedure_call (_trgt(12))(_sens(2)))))
				(line__6259(_arch 3 0 6259(_procedure_call (_trgt(13))(_sens(3)))))
				(line__6260(_arch 4 0 6260(_procedure_call (_trgt(14))(_sens(4)))))
				(line__6261(_arch 5 0 6261(_procedure_call (_trgt(15))(_sens(5)))))
				(line__6262(_arch 6 0 6262(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6173 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6174 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6175 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6176(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6176(_ent(_string \"SLICE_33"\))))
		(_gen (_int tipd_D1 -3 0 6178(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6184(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6185(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6194 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6196(_ent(_in))))
		(_port (_int C1 -5 0 6196(_ent(_in))))
		(_port (_int D0 -5 0 6196(_ent(_in))))
		(_port (_int C0 -5 0 6197(_ent(_in))))
		(_port (_int B0 -5 0 6197(_ent(_in))))
		(_port (_int A0 -5 0 6197(_ent(_in))))
		(_port (_int LSR -5 0 6198(_ent(_in))))
		(_port (_int F0 -5 0 6198(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6198(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6199(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6208(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6209(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6210(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6211(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6212(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6213(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6214(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6215(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6216(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6217(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6219(_arch(_uni))))
		(_sig (_int VCCI -5 0 6220(_arch(_uni))))
		(_var (_int F0_zd -5 0 6267(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6268(_prcs 0)))
		(_var (_int Q0_zd -5 0 6269(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6270(_prcs 0)))
		(_var (_int F1_zd -5 0 6271(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6272(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6274(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6275(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 6265(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1714          1463644146130 Structure
(_unit VHDL (lut40026 0 6343(structure 0 6351))
	(_version vc6)
	(_time 1463644146131 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c393c197c59593d0c6c2d39c92c0c1c0c5c590c4c6)
	(_ent
		(_time 1463643915832)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6353(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6344(_ent(_in))))
		(_port (_int B -1 0 6344(_ent(_in))))
		(_port (_int C -1 0 6344(_ent(_in))))
		(_port (_int D -1 0 6344(_ent(_in))))
		(_port (_int Z -1 0 6345(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644146136 Structure
(_unit VHDL (lut40027 0 6364(structure 0 6372))
	(_version vc6)
	(_time 1463644146137 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c393c197c59593d0c6c2d39c92c0c1c0c4c590c4c6)
	(_ent
		(_time 1463643915838)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6374(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001010100100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001010100100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6365(_ent(_in))))
		(_port (_int B -1 0 6365(_ent(_in))))
		(_port (_int C -1 0 6365(_ent(_in))))
		(_port (_int D -1 0 6365(_ent(_in))))
		(_port (_int Z -1 0 6366(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7394          1463644146192 Structure
(_unit VHDL (slice_34 0 6385(structure 0 6420))
	(_version vc6)
	(_time 1463644146193 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0253530453555f145055175b050101010605010451)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915848)
	)
	(_vital vital_level0)
	(_comp
		(lut40026
			(_object
				(_port (_int A -5 0 6448(_ent (_in))))
				(_port (_int B -5 0 6448(_ent (_in))))
				(_port (_int C -5 0 6448(_ent (_in))))
				(_port (_int D -5 0 6448(_ent (_in))))
				(_port (_int Z -5 0 6449(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6440(_ent (_out))))
			)
		)
		(lut40027
			(_object
				(_port (_int A -5 0 6452(_ent (_in))))
				(_port (_int B -5 0 6452(_ent (_in))))
				(_port (_int C -5 0 6452(_ent (_in))))
				(_port (_int D -5 0 6452(_ent (_in))))
				(_port (_int Z -5 0 6453(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6443(_ent (_in))))
				(_port (_int D1 -5 0 6443(_ent (_in))))
				(_port (_int SD -5 0 6443(_ent (_in))))
				(_port (_int SP -5 0 6444(_ent (_in))))
				(_port (_int CK -5 0 6444(_ent (_in))))
				(_port (_int LSR -5 0 6444(_ent (_in))))
				(_port (_int Q -5 0 6445(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6437(_ent (_out))))
			)
		)
	)
	(_inst i723_2_lut_rep_10 0 6456(_comp lut40026)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40026)
		)
	)
	(_inst DRIVEGND 0 6458(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_3_I_0_85_Mux_1_i15_4_lut_rep_5_4_lut 0 6460(_comp lut40027)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40027)
		)
	)
	(_inst lcd_sender_data1command0_52_303_304_set 0 6462(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 6465(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6469
		(_object
			(_prcs
				(line__6471(_arch 0 0 6471(_procedure_call (_trgt(10))(_sens(0)))))
				(line__6472(_arch 1 0 6472(_procedure_call (_trgt(11))(_sens(1)))))
				(line__6473(_arch 2 0 6473(_procedure_call (_trgt(12))(_sens(2)))))
				(line__6474(_arch 3 0 6474(_procedure_call (_trgt(13))(_sens(3)))))
				(line__6475(_arch 4 0 6475(_procedure_call (_trgt(14))(_sens(4)))))
				(line__6476(_arch 5 0 6476(_procedure_call (_trgt(15))(_sens(5)))))
				(line__6477(_arch 6 0 6477(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6388 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6389 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6390 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6391(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6391(_ent(_string \"SLICE_34"\))))
		(_gen (_int tipd_D1 -3 0 6393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6409 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6411(_ent(_in))))
		(_port (_int C1 -5 0 6411(_ent(_in))))
		(_port (_int D0 -5 0 6411(_ent(_in))))
		(_port (_int C0 -5 0 6412(_ent(_in))))
		(_port (_int B0 -5 0 6412(_ent(_in))))
		(_port (_int A0 -5 0 6412(_ent(_in))))
		(_port (_int LSR -5 0 6413(_ent(_in))))
		(_port (_int F0 -5 0 6413(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6413(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6414(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6424(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6426(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6430(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6431(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6432(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6434(_arch(_uni))))
		(_sig (_int VCCI -5 0 6435(_arch(_uni))))
		(_var (_int F0_zd -5 0 6482(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6483(_prcs 0)))
		(_var (_int Q0_zd -5 0 6484(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6485(_prcs 0)))
		(_var (_int F1_zd -5 0 6486(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6487(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6489(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6490(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 6480(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1714          1463644146205 Structure
(_unit VHDL (lut40028 0 6558(structure 0 6566))
	(_version vc6)
	(_time 1463644146206 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 11411017154741021410014e401213121917421614)
	(_ent
		(_time 1463643915854)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6568(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6559(_ent(_in))))
		(_port (_int B -1 0 6559(_ent(_in))))
		(_port (_int C -1 0 6559(_ent(_in))))
		(_port (_int D -1 0 6559(_ent(_in))))
		(_port (_int Z -1 0 6560(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644146221 Structure
(_unit VHDL (lut40029 0 6579(structure 0 6587))
	(_version vc6)
	(_time 1463644146222 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 21712024257771322420317e702223222827722624)
	(_ent
		(_time 1463643915863)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6589(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6580(_ent(_in))))
		(_port (_int B -1 0 6580(_ent(_in))))
		(_port (_int C -1 0 6580(_ent(_in))))
		(_port (_int D -1 0 6580(_ent(_in))))
		(_port (_int Z -1 0 6581(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7973          1463644146284 Structure
(_unit VHDL (slice_35 0 6600(structure 0 6639))
	(_version vc6)
	(_time 1463644146285 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 5f0e0e5c5a0802490e514a06585c5c5c5a585c590c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915869)
	)
	(_vital vital_level0)
	(_comp
		(lut40028
			(_object
				(_port (_int A -5 0 6669(_ent (_in))))
				(_port (_int B -5 0 6669(_ent (_in))))
				(_port (_int C -5 0 6669(_ent (_in))))
				(_port (_int D -5 0 6669(_ent (_in))))
				(_port (_int Z -5 0 6670(_ent (_out))))
			)
		)
		(lut40029
			(_object
				(_port (_int A -5 0 6673(_ent (_in))))
				(_port (_int B -5 0 6673(_ent (_in))))
				(_port (_int C -5 0 6673(_ent (_in))))
				(_port (_int D -5 0 6673(_ent (_in))))
				(_port (_int Z -5 0 6674(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6664(_ent (_in))))
				(_port (_int D1 -5 0 6664(_ent (_in))))
				(_port (_int SD -5 0 6664(_ent (_in))))
				(_port (_int SP -5 0 6665(_ent (_in))))
				(_port (_int CK -5 0 6665(_ent (_in))))
				(_port (_int LSR -5 0 6665(_ent (_in))))
				(_port (_int Q -5 0 6666(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6661(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6658(_ent (_out))))
			)
		)
	)
	(_inst i2_4_lut 0 6677(_comp lut40028)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40028)
		)
	)
	(_inst i1_4_lut 0 6679(_comp lut40029)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40029)
		)
	)
	(_inst FSM_lcd_arbiter_i0_295_296_set 0 6681(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 6684(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 6686(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6690
		(_object
			(_prcs
				(line__6692(_arch 0 0 6692(_procedure_call (_trgt(12))(_sens(0)))))
				(line__6693(_arch 1 0 6693(_procedure_call (_trgt(13))(_sens(1)))))
				(line__6694(_arch 2 0 6694(_procedure_call (_trgt(14))(_sens(2)))))
				(line__6695(_arch 3 0 6695(_procedure_call (_trgt(15))(_sens(3)))))
				(line__6696(_arch 4 0 6696(_procedure_call (_trgt(16))(_sens(4)))))
				(line__6697(_arch 5 0 6697(_procedure_call (_trgt(17))(_sens(5)))))
				(line__6698(_arch 6 0 6698(_procedure_call (_trgt(18))(_sens(6)))))
				(line__6699(_arch 7 0 6699(_procedure_call (_trgt(19))(_sens(7)))))
				(line__6700(_arch 8 0 6700(_procedure_call (_trgt(20))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6604 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6605 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6606(_ent(_string \"SLICE_35"\))))
		(_gen (_int tipd_D1 -3 0 6608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6612(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6622(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6623(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6624(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6625(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6626 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6627 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6628 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6630(_ent(_in))))
		(_port (_int C1 -5 0 6630(_ent(_in))))
		(_port (_int B1 -5 0 6630(_ent(_in))))
		(_port (_int A1 -5 0 6631(_ent(_in))))
		(_port (_int D0 -5 0 6631(_ent(_in))))
		(_port (_int C0 -5 0 6631(_ent(_in))))
		(_port (_int B0 -5 0 6632(_ent(_in))))
		(_port (_int A0 -5 0 6632(_ent(_in))))
		(_port (_int LSR -5 0 6632(_ent(_in))))
		(_port (_int F0 -5 0 6633(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6633(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6633(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6645(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6646(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6647(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6648(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6649(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6650(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6651(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6652(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6653(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6655(_arch(_uni))))
		(_sig (_int VCCI -5 0 6656(_arch(_uni))))
		(_var (_int F0_zd -5 0 6705(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6706(_prcs 0)))
		(_var (_int Q0_zd -5 0 6707(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6708(_prcs 0)))
		(_var (_int F1_zd -5 0 6709(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6710(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6712(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6713(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 6703(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644146290 Structure
(_unit VHDL (lut40030 0 6787(structure 0 6795))
	(_version vc6)
	(_time 1463644146291 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 5f0f5e5d0c090f4c5a5e4f000e5c5c5c5f590c585a)
	(_ent
		(_time 1463643915883)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6797(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110001111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110001111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6788(_ent(_in))))
		(_port (_int B -1 0 6788(_ent(_in))))
		(_port (_int C -1 0 6788(_ent(_in))))
		(_port (_int D -1 0 6788(_ent(_in))))
		(_port (_int Z -1 0 6789(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644146301 Structure
(_unit VHDL (lut40031 0 6808(structure 0 6816))
	(_version vc6)
	(_time 1463644146302 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6f3f6e6e3c393f7c6a6e7f303e6c6c6c6e693c686a)
	(_ent
		(_time 1463643915894)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6818(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111110000111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111110000111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6809(_ent(_in))))
		(_port (_int B -1 0 6809(_ent(_in))))
		(_port (_int C -1 0 6809(_ent(_in))))
		(_port (_int D -1 0 6809(_ent(_in))))
		(_port (_int Z -1 0 6810(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 10563         1463644146315 Structure
(_unit VHDL (slice_36 0 6829(structure 0 6879))
	(_version vc6)
	(_time 1463644146316 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7e2f2f7f782923687d797b7338212c7d78797d782d7877)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915900)
	)
	(_vital vital_level0)
	(_comp
		(lut40030
			(_object
				(_port (_int A -5 0 6915(_ent (_in))))
				(_port (_int B -5 0 6915(_ent (_in))))
				(_port (_int C -5 0 6915(_ent (_in))))
				(_port (_int D -5 0 6915(_ent (_in))))
				(_port (_int Z -5 0 6916(_ent (_out))))
			)
		)
		(lut40031
			(_object
				(_port (_int A -5 0 6919(_ent (_in))))
				(_port (_int B -5 0 6919(_ent (_in))))
				(_port (_int C -5 0 6919(_ent (_in))))
				(_port (_int D -5 0 6919(_ent (_in))))
				(_port (_int Z -5 0 6920(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 6910(_ent (_in))))
				(_port (_int D1 -5 0 6910(_ent (_in))))
				(_port (_int SD -5 0 6910(_ent (_in))))
				(_port (_int SP -5 0 6911(_ent (_in))))
				(_port (_int CK -5 0 6911(_ent (_in))))
				(_port (_int LSR -5 0 6911(_ent (_in))))
				(_port (_int Q -5 0 6912(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6904(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6907(_ent (_out))))
			)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_3_I_0_1_lut_4_lut 0 6923(_comp lut40030)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40030)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_2_I_0_1_lut_3_lut_4_lut 0 6925(_comp lut40031)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40031)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i5 0 6927(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 6930(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 6932(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i4 0 6934(_comp vmuxregsre0004)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 6939
		(_object
			(_prcs
				(line__6941(_arch 0 0 6941(_procedure_call (_trgt(15))(_sens(0)))))
				(line__6942(_arch 1 0 6942(_procedure_call (_trgt(16))(_sens(1)))))
				(line__6943(_arch 2 0 6943(_procedure_call (_trgt(17))(_sens(2)))))
				(line__6944(_arch 3 0 6944(_procedure_call (_trgt(18))(_sens(3)))))
				(line__6945(_arch 4 0 6945(_procedure_call (_trgt(19))(_sens(4)))))
				(line__6946(_arch 5 0 6946(_procedure_call (_trgt(20))(_sens(5)))))
				(line__6947(_arch 6 0 6947(_procedure_call (_trgt(21))(_sens(6)))))
				(line__6948(_arch 7 0 6948(_procedure_call (_trgt(22))(_sens(7)))))
				(line__6949(_arch 8 0 6949(_procedure_call (_trgt(23))(_sens(8)))))
				(line__6950(_arch 9 0 6950(_procedure_call (_trgt(25))(_sens(9)))))
				(line__6951(_arch 10 0 6951(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 6955
		(_object
			(_prcs
				(line__6957(_arch 11 0 6957(_procedure_call (_trgt(24))(_sens(23)))))
				(line__6958(_arch 12 0 6958(_procedure_call (_trgt(26))(_sens(25)))))
				(line__6959(_arch 13 0 6959(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6832 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6833 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6834 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6835(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6835(_ent gms(_string \"SLICE_36"\))))
		(_gen (_int tipd_D1 -3 0 6837(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6838(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6839(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6840(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6841(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6842(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6843(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6844(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 6845(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 6846(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 6847(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6848(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6849(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6850(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6851(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6852(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6853(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6854(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6855(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 6856(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 6857(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 6858 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 6859 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 6860 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 6861 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 6862 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 6863 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 6864 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 6865 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 6866 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 6867 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6869(_ent(_in))))
		(_port (_int C1 -5 0 6869(_ent(_in))))
		(_port (_int B1 -5 0 6869(_ent(_in))))
		(_port (_int A1 -5 0 6870(_ent(_in))))
		(_port (_int D0 -5 0 6870(_ent(_in))))
		(_port (_int C0 -5 0 6870(_ent(_in))))
		(_port (_int B0 -5 0 6871(_ent(_in))))
		(_port (_int A0 -5 0 6871(_ent(_in))))
		(_port (_int M1 -5 0 6871(_ent(_in))))
		(_port (_int M0 -5 0 6872(_ent(_in))))
		(_port (_int CLK -5 0 6872(_ent(_in))))
		(_port (_int F0 -5 0 6872(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6873(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6873(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 6873(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6882(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6883(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6884(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6885(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6886(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6887(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6888(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6889(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 6890(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 6891(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 6892(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 6893(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 6894(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 6895(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6896(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6897(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6898(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 6899(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 6901(_arch(_uni))))
		(_sig (_int GNDI -5 0 6902(_arch(_uni))))
		(_var (_int F0_zd -5 0 6964(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 6965(_prcs 0)))
		(_var (_int Q0_zd -5 0 6966(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 6967(_prcs 0)))
		(_var (_int F1_zd -5 0 6968(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 6969(_prcs 0)))
		(_var (_int Q1_zd -5 0 6970(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 6971(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 6973(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 6974(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 6975(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 6976(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 6977(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 6978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 6962(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1714          1463644146457 Structure
(_unit VHDL (lut40032 0 7096(structure 0 7104))
	(_version vc6)
	(_time 1463644146458 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0b5b0b0c5c5d5b180e0a1b545a080808090d580c0e)
	(_ent
		(_time 1463643915910)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7106(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0010010000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0010010000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7097(_ent(_in))))
		(_port (_int B -1 0 7097(_ent(_in))))
		(_port (_int C -1 0 7097(_ent(_in))))
		(_port (_int D -1 0 7097(_ent(_in))))
		(_port (_int Z -1 0 7098(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644146473 Structure
(_unit VHDL (lut40033 0 7117(structure 0 7125))
	(_version vc6)
	(_time 1463644146474 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1a4a1a1c4e4c4a091f1b0a454b191919191c491d1f)
	(_ent
		(_time 1463643915916)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7127(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7118(_ent(_in))))
		(_port (_int B -1 0 7118(_ent(_in))))
		(_port (_int C -1 0 7118(_ent(_in))))
		(_port (_int D -1 0 7118(_ent(_in))))
		(_port (_int Z -1 0 7119(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 9263          1463644146479 Structure
(_unit VHDL (slice_37 0 7138(structure 0 7183))
	(_version vc6)
	(_time 1463644146480 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1a4b4a1d184d470c4d480f431d1919191d1d191c49)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915926)
	)
	(_vital vital_level0)
	(_comp
		(lut40032
			(_object
				(_port (_int A -5 0 7216(_ent (_in))))
				(_port (_int B -5 0 7216(_ent (_in))))
				(_port (_int C -5 0 7216(_ent (_in))))
				(_port (_int D -5 0 7216(_ent (_in))))
				(_port (_int Z -5 0 7217(_ent (_out))))
			)
		)
		(lut40033
			(_object
				(_port (_int A -5 0 7220(_ent (_in))))
				(_port (_int B -5 0 7220(_ent (_in))))
				(_port (_int C -5 0 7220(_ent (_in))))
				(_port (_int D -5 0 7220(_ent (_in))))
				(_port (_int Z -5 0 7221(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 7211(_ent (_in))))
				(_port (_int D1 -5 0 7211(_ent (_in))))
				(_port (_int SD -5 0 7211(_ent (_in))))
				(_port (_int SP -5 0 7212(_ent (_in))))
				(_port (_int CK -5 0 7212(_ent (_in))))
				(_port (_int LSR -5 0 7212(_ent (_in))))
				(_port (_int Q -5 0 7213(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 7205(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 7208(_ent (_out))))
			)
		)
	)
	(_inst FSM_lcd_arbiter_2_bdd_4_lut_rep_7 0 7224(_comp lut40032)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40032)
		)
	)
	(_inst i693_3_lut_rep_4_4_lut 0 7226(_comp lut40033)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40033)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i6 0 7228(_comp vmuxregsre0004)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 7231(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 7233(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7237
		(_object
			(_prcs
				(line__7239(_arch 0 0 7239(_procedure_call (_trgt(13))(_sens(0)))))
				(line__7240(_arch 1 0 7240(_procedure_call (_trgt(14))(_sens(1)))))
				(line__7241(_arch 2 0 7241(_procedure_call (_trgt(15))(_sens(2)))))
				(line__7242(_arch 3 0 7242(_procedure_call (_trgt(16))(_sens(3)))))
				(line__7243(_arch 4 0 7243(_procedure_call (_trgt(17))(_sens(4)))))
				(line__7244(_arch 5 0 7244(_procedure_call (_trgt(18))(_sens(5)))))
				(line__7245(_arch 6 0 7245(_procedure_call (_trgt(19))(_sens(6)))))
				(line__7246(_arch 7 0 7246(_procedure_call (_trgt(20))(_sens(7)))))
				(line__7247(_arch 8 0 7247(_procedure_call (_trgt(21))(_sens(8)))))
				(line__7248(_arch 9 0 7248(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 7252
		(_object
			(_prcs
				(line__7254(_arch 10 0 7254(_procedure_call (_trgt(22))(_sens(21)))))
				(line__7255(_arch 11 0 7255(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7141 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7142 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 7143 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 7144(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7144(_ent gms(_string \"SLICE_37"\))))
		(_gen (_int tipd_D1 -3 0 7146(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 7147(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 7148(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 7149(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 7150(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 7151(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 7152(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 7153(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 7154(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 7155(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 7156(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 7157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 7158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 7159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 7160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 7161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 7162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 7163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 7164(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 7165 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 7166 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 7167 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 7168 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 7169 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 7170 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 7171 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 7173(_ent(_in))))
		(_port (_int C1 -5 0 7173(_ent(_in))))
		(_port (_int B1 -5 0 7173(_ent(_in))))
		(_port (_int A1 -5 0 7174(_ent(_in))))
		(_port (_int D0 -5 0 7174(_ent(_in))))
		(_port (_int C0 -5 0 7174(_ent(_in))))
		(_port (_int B0 -5 0 7175(_ent(_in))))
		(_port (_int A0 -5 0 7175(_ent(_in))))
		(_port (_int M0 -5 0 7175(_ent(_in))))
		(_port (_int CLK -5 0 7176(_ent(_in))))
		(_port (_int F0 -5 0 7176(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 7176(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 7177(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 7186(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 7187(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 7188(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 7189(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 7190(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 7191(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 7192(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 7193(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 7194(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 7195(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 7196(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 7197(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 7198(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 7199(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 7200(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 7202(_arch(_uni))))
		(_sig (_int GNDI -5 0 7203(_arch(_uni))))
		(_var (_int F0_zd -5 0 7260(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 7261(_prcs 0)))
		(_var (_int Q0_zd -5 0 7262(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 7263(_prcs 0)))
		(_var (_int F1_zd -5 0 7264(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 7265(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 7267(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 7268(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 7269(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 7270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 7258(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
I 000050 55 1110          1463644146489 Structure
(_unit VHDL (xo2iobuf 0 7362(structure 0 7369))
	(_version vc6)
	(_time 1463644146490 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2a7b712e2d787c3c222c6c70792d2f2c2c2d222c7c)
	(_ent
		(_time 1463643915941)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 7371(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 7363(_ent(_in))))
		(_port (_int T -1 0 7363(_ent(_in))))
		(_port (_int PAD -1 0 7363(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3011          1463644146495 Structure
(_unit VHDL (lcd_bus_8_b 0 7381(structure 0 7398))
	(_version vc6)
	(_time 1463644146496 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2a7a2a2e787d7a3f782a38717e2d292f7c29222f7c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915957)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7409(_ent (_in))))
				(_port (_int T -4 0 7409(_ent (_in))))
				(_port (_int PAD -4 0 7409(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7406(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 7412(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7414(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7418
		(_object
			(_prcs
				(line__7420(_arch 0 0 7420(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7384 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7385 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7386 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7387(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7387(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 7389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 7390(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7392(_ent(_in))))
		(_port (_int lcdbus8 -4 0 7392(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7401(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 7402(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7404(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 7424(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 7425(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7423(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644146645 Structure
(_unit VHDL (lcd_bus_9_b 0 7454(structure 0 7471))
	(_version vc6)
	(_time 1463644146646 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c696c693c39196d394c6d49d92c1c5c390c5cfc390)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915972)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7482(_ent (_in))))
				(_port (_int T -4 0 7482(_ent (_in))))
				(_port (_int PAD -4 0 7482(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7479(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 7485(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7487(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7491
		(_object
			(_prcs
				(line__7493(_arch 0 0 7493(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7457 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7458 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7459 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7460(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7460(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 7462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 7463(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7465(_ent(_in))))
		(_port (_int lcdbus9 -4 0 7465(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7474(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 7475(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7477(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 7497(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 7498(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7496(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644146651 Structure
(_unit VHDL (lcd_bus_4_b 0 7527(structure 0 7544))
	(_version vc6)
	(_time 1463644146652 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c696c693c39196d394c6d49d92c1c5c390c5c2c390)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915978)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7555(_ent (_in))))
				(_port (_int T -4 0 7555(_ent (_in))))
				(_port (_int PAD -4 0 7555(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7552(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 7558(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7560(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7564
		(_object
			(_prcs
				(line__7566(_arch 0 0 7566(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7530 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7531 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7532 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7533(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7533(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 7535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 7536(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7538(_ent(_in))))
		(_port (_int lcdbus4 -4 0 7538(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7547(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 7548(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7550(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 7570(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 7571(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7569(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644146660 Structure
(_unit VHDL (lcd_bus_5_b 0 7600(structure 0 7617))
	(_version vc6)
	(_time 1463644146661 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code d686d684d38186c384d6c48d82d1d5d380d5d3d380)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915988)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7628(_ent (_in))))
				(_port (_int T -4 0 7628(_ent (_in))))
				(_port (_int PAD -4 0 7628(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7625(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 7631(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7633(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7637
		(_object
			(_prcs
				(line__7639(_arch 0 0 7639(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7604 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7605 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7606(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 7608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 7609(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7611(_ent(_in))))
		(_port (_int lcdbus5 -4 0 7611(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7620(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 7621(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7623(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 7643(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 7644(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7642(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644146666 Structure
(_unit VHDL (lcd_bus_6_b 0 7673(structure 0 7690))
	(_version vc6)
	(_time 1463644146667 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code d686d684d38186c384d6c48d82d1d5d380d5d0d380)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915994)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7701(_ent (_in))))
				(_port (_int T -4 0 7701(_ent (_in))))
				(_port (_int PAD -4 0 7701(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7698(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 7704(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7706(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7710
		(_object
			(_prcs
				(line__7712(_arch 0 0 7712(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7676 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7677 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7678 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7679(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7679(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 7681(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 7682(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7684(_ent(_in))))
		(_port (_int lcdbus6 -4 0 7684(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7693(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 7694(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7696(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 7716(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 7717(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7715(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644146721 Structure
(_unit VHDL (lcd_bus_7_b 0 7746(structure 0 7763))
	(_version vc6)
	(_time 1463644146722 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 14441313134344014614064f401317114217131142)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916008)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7774(_ent (_in))))
				(_port (_int T -4 0 7774(_ent (_in))))
				(_port (_int PAD -4 0 7774(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7771(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 7777(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7779(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7783
		(_object
			(_prcs
				(line__7785(_arch 0 0 7785(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7749 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7750 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7751 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7752(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7752(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 7754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 7755(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7757(_ent(_in))))
		(_port (_int lcdbus7 -4 0 7757(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7766(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 7767(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7769(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 7789(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 7790(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7788(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644146727 Structure
(_unit VHDL (lcd_bus_12_b 0 7819(structure 0 7836))
	(_version vc6)
	(_time 1463644146728 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 14441313134344014614064f401317114217151716)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916019)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7847(_ent (_in))))
				(_port (_int T -4 0 7847(_ent (_in))))
				(_port (_int PAD -4 0 7847(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7844(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 7850(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7852(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7856
		(_object
			(_prcs
				(line__7858(_arch 0 0 7858(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7822 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7823 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7824 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7825(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7825(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 7827(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 7828(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7830(_ent(_in))))
		(_port (_int lcdbus12 -4 0 7830(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7839(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 7840(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7842(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 7862(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 7863(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7861(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644146733 Structure
(_unit VHDL (lcd_bus_3_b 0 7892(structure 0 7909))
	(_version vc6)
	(_time 1463644146734 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 14441313134344014614064f401317114217171142)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916035)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7920(_ent (_in))))
				(_port (_int T -4 0 7920(_ent (_in))))
				(_port (_int PAD -4 0 7920(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7917(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 7923(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7925(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7929
		(_object
			(_prcs
				(line__7931(_arch 0 0 7931(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7895 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7896 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7897 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7898(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7898(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 7900(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 7901(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7903(_ent(_in))))
		(_port (_int lcdbus3 -4 0 7903(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7912(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 7913(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7915(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 7935(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 7936(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7934(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644146739 Structure
(_unit VHDL (lcd_bus_2_b 0 7965(structure 0 7982))
	(_version vc6)
	(_time 1463644146740 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 24742320237374317624367f702327217227262172)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916041)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7993(_ent (_in))))
				(_port (_int T -4 0 7993(_ent (_in))))
				(_port (_int PAD -4 0 7993(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7990(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 7996(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7998(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8002
		(_object
			(_prcs
				(line__8004(_arch 0 0 8004(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7968 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7969 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7970 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7971(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7971(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 7973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 7974(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7976(_ent(_in))))
		(_port (_int lcdbus2 -4 0 7976(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7985(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 7986(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7988(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 8008(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 8009(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8007(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644146745 Structure
(_unit VHDL (lcd_bus_11_b 0 8038(structure 0 8055))
	(_version vc6)
	(_time 1463644146746 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 24742320237374317624367f702327217227252725)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916050)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8066(_ent (_in))))
				(_port (_int T -4 0 8066(_ent (_in))))
				(_port (_int PAD -4 0 8066(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8063(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 8069(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8071(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8075
		(_object
			(_prcs
				(line__8077(_arch 0 0 8077(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8042 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8043 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8044(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 8046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 8047(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8049(_ent(_in))))
		(_port (_int lcdbus11 -4 0 8049(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8058(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 8059(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8061(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 8081(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 8082(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8080(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644146894 Structure
(_unit VHDL (lcd_bus_13_b 0 8111(structure 0 8128))
	(_version vc6)
	(_time 1463644146895 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c090c795c39790d592c0d29b94c7c3c596c3c1c3c3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916056)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8139(_ent (_in))))
				(_port (_int T -4 0 8139(_ent (_in))))
				(_port (_int PAD -4 0 8139(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8136(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 8142(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8144(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8148
		(_object
			(_prcs
				(line__8150(_arch 0 0 8150(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8114 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8115 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8116 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8117(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8117(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 8119(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 8120(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8122(_ent(_in))))
		(_port (_int lcdbus13 -4 0 8122(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 8132(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8134(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 8154(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 8155(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8153(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644146910 Structure
(_unit VHDL (lcd_bus_14_b 0 8184(structure 0 8201))
	(_version vc6)
	(_time 1463644146911 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code cf9fc89a9a989fda9dcfdd949bc8ccca99cccecccb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916066)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8212(_ent (_in))))
				(_port (_int T -4 0 8212(_ent (_in))))
				(_port (_int PAD -4 0 8212(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8209(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 8215(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8217(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8221
		(_object
			(_prcs
				(line__8223(_arch 0 0 8223(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8187 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8188 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8189 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8190(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8190(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 8192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 8193(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8195(_ent(_in))))
		(_port (_int lcdbus14 -4 0 8195(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8204(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 8205(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8207(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 8227(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 8228(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8226(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644146916 Structure
(_unit VHDL (lcd_bus_15_b 0 8257(structure 0 8274))
	(_version vc6)
	(_time 1463644146917 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code cf9fc89a9a989fda9dcfdd949bc8ccca99ccceccca)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916072)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8285(_ent (_in))))
				(_port (_int T -4 0 8285(_ent (_in))))
				(_port (_int PAD -4 0 8285(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8282(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 8288(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8290(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8294
		(_object
			(_prcs
				(line__8296(_arch 0 0 8296(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8260 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8261 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8262 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8263(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8263(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 8265(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 8266(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8268(_ent(_in))))
		(_port (_int lcdbus15 -4 0 8268(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8277(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 8278(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8280(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 8300(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 8301(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8299(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644146923 Structure
(_unit VHDL (lcd_bus_10_b 0 8330(structure 0 8347))
	(_version vc6)
	(_time 1463644146924 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code df8fd88d8a888fca8ddfcd848bd8dcda89dcdedcdf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916086)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8358(_ent (_in))))
				(_port (_int T -4 0 8358(_ent (_in))))
				(_port (_int PAD -4 0 8358(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8355(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 8361(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8363(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8367
		(_object
			(_prcs
				(line__8369(_arch 0 0 8369(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8333 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8334 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8335 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8336(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8336(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 8338(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 8339(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8341(_ent(_in))))
		(_port (_int lcdbus10 -4 0 8341(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8350(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 8351(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8353(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 8373(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 8374(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8372(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644146929 Structure
(_unit VHDL (lcd_bus_1_b 0 8403(structure 0 8420))
	(_version vc6)
	(_time 1463644146930 2016.05.19 09:49:06)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code df8fd88d8a888fca8ddfcd848bd8dcda89dcdeda89)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916097)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8431(_ent (_in))))
				(_port (_int T -4 0 8431(_ent (_in))))
				(_port (_int PAD -4 0 8431(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8428(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 8434(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8436(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8440
		(_object
			(_prcs
				(line__8442(_arch 0 0 8442(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8406 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8407 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8408 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8409(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8409(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 8411(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 8412(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8414(_ent(_in))))
		(_port (_int lcdbus1 -4 0 8414(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 8424(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8426(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 8446(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 8447(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8445(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644147066 Structure
(_unit VHDL (lcd_bus_0_b 0 8476(structure 0 8493))
	(_version vc6)
	(_time 1463644147067 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 6b3b6d6b3a3c3b7e396b79303f6c686e3d686b6e3d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916103)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8504(_ent (_in))))
				(_port (_int T -4 0 8504(_ent (_in))))
				(_port (_int PAD -4 0 8504(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8501(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 8507(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8509(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8513
		(_object
			(_prcs
				(line__8515(_arch 0 0 8515(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8479 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8480 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8481 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8482(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8482(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 8484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 8485(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8487(_ent(_in))))
		(_port (_int lcdbus0 -4 0 8487(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8496(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 8497(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8499(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 8519(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 8520(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8518(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2984          1463644147078 Structure
(_unit VHDL (lcd_rsb 0 8549(structure 0 8566))
	(_version vc6)
	(_time 1463644147079 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7b2b7d7a2a2c2b6e297a6920297d797d287d787d7f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916113)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8577(_ent (_in))))
				(_port (_int T -4 0 8577(_ent (_in))))
				(_port (_int PAD -4 0 8577(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8574(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 8580(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8582(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8586
		(_object
			(_prcs
				(line__8588(_arch 0 0 8588(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8552 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8553 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8554 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8555(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8555(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 8557(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 8558(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8560(_ent(_in))))
		(_port (_int lcdrs -4 0 8560(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8569(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 8570(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8572(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 8592(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 8593(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8591(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2984          1463644147084 Structure
(_unit VHDL (lcd_wrb 0 8622(structure 0 8639))
	(_version vc6)
	(_time 1463644147085 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7b2b7d7a2a2c2b6e297a6c20287d797d287d787d7f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916128)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8650(_ent (_in))))
				(_port (_int T -4 0 8650(_ent (_in))))
				(_port (_int PAD -4 0 8650(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8647(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 8653(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8655(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8659
		(_object
			(_prcs
				(line__8661(_arch 0 0 8661(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8625 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8626 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8627 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8628(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8628(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 8630(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 8631(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8633(_ent(_in))))
		(_port (_int lcdwr -4 0 8633(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 8643(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8645(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 8665(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 8666(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8664(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3018          1463644147090 Structure
(_unit VHDL (lcd_resetb 0 8695(structure 0 8712))
	(_version vc6)
	(_time 1463644147091 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7b2b7d7a2a2c2b6e297a69212f7c787d7e7c7f7d79)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916134)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8723(_ent (_in))))
				(_port (_int T -4 0 8723(_ent (_in))))
				(_port (_int PAD -4 0 8723(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8720(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 8726(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8728(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8732
		(_object
			(_prcs
				(line__8734(_arch 0 0 8734(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8698 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8699 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8700 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8701(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8701(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 8703(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 8704(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8706(_ent(_in))))
		(_port (_int lcdreset -4 0 8706(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8715(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 8716(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8718(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 8738(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 8739(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8737(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2984          1463644147097 Structure
(_unit VHDL (lcd_teb 0 8768(structure 0 8785))
	(_version vc6)
	(_time 1463644147098 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 8ada8c84d8ddda9fd88b9ed0de8c888cd98c898c8e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916144)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8796(_ent (_in))))
				(_port (_int T -4 0 8796(_ent (_in))))
				(_port (_int PAD -4 0 8796(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8793(_ent (_out))))
			)
		)
	)
	(_inst lcd_te_pad 0 8799(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdte_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8801(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8805
		(_object
			(_prcs
				(line__8807(_arch 0 0 8807(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8771 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8772 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8773 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8774(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8774(_ent(_string \"lcd_teB"\))))
		(_gen (_int tipd_PADDO -3 0 8776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdte -3 0 8777(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8779(_ent(_in))))
		(_port (_int lcdte -4 0 8779(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdte_out -4 0 8789(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8791(_arch(_uni))))
		(_var (_int lcdte_zd -4 0 8811(_prcs 0((i 1)))))
		(_var (_int lcdte_GlitchData -6 0 8812(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8810(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1952736108 101)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644147206 Structure
(_unit VHDL (leds_7_b 0 8841(structure 0 8858))
	(_version vc6)
	(_time 1463644147207 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f8a8fea8f5afa8effffbbea7aefdaefefafeabfefd)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916160)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8869(_ent (_in))))
				(_port (_int T -4 0 8869(_ent (_in))))
				(_port (_int PAD -4 0 8869(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8866(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_7 0 8872(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8874(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8878
		(_object
			(_prcs
				(line__8880(_arch 0 0 8880(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8844 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8845 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8846 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8847(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8847(_ent(_string \"leds_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 8849(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds7 -3 0 8850(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8852(_ent(_in))))
		(_port (_int leds7 -4 0 8852(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8861(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds7_out -4 0 8862(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8864(_arch(_uni))))
		(_var (_int leds7_zd -4 0 8884(_prcs 0((i 1)))))
		(_var (_int leds7_GlitchData -6 0 8885(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8883(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 55)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644147222 Structure
(_unit VHDL (leds_6_b 0 8914(structure 0 8931))
	(_version vc6)
	(_time 1463644147223 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 075702010550571000044158500251010501540102)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916166)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8942(_ent (_in))))
				(_port (_int T -4 0 8942(_ent (_in))))
				(_port (_int PAD -4 0 8942(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8939(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_6 0 8945(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8947(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8951
		(_object
			(_prcs
				(line__8953(_arch 0 0 8953(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8917 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8918 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8919 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8920(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8920(_ent(_string \"leds_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 8922(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds6 -3 0 8923(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8925(_ent(_in))))
		(_port (_int leds6 -4 0 8925(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8934(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds6_out -4 0 8935(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8937(_arch(_uni))))
		(_var (_int leds6_zd -4 0 8957(_prcs 0((i 1)))))
		(_var (_int leds6_GlitchData -6 0 8958(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8956(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 54)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644147228 Structure
(_unit VHDL (leds_5_b 0 8987(structure 0 9004))
	(_version vc6)
	(_time 1463644147229 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 075702010550571000044158530251010501540102)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916175)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9015(_ent (_in))))
				(_port (_int T -4 0 9015(_ent (_in))))
				(_port (_int PAD -4 0 9015(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9012(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_5 0 9018(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9020(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9024
		(_object
			(_prcs
				(line__9026(_arch 0 0 9026(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8990 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8991 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8992 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8993(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8993(_ent(_string \"leds_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 8995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds5 -3 0 8996(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8998(_ent(_in))))
		(_port (_int leds5 -4 0 8998(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds5_out -4 0 9008(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9010(_arch(_uni))))
		(_var (_int leds5_zd -4 0 9030(_prcs 0((i 1)))))
		(_var (_int leds5_GlitchData -6 0 9031(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9029(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644147237 Structure
(_unit VHDL (leds_4_b 0 9060(structure 0 9077))
	(_version vc6)
	(_time 1463644147238 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 174712101540470010145148421241111511441112)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916181)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9088(_ent (_in))))
				(_port (_int T -4 0 9088(_ent (_in))))
				(_port (_int PAD -4 0 9088(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9085(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_4 0 9091(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9093(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9097
		(_object
			(_prcs
				(line__9099(_arch 0 0 9099(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9063 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9064 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9065 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9066(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9066(_ent(_string \"leds_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 9068(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds4 -3 0 9069(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9071(_ent(_in))))
		(_port (_int leds4 -4 0 9071(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds4_out -4 0 9081(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9083(_arch(_uni))))
		(_var (_int leds4_zd -4 0 9103(_prcs 0((i 1)))))
		(_var (_int leds4_GlitchData -6 0 9104(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9102(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644147243 Structure
(_unit VHDL (leds_3_b 0 9133(structure 0 9150))
	(_version vc6)
	(_time 1463644147244 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 174712101540470010145148451241111511441112)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916191)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9161(_ent (_in))))
				(_port (_int T -4 0 9161(_ent (_in))))
				(_port (_int PAD -4 0 9161(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9158(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_3 0 9164(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9166(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9170
		(_object
			(_prcs
				(line__9172(_arch 0 0 9172(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9136 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9137 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9138 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9139(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9139(_ent(_string \"leds_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 9141(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds3 -3 0 9142(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9144(_ent(_in))))
		(_port (_int leds3 -4 0 9144(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds3_out -4 0 9154(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9156(_arch(_uni))))
		(_var (_int leds3_zd -4 0 9176(_prcs 0((i 1)))))
		(_var (_int leds3_GlitchData -6 0 9177(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9175(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644147391 Structure
(_unit VHDL (leds_2_b 0 9206(structure 0 9223))
	(_version vc6)
	(_time 1463644147392 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code b3e3b6e7b5e4e3a4b4b0f5ece0b6e5b5b1b5e0b5b6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916197)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9234(_ent (_in))))
				(_port (_int T -4 0 9234(_ent (_in))))
				(_port (_int PAD -4 0 9234(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9231(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_2 0 9237(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9239(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9243
		(_object
			(_prcs
				(line__9245(_arch 0 0 9245(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9209 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9210 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9211 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9212(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9212(_ent(_string \"leds_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 9214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds2 -3 0 9215(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9217(_ent(_in))))
		(_port (_int leds2 -4 0 9217(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9226(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds2_out -4 0 9227(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9229(_arch(_uni))))
		(_var (_int leds2_zd -4 0 9249(_prcs 0((i 1)))))
		(_var (_int leds2_GlitchData -6 0 9250(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9248(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644147397 Structure
(_unit VHDL (leds_1_b 0 9279(structure 0 9296))
	(_version vc6)
	(_time 1463644147398 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code b3e3b6e7b5e4e3a4b4b0f5ece3b6e5b5b1b5e0b5b6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916206)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9307(_ent (_in))))
				(_port (_int T -4 0 9307(_ent (_in))))
				(_port (_int PAD -4 0 9307(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9304(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_1 0 9310(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9312(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9316
		(_object
			(_prcs
				(line__9318(_arch 0 0 9318(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9282 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9283 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9284 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9285(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9285(_ent(_string \"leds_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 9287(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds1 -3 0 9288(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9290(_ent(_in))))
		(_port (_int leds1 -4 0 9290(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9299(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds1_out -4 0 9300(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9302(_arch(_uni))))
		(_var (_int leds1_zd -4 0 9322(_prcs 0((i 1)))))
		(_var (_int leds1_GlitchData -6 0 9323(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9321(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644147409 Structure
(_unit VHDL (leds_0_b 0 9352(structure 0 9369))
	(_version vc6)
	(_time 1463644147410 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c292c797c59592d5c5c1849d93c794c4c0c491c4c7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916212)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9380(_ent (_in))))
				(_port (_int T -4 0 9380(_ent (_in))))
				(_port (_int PAD -4 0 9380(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9377(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_0 0 9383(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9385(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9389
		(_object
			(_prcs
				(line__9391(_arch 0 0 9391(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9355 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9356 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9357 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9358(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9358(_ent(_string \"leds_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 9360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds0 -3 0 9361(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9363(_ent(_in))))
		(_port (_int leds0 -4 0 9363(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9372(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds0_out -4 0 9373(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9375(_arch(_uni))))
		(_var (_int leds0_zd -4 0 9395(_prcs 0((i 1)))))
		(_var (_int leds0_GlitchData -6 0 9396(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9394(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1383          1463644147425 Structure
(_unit VHDL (oschb 0 9425(structure 0 9432))
	(_version vc6)
	(_time 1463644147426 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d282d281d38585c4dbd5c088d5d5d1d4d1d4dad4d0)
	(_ent
		(_time 1463643916222)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.osch
			(_object
				(_type (_int ~STRING~15128 1 2005(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int NOM_FREQ 0 1 2005(_ent(_string \"2.08"\))))
				(_port (_int STDBY -1 1 2007(_ent (_in))))
				(_port (_int OSC -1 1 2008(_ent (_out))))
				(_port (_int SEDSTDBY -1 1 2008(_ent (_out))))
			)
		)
	)
	(_inst INST10 0 9434(_comp .machxo2.components.osch)
		(_gen
			((NOM_FREQ)(_string \"20.46"\))
		)
		(_port
			((STDBY)(STDBY))
			((OSC)(OSC))
			((SEDSTDBY)(SEDSTDBY))
		)
		(_use (_ent machxo2 osch)
			(_gen
				((NOM_FREQ)(_string \"20.46"\))
			)
		)
	)
	(_object
		(_port (_int STDBY -1 0 9426(_ent(_in))))
		(_port (_int OSC -1 0 9426(_ent(_out))))
		(_port (_int SEDSTDBY -1 0 9426(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1729          1463644147438 Structure
(_unit VHDL (inst_clk 0 9445(structure 0 9459))
	(_version vc6)
	(_time 1463644147439 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code e2b2bdb1b5b4b5f5e5e1a4b8b0e4b1e4b0e4ebe4b7)
	(_ent
		(_time 1463643916228)
	)
	(_vital vital_level0)
	(_comp
		(OSCHB
			(_object
				(_port (_int STDBY -3 0 9467(_ent (_in))))
				(_port (_int OSC -3 0 9467(_ent (_out))))
				(_port (_int SEDSTDBY -3 0 9467(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -3 0 9464(_ent (_out))))
			)
		)
	)
	(_inst inst_clk_OSCH 0 9470(_comp OSCHB)
		(_port
			((STDBY)(GNDI))
			((OSC)(OSC_out))
			((SEDSTDBY)(_open))
		)
		(_use (_ent . OSCHB)
		)
	)
	(_inst DRIVEGND 0 9472(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9476
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9451(_ent(_string \"inst_clk"\))))
		(_port (_int OSC -3 0 9453(_ent(_out))))
		(_sig (_int OSC_out -3 0 9460(_arch(_uni((i 1))))))
		(_sig (_int GNDI -3 0 9462(_arch(_uni))))
		(_prcs
			(VitalBehavior(_arch 0 0 9480(_prcs (_simple)(_trgt(0))(_sens(1)))))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_model . Structure 1 -1)
)
I 000050 55 1271          1463644147444 Structure
(_unit VHDL (gsr5mode 0 9502(structure 0 9509))
	(_version vc6)
	(_time 1463644147445 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e2b2b3b0e3b4b4f1e6e7a6b8e5e4e6e4e7e4e5e5e1)
	(_ent
		(_time 1463643916238)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 9512(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 9514(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 9503(_ent(_in))))
		(_sig (_int GSRMODE -1 0 9510(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1782          1463644147456 Structure
(_unit VHDL (gsr_instb 0 9524(structure 0 9540))
	(_version vc6)
	(_time 1463644147457 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f1a1a0a0f3a7a7e4a4f3e8abf5f6f2f6f5f7f3f7f6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916253)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 9546(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 9549(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 9553
		(_object
			(_prcs
				(line__9555(_arch 0 0 9555(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9527 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9528 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9529 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9530(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9530(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 9532(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 9534(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 9543(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 9558(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 37200         1463644147501 Structure
(_unit VHDL (main 0 9579(structure 0 9588))
	(_version vc6)
	(_time 1463644147502 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2026742421777d3675247573317a782675267426212629)
	(_ent
		(_time 1463643916269)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int A1 -1 0 9681(_ent (_in))))
				(_port (_int DI1 -1 0 9681(_ent (_in))))
				(_port (_int LSR -1 0 9681(_ent (_in))))
				(_port (_int CLK -1 0 9682(_ent (_in))))
				(_port (_int F1 -1 0 9682(_ent (_out))))
				(_port (_int Q1 -1 0 9682(_ent (_out))))
				(_port (_int FCO -1 0 9683(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int A0 -1 0 9686(_ent (_in))))
				(_port (_int DI0 -1 0 9686(_ent (_in))))
				(_port (_int LSR -1 0 9686(_ent (_in))))
				(_port (_int CLK -1 0 9687(_ent (_in))))
				(_port (_int FCI -1 0 9687(_ent (_in))))
				(_port (_int F0 -1 0 9687(_ent (_out))))
				(_port (_int Q0 -1 0 9688(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int A0 -1 0 9691(_ent (_in))))
				(_port (_int DI0 -1 0 9691(_ent (_in))))
				(_port (_int CE -1 0 9691(_ent (_in))))
				(_port (_int CLK -1 0 9692(_ent (_in))))
				(_port (_int FCI -1 0 9692(_ent (_in))))
				(_port (_int F0 -1 0 9692(_ent (_out))))
				(_port (_int Q0 -1 0 9693(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int A1 -1 0 9696(_ent (_in))))
				(_port (_int A0 -1 0 9696(_ent (_in))))
				(_port (_int DI1 -1 0 9696(_ent (_in))))
				(_port (_int DI0 -1 0 9697(_ent (_in))))
				(_port (_int CE -1 0 9697(_ent (_in))))
				(_port (_int CLK -1 0 9697(_ent (_in))))
				(_port (_int FCI -1 0 9698(_ent (_in))))
				(_port (_int F0 -1 0 9698(_ent (_out))))
				(_port (_int Q0 -1 0 9698(_ent (_out))))
				(_port (_int F1 -1 0 9699(_ent (_out))))
				(_port (_int Q1 -1 0 9699(_ent (_out))))
				(_port (_int FCO -1 0 9699(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int A1 -1 0 9702(_ent (_in))))
				(_port (_int A0 -1 0 9702(_ent (_in))))
				(_port (_int DI1 -1 0 9702(_ent (_in))))
				(_port (_int DI0 -1 0 9703(_ent (_in))))
				(_port (_int CE -1 0 9703(_ent (_in))))
				(_port (_int CLK -1 0 9703(_ent (_in))))
				(_port (_int FCI -1 0 9704(_ent (_in))))
				(_port (_int F0 -1 0 9704(_ent (_out))))
				(_port (_int Q0 -1 0 9704(_ent (_out))))
				(_port (_int F1 -1 0 9705(_ent (_out))))
				(_port (_int Q1 -1 0 9705(_ent (_out))))
				(_port (_int FCO -1 0 9705(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int A1 -1 0 9708(_ent (_in))))
				(_port (_int A0 -1 0 9708(_ent (_in))))
				(_port (_int DI1 -1 0 9708(_ent (_in))))
				(_port (_int DI0 -1 0 9709(_ent (_in))))
				(_port (_int LSR -1 0 9709(_ent (_in))))
				(_port (_int CLK -1 0 9709(_ent (_in))))
				(_port (_int FCI -1 0 9710(_ent (_in))))
				(_port (_int F0 -1 0 9710(_ent (_out))))
				(_port (_int Q0 -1 0 9710(_ent (_out))))
				(_port (_int F1 -1 0 9711(_ent (_out))))
				(_port (_int Q1 -1 0 9711(_ent (_out))))
				(_port (_int FCO -1 0 9711(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int A1 -1 0 9714(_ent (_in))))
				(_port (_int A0 -1 0 9714(_ent (_in))))
				(_port (_int DI1 -1 0 9714(_ent (_in))))
				(_port (_int DI0 -1 0 9715(_ent (_in))))
				(_port (_int CE -1 0 9715(_ent (_in))))
				(_port (_int CLK -1 0 9715(_ent (_in))))
				(_port (_int FCI -1 0 9716(_ent (_in))))
				(_port (_int F0 -1 0 9716(_ent (_out))))
				(_port (_int Q0 -1 0 9716(_ent (_out))))
				(_port (_int F1 -1 0 9717(_ent (_out))))
				(_port (_int Q1 -1 0 9717(_ent (_out))))
				(_port (_int FCO -1 0 9717(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int A1 -1 0 9720(_ent (_in))))
				(_port (_int DI1 -1 0 9720(_ent (_in))))
				(_port (_int CE -1 0 9720(_ent (_in))))
				(_port (_int CLK -1 0 9721(_ent (_in))))
				(_port (_int F1 -1 0 9721(_ent (_out))))
				(_port (_int Q1 -1 0 9721(_ent (_out))))
				(_port (_int FCO -1 0 9722(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int A1 -1 0 9725(_ent (_in))))
				(_port (_int A0 -1 0 9725(_ent (_in))))
				(_port (_int DI1 -1 0 9725(_ent (_in))))
				(_port (_int DI0 -1 0 9726(_ent (_in))))
				(_port (_int LSR -1 0 9726(_ent (_in))))
				(_port (_int CLK -1 0 9726(_ent (_in))))
				(_port (_int FCI -1 0 9727(_ent (_in))))
				(_port (_int F0 -1 0 9727(_ent (_out))))
				(_port (_int Q0 -1 0 9727(_ent (_out))))
				(_port (_int F1 -1 0 9728(_ent (_out))))
				(_port (_int Q1 -1 0 9728(_ent (_out))))
				(_port (_int FCO -1 0 9728(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int C0 -1 0 9731(_ent (_in))))
				(_port (_int B0 -1 0 9731(_ent (_in))))
				(_port (_int A0 -1 0 9731(_ent (_in))))
				(_port (_int DI0 -1 0 9732(_ent (_in))))
				(_port (_int M1 -1 0 9732(_ent (_in))))
				(_port (_int CLK -1 0 9732(_ent (_in))))
				(_port (_int F0 -1 0 9733(_ent (_out))))
				(_port (_int Q0 -1 0 9733(_ent (_out))))
				(_port (_int Q1 -1 0 9733(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int C0 -1 0 9736(_ent (_in))))
				(_port (_int B0 -1 0 9736(_ent (_in))))
				(_port (_int DI0 -1 0 9736(_ent (_in))))
				(_port (_int CE -1 0 9737(_ent (_in))))
				(_port (_int CLK -1 0 9737(_ent (_in))))
				(_port (_int F0 -1 0 9737(_ent (_out))))
				(_port (_int Q0 -1 0 9738(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D0 -1 0 9741(_ent (_in))))
				(_port (_int C0 -1 0 9741(_ent (_in))))
				(_port (_int A0 -1 0 9741(_ent (_in))))
				(_port (_int DI0 -1 0 9742(_ent (_in))))
				(_port (_int CE -1 0 9742(_ent (_in))))
				(_port (_int CLK -1 0 9742(_ent (_in))))
				(_port (_int F0 -1 0 9743(_ent (_out))))
				(_port (_int Q0 -1 0 9743(_ent (_out))))
			)
		)
		(inst_lcd_sender_SLICE_14
			(_object
				(_port (_int D0 -1 0 9746(_ent (_in))))
				(_port (_int C0 -1 0 9746(_ent (_in))))
				(_port (_int B0 -1 0 9746(_ent (_in))))
				(_port (_int A0 -1 0 9747(_ent (_in))))
				(_port (_int DI0 -1 0 9747(_ent (_in))))
				(_port (_int M1 -1 0 9747(_ent (_in))))
				(_port (_int CLK -1 0 9748(_ent (_in))))
				(_port (_int F0 -1 0 9748(_ent (_out))))
				(_port (_int Q0 -1 0 9748(_ent (_out))))
				(_port (_int Q1 -1 0 9749(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 9752(_ent (_in))))
				(_port (_int C1 -1 0 9752(_ent (_in))))
				(_port (_int D0 -1 0 9752(_ent (_in))))
				(_port (_int C0 -1 0 9753(_ent (_in))))
				(_port (_int A0 -1 0 9753(_ent (_in))))
				(_port (_int DI0 -1 0 9753(_ent (_in))))
				(_port (_int LSR -1 0 9754(_ent (_in))))
				(_port (_int CLK -1 0 9754(_ent (_in))))
				(_port (_int F0 -1 0 9754(_ent (_out))))
				(_port (_int Q0 -1 0 9755(_ent (_out))))
				(_port (_int F1 -1 0 9755(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int DI0 -1 0 9758(_ent (_in))))
				(_port (_int LSR -1 0 9758(_ent (_in))))
				(_port (_int CLK -1 0 9758(_ent (_in))))
				(_port (_int F0 -1 0 9759(_ent (_out))))
				(_port (_int Q0 -1 0 9759(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int DI0 -1 0 9762(_ent (_in))))
				(_port (_int LSR -1 0 9762(_ent (_in))))
				(_port (_int CLK -1 0 9762(_ent (_in))))
				(_port (_int F0 -1 0 9763(_ent (_out))))
				(_port (_int Q0 -1 0 9763(_ent (_out))))
			)
		)
		(SLICE_20
			(_object
				(_port (_int DI0 -1 0 9766(_ent (_in))))
				(_port (_int LSR -1 0 9766(_ent (_in))))
				(_port (_int CLK -1 0 9766(_ent (_in))))
				(_port (_int F0 -1 0 9767(_ent (_out))))
				(_port (_int Q0 -1 0 9767(_ent (_out))))
			)
		)
		(SLICE_22
			(_object
				(_port (_int DI0 -1 0 9770(_ent (_in))))
				(_port (_int LSR -1 0 9770(_ent (_in))))
				(_port (_int CLK -1 0 9770(_ent (_in))))
				(_port (_int F0 -1 0 9771(_ent (_out))))
				(_port (_int Q0 -1 0 9771(_ent (_out))))
			)
		)
		(SLICE_24
			(_object
				(_port (_int DI0 -1 0 9774(_ent (_in))))
				(_port (_int LSR -1 0 9774(_ent (_in))))
				(_port (_int CLK -1 0 9774(_ent (_in))))
				(_port (_int F0 -1 0 9775(_ent (_out))))
				(_port (_int Q0 -1 0 9775(_ent (_out))))
			)
		)
		(SLICE_26
			(_object
				(_port (_int DI0 -1 0 9778(_ent (_in))))
				(_port (_int LSR -1 0 9778(_ent (_in))))
				(_port (_int CLK -1 0 9778(_ent (_in))))
				(_port (_int F0 -1 0 9779(_ent (_out))))
				(_port (_int Q0 -1 0 9779(_ent (_out))))
				(_port (_int F1 -1 0 9779(_ent (_out))))
			)
		)
		(SLICE_27
			(_object
				(_port (_int D0 -1 0 9782(_ent (_in))))
				(_port (_int B0 -1 0 9782(_ent (_in))))
				(_port (_int LSR -1 0 9782(_ent (_in))))
				(_port (_int F0 -1 0 9783(_ent (_out))))
				(_port (_int Q0 -1 0 9783(_ent (_out))))
				(_port (_int F1 -1 0 9783(_ent (_out))))
			)
		)
		(i832_SLICE_28
			(_object
				(_port (_int D1 -1 0 9786(_ent (_in))))
				(_port (_int C1 -1 0 9786(_ent (_in))))
				(_port (_int B1 -1 0 9786(_ent (_in))))
				(_port (_int A1 -1 0 9787(_ent (_in))))
				(_port (_int D0 -1 0 9787(_ent (_in))))
				(_port (_int C0 -1 0 9787(_ent (_in))))
				(_port (_int B0 -1 0 9788(_ent (_in))))
				(_port (_int A0 -1 0 9788(_ent (_in))))
				(_port (_int M0 -1 0 9788(_ent (_in))))
				(_port (_int OFX0 -1 0 9789(_ent (_out))))
			)
		)
		(i828_SLICE_29
			(_object
				(_port (_int D1 -1 0 9792(_ent (_in))))
				(_port (_int C1 -1 0 9792(_ent (_in))))
				(_port (_int B1 -1 0 9792(_ent (_in))))
				(_port (_int A1 -1 0 9793(_ent (_in))))
				(_port (_int D0 -1 0 9793(_ent (_in))))
				(_port (_int C0 -1 0 9793(_ent (_in))))
				(_port (_int B0 -1 0 9794(_ent (_in))))
				(_port (_int A0 -1 0 9794(_ent (_in))))
				(_port (_int M0 -1 0 9794(_ent (_in))))
				(_port (_int OFX0 -1 0 9795(_ent (_out))))
			)
		)
		(SLICE_30
			(_object
				(_port (_int D1 -1 0 9798(_ent (_in))))
				(_port (_int C1 -1 0 9798(_ent (_in))))
				(_port (_int B1 -1 0 9798(_ent (_in))))
				(_port (_int A1 -1 0 9799(_ent (_in))))
				(_port (_int D0 -1 0 9799(_ent (_in))))
				(_port (_int A0 -1 0 9799(_ent (_in))))
				(_port (_int LSR -1 0 9800(_ent (_in))))
				(_port (_int F0 -1 0 9800(_ent (_out))))
				(_port (_int Q0 -1 0 9800(_ent (_out))))
				(_port (_int F1 -1 0 9801(_ent (_out))))
			)
		)
		(SLICE_31
			(_object
				(_port (_int D1 -1 0 9804(_ent (_in))))
				(_port (_int C1 -1 0 9804(_ent (_in))))
				(_port (_int D0 -1 0 9804(_ent (_in))))
				(_port (_int C0 -1 0 9805(_ent (_in))))
				(_port (_int B0 -1 0 9805(_ent (_in))))
				(_port (_int A0 -1 0 9805(_ent (_in))))
				(_port (_int F0 -1 0 9806(_ent (_out))))
				(_port (_int F1 -1 0 9806(_ent (_out))))
			)
		)
		(SLICE_32
			(_object
				(_port (_int D1 -1 0 9809(_ent (_in))))
				(_port (_int C1 -1 0 9809(_ent (_in))))
				(_port (_int B1 -1 0 9809(_ent (_in))))
				(_port (_int A1 -1 0 9810(_ent (_in))))
				(_port (_int D0 -1 0 9810(_ent (_in))))
				(_port (_int C0 -1 0 9810(_ent (_in))))
				(_port (_int B0 -1 0 9811(_ent (_in))))
				(_port (_int A0 -1 0 9811(_ent (_in))))
				(_port (_int LSR -1 0 9811(_ent (_in))))
				(_port (_int F0 -1 0 9812(_ent (_out))))
				(_port (_int Q0 -1 0 9812(_ent (_out))))
				(_port (_int F1 -1 0 9812(_ent (_out))))
			)
		)
		(SLICE_33
			(_object
				(_port (_int D1 -1 0 9815(_ent (_in))))
				(_port (_int C1 -1 0 9815(_ent (_in))))
				(_port (_int D0 -1 0 9815(_ent (_in))))
				(_port (_int C0 -1 0 9816(_ent (_in))))
				(_port (_int B0 -1 0 9816(_ent (_in))))
				(_port (_int A0 -1 0 9816(_ent (_in))))
				(_port (_int LSR -1 0 9817(_ent (_in))))
				(_port (_int F0 -1 0 9817(_ent (_out))))
				(_port (_int Q0 -1 0 9817(_ent (_out))))
				(_port (_int F1 -1 0 9818(_ent (_out))))
			)
		)
		(SLICE_34
			(_object
				(_port (_int D1 -1 0 9821(_ent (_in))))
				(_port (_int C1 -1 0 9821(_ent (_in))))
				(_port (_int D0 -1 0 9821(_ent (_in))))
				(_port (_int C0 -1 0 9822(_ent (_in))))
				(_port (_int B0 -1 0 9822(_ent (_in))))
				(_port (_int A0 -1 0 9822(_ent (_in))))
				(_port (_int LSR -1 0 9823(_ent (_in))))
				(_port (_int F0 -1 0 9823(_ent (_out))))
				(_port (_int Q0 -1 0 9823(_ent (_out))))
				(_port (_int F1 -1 0 9824(_ent (_out))))
			)
		)
		(SLICE_35
			(_object
				(_port (_int D1 -1 0 9827(_ent (_in))))
				(_port (_int C1 -1 0 9827(_ent (_in))))
				(_port (_int B1 -1 0 9827(_ent (_in))))
				(_port (_int A1 -1 0 9828(_ent (_in))))
				(_port (_int D0 -1 0 9828(_ent (_in))))
				(_port (_int C0 -1 0 9828(_ent (_in))))
				(_port (_int B0 -1 0 9829(_ent (_in))))
				(_port (_int A0 -1 0 9829(_ent (_in))))
				(_port (_int LSR -1 0 9829(_ent (_in))))
				(_port (_int F0 -1 0 9830(_ent (_out))))
				(_port (_int Q0 -1 0 9830(_ent (_out))))
				(_port (_int F1 -1 0 9830(_ent (_out))))
			)
		)
		(SLICE_36
			(_object
				(_port (_int D1 -1 0 9833(_ent (_in))))
				(_port (_int C1 -1 0 9833(_ent (_in))))
				(_port (_int B1 -1 0 9833(_ent (_in))))
				(_port (_int A1 -1 0 9834(_ent (_in))))
				(_port (_int D0 -1 0 9834(_ent (_in))))
				(_port (_int C0 -1 0 9834(_ent (_in))))
				(_port (_int B0 -1 0 9835(_ent (_in))))
				(_port (_int A0 -1 0 9835(_ent (_in))))
				(_port (_int M1 -1 0 9835(_ent (_in))))
				(_port (_int M0 -1 0 9836(_ent (_in))))
				(_port (_int CLK -1 0 9836(_ent (_in))))
				(_port (_int F0 -1 0 9836(_ent (_out))))
				(_port (_int Q0 -1 0 9837(_ent (_out))))
				(_port (_int F1 -1 0 9837(_ent (_out))))
				(_port (_int Q1 -1 0 9837(_ent (_out))))
			)
		)
		(SLICE_37
			(_object
				(_port (_int D1 -1 0 9840(_ent (_in))))
				(_port (_int C1 -1 0 9840(_ent (_in))))
				(_port (_int B1 -1 0 9840(_ent (_in))))
				(_port (_int A1 -1 0 9841(_ent (_in))))
				(_port (_int D0 -1 0 9841(_ent (_in))))
				(_port (_int C0 -1 0 9841(_ent (_in))))
				(_port (_int B0 -1 0 9842(_ent (_in))))
				(_port (_int A0 -1 0 9842(_ent (_in))))
				(_port (_int M0 -1 0 9842(_ent (_in))))
				(_port (_int CLK -1 0 9843(_ent (_in))))
				(_port (_int F0 -1 0 9843(_ent (_out))))
				(_port (_int Q0 -1 0 9843(_ent (_out))))
				(_port (_int F1 -1 0 9844(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 9847(_ent (_in))))
				(_port (_int lcdbus8 -1 0 9847(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 9850(_ent (_in))))
				(_port (_int lcdbus9 -1 0 9850(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 9853(_ent (_in))))
				(_port (_int lcdbus4 -1 0 9853(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 9856(_ent (_in))))
				(_port (_int lcdbus5 -1 0 9856(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 9859(_ent (_in))))
				(_port (_int lcdbus6 -1 0 9859(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 9862(_ent (_in))))
				(_port (_int lcdbus7 -1 0 9862(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 9865(_ent (_in))))
				(_port (_int lcdbus12 -1 0 9865(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 9868(_ent (_in))))
				(_port (_int lcdbus3 -1 0 9868(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 9871(_ent (_in))))
				(_port (_int lcdbus2 -1 0 9871(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 9874(_ent (_in))))
				(_port (_int lcdbus11 -1 0 9874(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 9877(_ent (_in))))
				(_port (_int lcdbus13 -1 0 9877(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 9880(_ent (_in))))
				(_port (_int lcdbus14 -1 0 9880(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 9883(_ent (_in))))
				(_port (_int lcdbus15 -1 0 9883(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 9886(_ent (_in))))
				(_port (_int lcdbus10 -1 0 9886(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 9889(_ent (_in))))
				(_port (_int lcdbus1 -1 0 9889(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 9892(_ent (_in))))
				(_port (_int lcdbus0 -1 0 9892(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 9895(_ent (_in))))
				(_port (_int lcdrs -1 0 9895(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 9898(_ent (_in))))
				(_port (_int lcdwr -1 0 9898(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 9901(_ent (_in))))
				(_port (_int lcdreset -1 0 9901(_ent (_out))))
			)
		)
		(lcd_teB
			(_object
				(_port (_int PADDO -1 0 9904(_ent (_in))))
				(_port (_int lcdte -1 0 9904(_ent (_out))))
			)
		)
		(leds_7_B
			(_object
				(_port (_int PADDO -1 0 9907(_ent (_in))))
				(_port (_int leds7 -1 0 9907(_ent (_out))))
			)
		)
		(leds_6_B
			(_object
				(_port (_int PADDO -1 0 9910(_ent (_in))))
				(_port (_int leds6 -1 0 9910(_ent (_out))))
			)
		)
		(leds_5_B
			(_object
				(_port (_int PADDO -1 0 9913(_ent (_in))))
				(_port (_int leds5 -1 0 9913(_ent (_out))))
			)
		)
		(leds_4_B
			(_object
				(_port (_int PADDO -1 0 9916(_ent (_in))))
				(_port (_int leds4 -1 0 9916(_ent (_out))))
			)
		)
		(leds_3_B
			(_object
				(_port (_int PADDO -1 0 9919(_ent (_in))))
				(_port (_int leds3 -1 0 9919(_ent (_out))))
			)
		)
		(leds_2_B
			(_object
				(_port (_int PADDO -1 0 9922(_ent (_in))))
				(_port (_int leds2 -1 0 9922(_ent (_out))))
			)
		)
		(leds_1_B
			(_object
				(_port (_int PADDO -1 0 9925(_ent (_in))))
				(_port (_int leds1 -1 0 9925(_ent (_out))))
			)
		)
		(leds_0_B
			(_object
				(_port (_int PADDO -1 0 9928(_ent (_in))))
				(_port (_int leds0 -1 0 9928(_ent (_out))))
			)
		)
		(inst_clk
			(_object
				(_port (_int OSC -1 0 9931(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 9934(_ent (_in))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 9937(_comp SLICE_0)
		(_port
			((A1)(n6))
			((DI1)(n35))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((F1)(n35))
			((Q1)(n6))
			((FCO)(n1061))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 9940(_comp SLICE_1)
		(_port
			((A0)(count_5))
			((DI0)(n30))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1063))
			((F0)(n30))
			((Q0)(count_5))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 9943(_comp SLICE_2)
		(_port
			((A0)(tmp_7))
			((DI0)(n38))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1060))
			((F0)(n38))
			((Q0)(tmp_7))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 9946(_comp SLICE_3)
		(_port
			((A1)(tmp_6))
			((A0)(tmp_5))
			((DI1)(n39))
			((DI0)(n40))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1059))
			((F0)(n40))
			((Q0)(tmp_5))
			((F1)(n39))
			((Q1)(tmp_6))
			((FCO)(n1060))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 9950(_comp SLICE_4)
		(_port
			((A1)(tmp_2))
			((A0)(tmp_1))
			((DI1)(n43))
			((DI0)(n44))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1057))
			((F0)(n44))
			((Q0)(tmp_1))
			((F1)(n43))
			((Q1)(tmp_2))
			((FCO)(n1058))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 9954(_comp SLICE_5)
		(_port
			((A1)(count_4))
			((A0)(count_3))
			((DI1)(n31))
			((DI0)(n32))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1062))
			((F0)(n32))
			((Q0)(count_3))
			((F1)(n31))
			((Q1)(count_4))
			((FCO)(n1063))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 9958(_comp SLICE_6)
		(_port
			((A1)(tmp_4))
			((A0)(tmp_3))
			((DI1)(n41))
			((DI0)(n42))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1058))
			((F0)(n42))
			((Q0)(tmp_3))
			((F1)(n41))
			((Q1)(tmp_4))
			((FCO)(n1059))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 9962(_comp SLICE_7)
		(_port
			((A1)(tmp_0))
			((DI1)(n45))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((F1)(n45))
			((Q1)(tmp_0))
			((FCO)(n1057))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 9965(_comp SLICE_8)
		(_port
			((A1)(count_2))
			((A0)(count_1))
			((DI1)(n33))
			((DI0)(n34))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1061))
			((F0)(n34))
			((Q0)(count_1))
			((F1)(n33))
			((Q1)(count_2))
			((FCO)(n1062))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_11I 0 9969(_comp SLICE_11)
		(_port
			((C0)(n577))
			((B0)(n576))
			((A0)(n343))
			((DI0)(clk133_enable_10))
			((M1)(inst_lcd_sender_n338))
			((CLK)(clk133))
			((F0)(clk133_enable_10))
			((Q0)(inst_lcd_sender_n342))
			((Q1)(inst_lcd_sender_n358))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 9973(_comp SLICE_12)
		(_port
			((C0)(n580))
			((B0)(n581))
			((DI0)(n1124))
			((CE)(clk133_enable_10))
			((CLK)(clk133))
			((F0)(n1124))
			((Q0)(lcd_rs_c))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 9976(_comp SLICE_13)
		(_port
			((D0)(n1096))
			((C0)(tmp_0))
			((A0)(lcd_te_c))
			((DI0)(lcd_te_N_87))
			((CE)(clk133_enable_8))
			((CLK)(clk133))
			((F0)(lcd_te_N_87))
			((Q0)(lcd_te_c))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst inst_lcd_sender_SLICE_14I 0 9980(_comp inst_lcd_sender_SLICE_14)
		(_port
			((D0)(inst_lcd_sender_n341))
			((C0)(inst_lcd_sender_n358))
			((B0)(lcd_wr_c))
			((A0)(clk133_enable_10))
			((DI0)(inst_lcd_sender_lcd_wr_N_152))
			((M1)(inst_lcd_sender_n342))
			((CLK)(clk133))
			((F0)(inst_lcd_sender_lcd_wr_N_152))
			((Q0)(lcd_wr_c))
			((Q1)(inst_lcd_sender_n341))
		)
		(_use (_ent . inst_lcd_sender_SLICE_14)
		)
	)
	(_inst SLICE_15I 0 9986(_comp SLICE_15)
		(_port
			((D1)(n577))
			((C1)(n576))
			((D0)(n577))
			((C0)(n576))
			((A0)(n343))
			((DI0)(n565))
			((LSR)(inst_lcd_sender_n358))
			((CLK)(clk133))
			((F0)(n565))
			((Q0)(n343))
			((F1)(n1125))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 9990(_comp SLICE_16)
		(_port
			((DI0)(n1139_001_BUF1))
			((LSR)(n1122))
			((CLK)(FSM_lcd_arbiter_3_N_2_0))
			((F0)(n1139_001_BUF1))
			((Q0)(n572))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst SLICE_18I 0 9993(_comp SLICE_18)
		(_port
			((DI0)(n1139_000_BUF1))
			((LSR)(lcd_sender_go_N_100))
			((CLK)(lcd_sender_go_N_100))
			((F0)(n1139_000_BUF1))
			((Q0)(n576))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst SLICE_20I 0 9996(_comp SLICE_20)
		(_port
			((DI0)(n1139))
			((LSR)(lcd_sender_data1command0_N_92))
			((CLK)(lcd_sender_data1command0_N_92))
			((F0)(n1139))
			((Q0)(n580))
		)
		(_use (_ent . SLICE_20)
		)
	)
	(_inst SLICE_22I 0 9999(_comp SLICE_22)
		(_port
			((DI0)(n1139_004_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_17))
			((CLK)(leds_c_generated_1))
			((F0)(n1139_004_BUF1))
			((Q0)(n584))
		)
		(_use (_ent . SLICE_22)
		)
	)
	(_inst SLICE_24I 0 10002(_comp SLICE_24)
		(_port
			((DI0)(n1139_003_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_14))
			((CLK)(leds_c_generated_2))
			((F0)(n1139_003_BUF1))
			((Q0)(n588))
		)
		(_use (_ent . SLICE_24)
		)
	)
	(_inst SLICE_26I 0 10005(_comp SLICE_26)
		(_port
			((DI0)(n1139_002_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_11))
			((CLK)(leds_c_generated_3))
			((F0)(n1139_002_BUF1))
			((Q0)(n592))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_26)
		)
	)
	(_inst SLICE_27I 0 10009(_comp SLICE_27)
		(_port
			((D0)(count_2))
			((B0)(count_1))
			((LSR)(leds_c_generated_3))
			((F0)(n4))
			((Q0)(n593))
			((F1)(VCC_net))
		)
		(_use (_ent . SLICE_27)
		)
	)
	(_inst i832_SLICE_28I 0 10012(_comp i832_SLICE_28)
		(_port
			((D1)(n592))
			((C1)(n577))
			((B1)(n593))
			((A1)(n576))
			((D0)(n1129))
			((C0)(n1127))
			((B0)(n1125))
			((A0)(n1128))
			((M0)(n1126))
			((OFX0)(lcd_sender_go_N_100))
		)
		(_use (_ent . i832_SLICE_28)
		)
	)
	(_inst i828_SLICE_29I 0 10015(_comp i828_SLICE_29)
		(_port
			((D1)(n581))
			((C1)(n592))
			((B1)(n580))
			((A1)(n593))
			((D0)(n1128))
			((C0)(n1129))
			((B0)(n1124))
			((A0)(n1127))
			((M0)(n1126))
			((OFX0)(lcd_sender_data1command0_N_92))
		)
		(_use (_ent . i828_SLICE_29)
		)
	)
	(_inst SLICE_30I 0 10019(_comp SLICE_30)
		(_port
			((D1)(n1126))
			((C1)(n1127))
			((B1)(n1128))
			((A1)(n1129))
			((D0)(n572))
			((A0)(n573))
			((LSR)(leds_c_generated_2))
			((F0)(n1129))
			((Q0)(n589))
			((F1)(FSM_lcd_arbiter_3_N_2_0))
		)
		(_use (_ent . SLICE_30)
		)
	)
	(_inst SLICE_31I 0 10023(_comp SLICE_31)
		(_port
			((D1)(n593))
			((C1)(n592))
			((D0)(n1126))
			((C0)(n1128))
			((B0)(n1129))
			((A0)(n1127))
			((F0)(n1122))
			((F1)(n1128))
		)
		(_use (_ent . SLICE_31)
		)
	)
	(_inst SLICE_32I 0 10026(_comp SLICE_32)
		(_port
			((D1)(tmp_5))
			((C1)(n12))
			((B1)(tmp_4))
			((A1)(tmp_7))
			((D0)(tmp_6))
			((C0)(tmp_3))
			((B0)(tmp_2))
			((A0)(tmp_1))
			((LSR)(leds_c_generated_1))
			((F0)(n12))
			((Q0)(n585))
			((F1)(n1096))
		)
		(_use (_ent . SLICE_32)
		)
	)
	(_inst SLICE_33I 0 10030(_comp SLICE_33)
		(_port
			((D1)(n585))
			((C1)(n584))
			((D0)(n1126))
			((C0)(n1128))
			((B0)(n1127))
			((A0)(n1129))
			((LSR)(lcd_sender_go_N_100))
			((F0)(FSM_lcd_arbiter_3_N_17))
			((Q0)(n577))
			((F1)(n1127))
		)
		(_use (_ent . SLICE_33)
		)
	)
	(_inst SLICE_34I 0 10034(_comp SLICE_34)
		(_port
			((D1)(n588))
			((C1)(n589))
			((D0)(n1129))
			((C0)(n1126))
			((B0)(n1128))
			((A0)(n1127))
			((LSR)(lcd_sender_data1command0_N_92))
			((F0)(leds_c_generated_1))
			((Q0)(n581))
			((F1)(n1126))
		)
		(_use (_ent . SLICE_34)
		)
	)
	(_inst SLICE_35I 0 10038(_comp SLICE_35)
		(_port
			((D1)(count_5))
			((C1)(count_3))
			((B1)(n4))
			((A1)(count_4))
			((D0)(tmp_0))
			((C0)(clk133_enable_8))
			((B0)(lcd_te_c))
			((A0)(n1096))
			((LSR)(FSM_lcd_arbiter_3_N_2_0))
			((F0)(clk133_enable_9))
			((Q0)(n573))
			((F1)(clk133_enable_8))
		)
		(_use (_ent . SLICE_35)
		)
	)
	(_inst SLICE_36I 0 10043(_comp SLICE_36)
		(_port
			((D1)(n1128))
			((C1)(n1126))
			((B1)(n1127))
			((A1)(n1129))
			((D0)(n1128))
			((C0)(n1126))
			((B0)(n1127))
			((A0)(n1129))
			((M1)(inst_lcd_sender_n340))
			((M0)(inst_lcd_sender_n341))
			((CLK)(clk133))
			((F0)(FSM_lcd_arbiter_3_N_14))
			((Q0)(inst_lcd_sender_n340))
			((F1)(FSM_lcd_arbiter_3_N_11))
			((Q1)(inst_lcd_sender_n339))
		)
		(_use (_ent . SLICE_36)
		)
	)
	(_inst SLICE_37I 0 10049(_comp SLICE_37)
		(_port
			((D1)(n1129))
			((C1)(n1127))
			((B1)(n1128))
			((A1)(n1126))
			((D0)(n1129))
			((C0)(n1127))
			((B0)(n1128))
			((A0)(n1126))
			((M0)(inst_lcd_sender_n339))
			((CLK)(clk133))
			((F0)(leds_c_generated_2))
			((Q0)(inst_lcd_sender_n338))
			((F1)(leds_c_generated_3))
		)
		(_use (_ent . SLICE_37)
		)
	)
	(_inst lcd_bus_8_I 0 10054(_comp lcd_bus_8_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_9_I 0 10056(_comp lcd_bus_9_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_4_I 0 10058(_comp lcd_bus_4_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_5_I 0 10060(_comp lcd_bus_5_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_6_I 0 10062(_comp lcd_bus_6_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_7_I 0 10064(_comp lcd_bus_7_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_12_I 0 10066(_comp lcd_bus_12_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_3_I 0 10068(_comp lcd_bus_3_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 10070(_comp lcd_bus_2_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_11_I 0 10072(_comp lcd_bus_11_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_13_I 0 10074(_comp lcd_bus_13_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_14_I 0 10076(_comp lcd_bus_14_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_15_I 0 10078(_comp lcd_bus_15_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_10_I 0 10080(_comp lcd_bus_10_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_1_I 0 10082(_comp lcd_bus_1_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 10084(_comp lcd_bus_0_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_rsI 0 10086(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 10088(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst lcd_resetI 0 10090(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_teI 0 10092(_comp lcd_teB)
		(_port
			((PADDO)(lcd_te_c))
			((lcdte)(lcd_te))
		)
		(_use (_ent . lcd_teB)
		)
	)
	(_inst leds_7_I 0 10094(_comp leds_7_B)
		(_port
			((PADDO)(VCC_net))
			((leds7)(leds(7)))
		)
		(_use (_ent . leds_7_B)
		)
	)
	(_inst leds_6_I 0 10096(_comp leds_6_B)
		(_port
			((PADDO)(VCC_net))
			((leds6)(leds(6)))
		)
		(_use (_ent . leds_6_B)
		)
	)
	(_inst leds_5_I 0 10098(_comp leds_5_B)
		(_port
			((PADDO)(VCC_net))
			((leds5)(leds(5)))
		)
		(_use (_ent . leds_5_B)
		)
	)
	(_inst leds_4_I 0 10100(_comp leds_4_B)
		(_port
			((PADDO)(VCC_net))
			((leds4)(leds(4)))
		)
		(_use (_ent . leds_4_B)
		)
	)
	(_inst leds_3_I 0 10102(_comp leds_3_B)
		(_port
			((PADDO)(VCC_net))
			((leds3)(leds(3)))
		)
		(_use (_ent . leds_3_B)
		)
	)
	(_inst leds_2_I 0 10104(_comp leds_2_B)
		(_port
			((PADDO)(VCC_net))
			((leds2)(leds(2)))
		)
		(_use (_ent . leds_2_B)
		)
	)
	(_inst leds_1_I 0 10106(_comp leds_1_B)
		(_port
			((PADDO)(VCC_net))
			((leds1)(leds(1)))
		)
		(_use (_ent . leds_1_B)
		)
	)
	(_inst leds_0_I 0 10108(_comp leds_0_B)
		(_port
			((PADDO)(VCC_net))
			((leds0)(leds(0)))
		)
		(_use (_ent . leds_0_B)
		)
	)
	(_inst inst_clkI 0 10110(_comp inst_clk)
		(_port
			((OSC)(clk133))
		)
		(_use (_ent . inst_clk)
		)
	)
	(_inst GSR_INST 0 10112(_comp GSR_INSTB)
		(_port
			((GSRNET)(lcd_te_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst PUR_INST 0 10114(_comp .machxo2.components.pur)
		(_port
			((pur)(VCC_net))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9580(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 9580(_ent(_out))))
		(_port (_int lcd_rs -1 0 9580(_ent(_out))))
		(_port (_int lcd_wr -1 0 9581(_ent(_out))))
		(_port (_int lcd_reset -1 0 9581(_ent(_out))))
		(_port (_int lcd_te -1 0 9582(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9582(_array -1 ((_dto i 7 i 0)))))
		(_port (_int leds 1 0 9582(_ent(_out))))
		(_sig (_int n6 -1 0 9589(_arch(_uni))))
		(_sig (_int n35 -1 0 9590(_arch(_uni))))
		(_sig (_int clk133_enable_8 -1 0 9591(_arch(_uni))))
		(_sig (_int clk133 -1 0 9592(_arch(_uni))))
		(_sig (_int n1061 -1 0 9593(_arch(_uni))))
		(_sig (_int count_5 -1 0 9594(_arch(_uni))))
		(_sig (_int n30 -1 0 9595(_arch(_uni))))
		(_sig (_int n1063 -1 0 9596(_arch(_uni))))
		(_sig (_int tmp_7 -1 0 9597(_arch(_uni))))
		(_sig (_int n38 -1 0 9598(_arch(_uni))))
		(_sig (_int clk133_enable_9 -1 0 9599(_arch(_uni))))
		(_sig (_int n1060 -1 0 9600(_arch(_uni))))
		(_sig (_int tmp_6 -1 0 9601(_arch(_uni))))
		(_sig (_int tmp_5 -1 0 9602(_arch(_uni))))
		(_sig (_int n39 -1 0 9603(_arch(_uni))))
		(_sig (_int n40 -1 0 9604(_arch(_uni))))
		(_sig (_int n1059 -1 0 9605(_arch(_uni))))
		(_sig (_int tmp_2 -1 0 9606(_arch(_uni))))
		(_sig (_int tmp_1 -1 0 9607(_arch(_uni))))
		(_sig (_int n43 -1 0 9608(_arch(_uni))))
		(_sig (_int n44 -1 0 9609(_arch(_uni))))
		(_sig (_int n1057 -1 0 9610(_arch(_uni))))
		(_sig (_int n1058 -1 0 9611(_arch(_uni))))
		(_sig (_int count_4 -1 0 9612(_arch(_uni))))
		(_sig (_int count_3 -1 0 9613(_arch(_uni))))
		(_sig (_int n31 -1 0 9614(_arch(_uni))))
		(_sig (_int n32 -1 0 9615(_arch(_uni))))
		(_sig (_int n1062 -1 0 9616(_arch(_uni))))
		(_sig (_int tmp_4 -1 0 9617(_arch(_uni))))
		(_sig (_int tmp_3 -1 0 9618(_arch(_uni))))
		(_sig (_int n41 -1 0 9619(_arch(_uni))))
		(_sig (_int n42 -1 0 9620(_arch(_uni))))
		(_sig (_int tmp_0 -1 0 9621(_arch(_uni))))
		(_sig (_int n45 -1 0 9622(_arch(_uni))))
		(_sig (_int count_2 -1 0 9623(_arch(_uni))))
		(_sig (_int count_1 -1 0 9624(_arch(_uni))))
		(_sig (_int n33 -1 0 9625(_arch(_uni))))
		(_sig (_int n34 -1 0 9626(_arch(_uni))))
		(_sig (_int n577 -1 0 9627(_arch(_uni))))
		(_sig (_int n576 -1 0 9628(_arch(_uni))))
		(_sig (_int n343 -1 0 9629(_arch(_uni))))
		(_sig (_int clk133_enable_10 -1 0 9630(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n338 -1 0 9631(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n342 -1 0 9632(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n358 -1 0 9633(_arch(_uni))))
		(_sig (_int n580 -1 0 9634(_arch(_uni))))
		(_sig (_int n581 -1 0 9635(_arch(_uni))))
		(_sig (_int n1124 -1 0 9636(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 9637(_arch(_uni))))
		(_sig (_int n1096 -1 0 9638(_arch(_uni))))
		(_sig (_int lcd_te_c -1 0 9639(_arch(_uni))))
		(_sig (_int lcd_te_N_87 -1 0 9640(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n341 -1 0 9641(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 9642(_arch(_uni))))
		(_sig (_int inst_lcd_sender_lcd_wr_N_152 -1 0 9643(_arch(_uni))))
		(_sig (_int n565 -1 0 9644(_arch(_uni))))
		(_sig (_int n1125 -1 0 9645(_arch(_uni))))
		(_sig (_int n1139_001_BUF1 -1 0 9646(_arch(_uni))))
		(_sig (_int n1122 -1 0 9647(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_2_0 -1 0 9648(_arch(_uni))))
		(_sig (_int n572 -1 0 9649(_arch(_uni))))
		(_sig (_int n1139_000_BUF1 -1 0 9650(_arch(_uni))))
		(_sig (_int lcd_sender_go_N_100 -1 0 9651(_arch(_uni))))
		(_sig (_int n1139 -1 0 9652(_arch(_uni))))
		(_sig (_int lcd_sender_data1command0_N_92 -1 0 9653(_arch(_uni))))
		(_sig (_int n1139_004_BUF1 -1 0 9654(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_17 -1 0 9655(_arch(_uni))))
		(_sig (_int leds_c_generated_1 -1 0 9656(_arch(_uni))))
		(_sig (_int n584 -1 0 9657(_arch(_uni))))
		(_sig (_int n1139_003_BUF1 -1 0 9658(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_14 -1 0 9659(_arch(_uni))))
		(_sig (_int leds_c_generated_2 -1 0 9660(_arch(_uni))))
		(_sig (_int n588 -1 0 9661(_arch(_uni))))
		(_sig (_int n1139_002_BUF1 -1 0 9662(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_11 -1 0 9663(_arch(_uni))))
		(_sig (_int leds_c_generated_3 -1 0 9664(_arch(_uni))))
		(_sig (_int n592 -1 0 9665(_arch(_uni))))
		(_sig (_int GND_net -1 0 9666(_arch(_uni))))
		(_sig (_int n4 -1 0 9667(_arch(_uni))))
		(_sig (_int n593 -1 0 9668(_arch(_uni))))
		(_sig (_int VCC_net -1 0 9669(_arch(_uni))))
		(_sig (_int n1129 -1 0 9670(_arch(_uni))))
		(_sig (_int n1127 -1 0 9671(_arch(_uni))))
		(_sig (_int n1128 -1 0 9672(_arch(_uni))))
		(_sig (_int n1126 -1 0 9673(_arch(_uni))))
		(_sig (_int n573 -1 0 9674(_arch(_uni))))
		(_sig (_int n589 -1 0 9675(_arch(_uni))))
		(_sig (_int n12 -1 0 9676(_arch(_uni))))
		(_sig (_int n585 -1 0 9677(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n340 -1 0 9678(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n339 -1 0 9679(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 368 0 structure_con
(_configuration VHDL (structure_con 0 10121 (main))
	(_version vc6)
	(_time 1463644147533 2016.05.19 09:49:07)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 3f383c3b6d6969283a3c2c646a383a383d393a3a69)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2407          1463644147924 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463644147925 2016.05.19 09:49:07)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code c5c2c090c59392d2c291d79f91c390c3c6c3cdc2c1)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int en -1 0 34(_ent (_in))))
				(_port (_int sender_go -1 0 35(_ent (_in))))
				(_port (_int sender_data1command0 -1 0 36(_ent (_in))))
				(_port (_int sender_payload 0 0 37(_ent (_in))))
				(_port (_int lcd_bus 1 0 38(_ent (_out))))
				(_port (_int lcd_rs -1 0 39(_ent (_out))))
				(_port (_int lcd_wr -1 0 40(_ent (_out))))
				(_port (_int sender_busy -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
			((sender_go)(sender_go))
			((sender_data1command0)(sender_data1command0))
			((sender_payload)(sender_payload))
			((lcd_bus)(lcd_bus))
			((lcd_rs)(lcd_rs))
			((lcd_wr)(lcd_wr))
			((sender_busy)(sender_busy))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((en)(en))
				((sender_go)(sender_go))
				((sender_data1command0)(sender_data1command0))
				((sender_payload)(sender_payload))
				((lcd_bus)(lcd_bus))
				((lcd_rs)(lcd_rs))
				((lcd_wr)(lcd_wr))
				((sender_busy)(sender_busy))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 45(_arch(_uni))))
		(_sig (_int rst -1 0 46(_arch(_uni))))
		(_sig (_int en -1 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 50(_arch(_uni))))
		(_sig (_int sender_busy -1 0 51(_arch(_uni))))
		(_sig (_int sender_go -1 0 52(_arch(_uni))))
		(_sig (_int sender_data1command0 -1 0 53(_arch(_uni))))
		(_sig (_int sender_payload 2 0 54(_arch(_uni))))
		(_prcs
			(tb(_arch 0 0 74(_prcs )))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000049 55 1196          1463644148064 behavior
(_unit VHDL (testbench 0 25(behavior 1 28))
	(_version vc6)
	(_time 1463644148065 2016.05.19 09:49:08)
	(_source (\./../../lcd_sender_tb.vhd\(\./../../clk_div2_tb.vhd\)))
	(_parameters tan)
	(_code 5255545155040545540740080654075451545a5556)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(clk_div2
			(_object
				(_port (_int clkin -1 1 32(_ent (_in))))
				(_port (_int rst -1 1 33(_ent (_in))))
				(_port (_int clkout -1 1 34(_ent (_out))))
			)
		)
	)
	(_inst uut 1 49(_comp clk_div2)
		(_port
			((clkin)(clk))
			((rst)(reset))
			((clkout)(clkout))
		)
		(_use (_implicit)
			(_port
				((clkin)(clkin))
				((rst)(rst))
				((clkout)(clkout))
			)
		)
	)
	(_object
		(_sig (_int clkout -1 1 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 1 40(_arch(_uni((i 2))))))
		(_sig (_int reset -1 1 41(_arch(_uni((i 3))))))
		(_prcs
			(line__45(_arch 0 1 45(_assignment (_trgt(1))(_sens(1)))))
			(line__46(_arch 1 1 46(_assignment (_trgt(2)))))
			(tb(_arch 2 1 57(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000050 55 1901          1463644198811 Structure
(_unit VHDL (vmuxregsre 0 17(structure 0 26))
	(_version vc6)
	(_time 1463644198812 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8dd983838ddbdc9a84899fd7d98b8a8a8e8a8f8b88)
	(_ent
		(_time 1463643915146)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3iy
			(_object
				(_type (_int ~STRING~1572 1 811(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 811(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 813(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 814(_ent (_in((i 1))))))
				(_port (_int sp -1 1 815(_ent (_in((i 1))))))
				(_port (_int ck -1 1 816(_ent (_in((i 1))))))
				(_port (_int sd -1 1 817(_ent (_in((i 1))))))
				(_port (_int cd -1 1 818(_ent (_in((i 1))))))
				(_port (_int q -1 1 819(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 28(_comp .machxo2.components.fl1p3iy)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3iy)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 18(_ent(_in))))
		(_port (_int D1 -1 0 18(_ent(_in))))
		(_port (_int SD -1 0 18(_ent(_in))))
		(_port (_int SP -1 0 19(_ent(_in))))
		(_port (_int CK -1 0 19(_ent(_in))))
		(_port (_int LSR -1 0 19(_ent(_in))))
		(_port (_int Q -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 831           1463644198817 Structure
(_unit VHDL (vcc 0 39(structure 0 46))
	(_version vc6)
	(_time 1463644198818 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8dd98383dadada9a8a8b9ed7df8a8b8b8e8b8e8a8b)
	(_ent
		(_time 1463643915163)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 48(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 40(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3041          1463644198828 Structure
(_unit VHDL (ccu2b0 0 58(structure 0 68))
	(_version vc6)
	(_time 1463644198829 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9cc99793cccacd8f9f9c8ec3cd9a9f9a9f9b999f9e)
	(_ent
		(_time 1463643915177)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 70(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000000000"\))
			((init1)(_string \"0000010101010101"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000000000"\))
				((init1)(_string \"0000010101010101"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 59(_ent(_in))))
		(_port (_int B0 -1 0 59(_ent(_in))))
		(_port (_int C0 -1 0 59(_ent(_in))))
		(_port (_int D0 -1 0 60(_ent(_in))))
		(_port (_int A1 -1 0 60(_ent(_in))))
		(_port (_int B1 -1 0 60(_ent(_in))))
		(_port (_int C1 -1 0 61(_ent(_in))))
		(_port (_int D1 -1 0 61(_ent(_in))))
		(_port (_int CI -1 0 61(_ent(_in))))
		(_port (_int S0 -1 0 62(_ent(_out))))
		(_port (_int S1 -1 0 62(_ent(_out))))
		(_port (_int CO1 -1 0 62(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 831           1463644198842 Structure
(_unit VHDL (gnd 0 83(structure 0 90))
	(_version vc6)
	(_time 1463644198843 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code acf9a3fbaafbfcbaaaaae9f6f9aaabaaf9aaa8aaab)
	(_ent
		(_time 1463643915183)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 92(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 84(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7999          1463644198857 Structure
(_unit VHDL (slice_0 0 102(structure 0 139))
	(_version vc6)
	(_time 1463644198858 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code bce8b7e8bcebe1aaebb3a9e5bbbfbcbbbfbaefbab5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915192)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 156(_ent (_in))))
				(_port (_int D1 -5 0 156(_ent (_in))))
				(_port (_int SD -5 0 156(_ent (_in))))
				(_port (_int SP -5 0 157(_ent (_in))))
				(_port (_int CK -5 0 157(_ent (_in))))
				(_port (_int LSR -5 0 157(_ent (_in))))
				(_port (_int Q -5 0 158(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 161(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 164(_ent (_in))))
				(_port (_int B0 -5 0 164(_ent (_in))))
				(_port (_int C0 -5 0 164(_ent (_in))))
				(_port (_int D0 -5 0 165(_ent (_in))))
				(_port (_int A1 -5 0 165(_ent (_in))))
				(_port (_int B1 -5 0 165(_ent (_in))))
				(_port (_int C1 -5 0 166(_ent (_in))))
				(_port (_int D1 -5 0 166(_ent (_in))))
				(_port (_int CI -5 0 166(_ent (_in))))
				(_port (_int S0 -5 0 167(_ent (_out))))
				(_port (_int S1 -5 0 167(_ent (_out))))
				(_port (_int CO1 -5 0 167(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 170(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i0 0 173(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 176(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_add_4_1 0 178(_comp ccu2B0)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 182(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 186
		(_object
			(_prcs
				(line__188(_arch 0 0 188(_procedure_call (_trgt(7))(_sens(0)))))
				(line__189(_arch 1 0 189(_procedure_call (_trgt(8))(_sens(1)))))
				(line__190(_arch 2 0 190(_procedure_call (_trgt(10))(_sens(2)))))
				(line__191(_arch 3 0 191(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 195
		(_object
			(_prcs
				(line__197(_arch 4 0 197(_procedure_call (_trgt(9))(_sens(8)))))
				(line__198(_arch 5 0 198(_procedure_call (_trgt(11))(_sens(10)))))
				(line__199(_arch 6 0 199(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 106 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 107 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 108(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_A1 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 116(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 129 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 131(_ent(_in))))
		(_port (_int DI1 -5 0 131(_ent(_in))))
		(_port (_int LSR -5 0 131(_ent(_in))))
		(_port (_int CLK -5 0 132(_ent(_in))))
		(_port (_int F1 -5 0 132(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 132(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 133(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 142(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 143(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 144(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 148(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 149(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 150(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 151(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 153(_arch(_uni))))
		(_sig (_int GNDI -5 0 154(_arch(_uni))))
		(_var (_int F1_zd -5 0 204(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 205(_prcs 0)))
		(_var (_int Q1_zd -5 0 206(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 207(_prcs 0)))
		(_var (_int FCO_zd -5 0 208(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 209(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 211(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 212(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 213(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 214(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 215(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 216(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 217(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 218(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 202(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(5395276)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
I 000050 55 3058          1463644198873 Structure
(_unit VHDL (ccu20001 0 322(structure 0 332))
	(_version vc6)
	(_time 1463644198874 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code cb9ec09e9a9d9ad8c8cedb949ac8cbc8cacdc8cdc8)
	(_ent
		(_time 1463643915208)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 334(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"0000000000000000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"0000000000000000"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 323(_ent(_in))))
		(_port (_int B0 -1 0 323(_ent(_in))))
		(_port (_int C0 -1 0 323(_ent(_in))))
		(_port (_int D0 -1 0 324(_ent(_in))))
		(_port (_int A1 -1 0 324(_ent(_in))))
		(_port (_int B1 -1 0 324(_ent(_in))))
		(_port (_int C1 -1 0 325(_ent(_in))))
		(_port (_int D1 -1 0 325(_ent(_in))))
		(_port (_int CI -1 0 325(_ent(_in))))
		(_port (_int S0 -1 0 326(_ent(_out))))
		(_port (_int S1 -1 0 326(_ent(_out))))
		(_port (_int CO1 -1 0 326(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8032          1463644198879 Structure
(_unit VHDL (slice_1 0 347(structure 0 385))
	(_version vc6)
	(_time 1463644198880 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code cb9fc09eca9c96dd9cc9de92ccc8caccc8cd98cdc2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915214)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 402(_ent (_in))))
				(_port (_int D1 -5 0 402(_ent (_in))))
				(_port (_int SD -5 0 402(_ent (_in))))
				(_port (_int SP -5 0 403(_ent (_in))))
				(_port (_int CK -5 0 403(_ent (_in))))
				(_port (_int LSR -5 0 403(_ent (_in))))
				(_port (_int Q -5 0 404(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 407(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 413(_ent (_in))))
				(_port (_int B0 -5 0 413(_ent (_in))))
				(_port (_int C0 -5 0 413(_ent (_in))))
				(_port (_int D0 -5 0 414(_ent (_in))))
				(_port (_int A1 -5 0 414(_ent (_in))))
				(_port (_int B1 -5 0 414(_ent (_in))))
				(_port (_int C1 -5 0 415(_ent (_in))))
				(_port (_int D1 -5 0 415(_ent (_in))))
				(_port (_int CI -5 0 415(_ent (_in))))
				(_port (_int S0 -5 0 416(_ent (_out))))
				(_port (_int S1 -5 0 416(_ent (_out))))
				(_port (_int CO1 -5 0 416(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 410(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i5 0 419(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 422(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_add_4_7 0 424(_comp ccu20001)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_inst DRIVEGND 0 428(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 432
		(_object
			(_prcs
				(line__434(_arch 0 0 434(_procedure_call (_trgt(7))(_sens(0)))))
				(line__435(_arch 1 0 435(_procedure_call (_trgt(8))(_sens(1)))))
				(line__436(_arch 2 0 436(_procedure_call (_trgt(10))(_sens(2)))))
				(line__437(_arch 3 0 437(_procedure_call (_trgt(12))(_sens(3)))))
				(line__438(_arch 4 0 438(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 442
		(_object
			(_prcs
				(line__444(_arch 5 0 444(_procedure_call (_trgt(9))(_sens(8)))))
				(line__445(_arch 6 0 445(_procedure_call (_trgt(11))(_sens(10)))))
				(line__446(_arch 7 0 446(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 350 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 351 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 352 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 353(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 353(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_A0 -3 0 355(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 356(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 357(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 358(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 359(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 361(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 362(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 363 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 364 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 365 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 366 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 367 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 368 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 369 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 370 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 371 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 372 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 373 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 374 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 375 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 377(_ent(_in))))
		(_port (_int DI0 -5 0 377(_ent(_in))))
		(_port (_int LSR -5 0 377(_ent(_in))))
		(_port (_int CLK -5 0 378(_ent(_in))))
		(_port (_int FCI -5 0 378(_ent(_in))))
		(_port (_int F0 -5 0 378(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 379(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 388(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 389(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 390(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 391(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 392(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 393(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 394(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 395(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 396(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 397(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 399(_arch(_uni))))
		(_sig (_int GNDI -5 0 400(_arch(_uni))))
		(_var (_int F0_zd -5 0 451(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 452(_prcs 0)))
		(_var (_int Q0_zd -5 0 453(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 454(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 456(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 457(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 458(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 459(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 460(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 461(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 462(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 463(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 449(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1915          1463644198922 Structure
(_unit VHDL (vmuxregsre0002 0 562(structure 0 571))
	(_version vc6)
	(_time 1463644198923 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code faaef4aaffacabedf3fee8a0aefcfdfdf9fdf8fcff)
	(_ent
		(_time 1463643915239)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 573(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 563(_ent(_in))))
		(_port (_int D1 -1 0 563(_ent(_in))))
		(_port (_int SD -1 0 563(_ent(_in))))
		(_port (_int SP -1 0 564(_ent(_in))))
		(_port (_int CK -1 0 564(_ent(_in))))
		(_port (_int LSR -1 0 564(_ent(_in))))
		(_port (_int Q -1 0 565(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7720          1463644198937 Structure
(_unit VHDL (slice_2 0 584(structure 0 619))
	(_version vc6)
	(_time 1463644198938 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0a5e000c085d571c5a0f1f530d09080d090c590c03)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915317)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 648(_ent (_in))))
				(_port (_int D1 -5 0 648(_ent (_in))))
				(_port (_int SD -5 0 648(_ent (_in))))
				(_port (_int SP -5 0 649(_ent (_in))))
				(_port (_int CK -5 0 649(_ent (_in))))
				(_port (_int LSR -5 0 649(_ent (_in))))
				(_port (_int Q -5 0 650(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 636(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 639(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 642(_ent (_in))))
				(_port (_int B0 -5 0 642(_ent (_in))))
				(_port (_int C0 -5 0 642(_ent (_in))))
				(_port (_int D0 -5 0 643(_ent (_in))))
				(_port (_int A1 -5 0 643(_ent (_in))))
				(_port (_int B1 -5 0 643(_ent (_in))))
				(_port (_int C1 -5 0 644(_ent (_in))))
				(_port (_int D1 -5 0 644(_ent (_in))))
				(_port (_int CI -5 0 644(_ent (_in))))
				(_port (_int S0 -5 0 645(_ent (_out))))
				(_port (_int S1 -5 0 645(_ent (_out))))
				(_port (_int CO1 -5 0 645(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i7 0 653(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 656(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 658(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_add_4_9 0 660(_comp ccu20001)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_block WireDelay 0 666
		(_object
			(_prcs
				(line__668(_arch 0 0 668(_procedure_call (_trgt(7))(_sens(0)))))
				(line__669(_arch 1 0 669(_procedure_call (_trgt(8))(_sens(1)))))
				(line__670(_arch 2 0 670(_procedure_call (_trgt(10))(_sens(2)))))
				(line__671(_arch 3 0 671(_procedure_call (_trgt(12))(_sens(3)))))
				(line__672(_arch 4 0 672(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 676
		(_object
			(_prcs
				(line__678(_arch 5 0 678(_procedure_call (_trgt(9))(_sens(8)))))
				(line__679(_arch 6 0 679(_procedure_call (_trgt(11))(_sens(10)))))
				(line__680(_arch 7 0 680(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 587 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 588 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 589 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 590(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 590(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_A0 -3 0 592(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 593(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 594(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 595(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 596(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 598(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 599(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 600 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 601 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 602 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 603 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 604 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 605 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 606 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 607 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 608 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 609 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 611(_ent(_in))))
		(_port (_int DI0 -5 0 611(_ent(_in))))
		(_port (_int CE -5 0 611(_ent(_in))))
		(_port (_int CLK -5 0 612(_ent(_in))))
		(_port (_int FCI -5 0 612(_ent(_in))))
		(_port (_int F0 -5 0 612(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 613(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 622(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 623(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 624(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 625(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 626(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 627(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 628(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 629(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 630(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 631(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 633(_arch(_uni))))
		(_sig (_int GNDI -5 0 634(_arch(_uni))))
		(_var (_int F0_zd -5 0 685(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 686(_prcs 0)))
		(_var (_int Q0_zd -5 0 687(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 688(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 690(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 691(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 692(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 693(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 694(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 695(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 683(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 3058          1463644198953 Structure
(_unit VHDL (ccu20003 0 782(structure 0 792))
	(_version vc6)
	(_time 1463644198954 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 194c131e134f480a1a1c0946481a191a1a1f1a1f1a)
	(_ent
		(_time 1463643915337)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 794(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"1111101010101010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"1111101010101010"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 783(_ent(_in))))
		(_port (_int B0 -1 0 783(_ent(_in))))
		(_port (_int C0 -1 0 783(_ent(_in))))
		(_port (_int D0 -1 0 784(_ent(_in))))
		(_port (_int A1 -1 0 784(_ent(_in))))
		(_port (_int B1 -1 0 784(_ent(_in))))
		(_port (_int C1 -1 0 785(_ent(_in))))
		(_port (_int D1 -1 0 785(_ent(_in))))
		(_port (_int CI -1 0 785(_ent(_in))))
		(_port (_int S0 -1 0 786(_ent(_out))))
		(_port (_int S1 -1 0 786(_ent(_out))))
		(_port (_int CO1 -1 0 786(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 10045         1463644198967 Structure
(_unit VHDL (slice_3 0 807(structure 0 855))
	(_version vc6)
	(_time 1463644198968 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 297d232d737e743f2a2e2d7d6f767b2e2a2f7a2f202f2a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915348)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 884(_ent (_in))))
				(_port (_int D1 -5 0 884(_ent (_in))))
				(_port (_int SD -5 0 884(_ent (_in))))
				(_port (_int SP -5 0 885(_ent (_in))))
				(_port (_int CK -5 0 885(_ent (_in))))
				(_port (_int LSR -5 0 885(_ent (_in))))
				(_port (_int Q -5 0 886(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 878(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 881(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 889(_ent (_in))))
				(_port (_int B0 -5 0 889(_ent (_in))))
				(_port (_int C0 -5 0 889(_ent (_in))))
				(_port (_int D0 -5 0 890(_ent (_in))))
				(_port (_int A1 -5 0 890(_ent (_in))))
				(_port (_int B1 -5 0 890(_ent (_in))))
				(_port (_int C1 -5 0 891(_ent (_in))))
				(_port (_int D1 -5 0 891(_ent (_in))))
				(_port (_int CI -5 0 891(_ent (_in))))
				(_port (_int S0 -5 0 892(_ent (_out))))
				(_port (_int S1 -5 0 892(_ent (_out))))
				(_port (_int CO1 -5 0 892(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i6 0 895(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 898(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 900(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i5 0 902(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_7 0 905(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 911
		(_object
			(_prcs
				(line__913(_arch 0 0 913(_procedure_call (_trgt(12))(_sens(0)))))
				(line__914(_arch 1 0 914(_procedure_call (_trgt(13))(_sens(1)))))
				(line__915(_arch 2 0 915(_procedure_call (_trgt(14))(_sens(2)))))
				(line__916(_arch 3 0 916(_procedure_call (_trgt(16))(_sens(3)))))
				(line__917(_arch 4 0 917(_procedure_call (_trgt(18))(_sens(4)))))
				(line__918(_arch 5 0 918(_procedure_call (_trgt(20))(_sens(5)))))
				(line__919(_arch 6 0 919(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 923
		(_object
			(_prcs
				(line__925(_arch 7 0 925(_procedure_call (_trgt(15))(_sens(14)))))
				(line__926(_arch 8 0 926(_procedure_call (_trgt(17))(_sens(16)))))
				(line__927(_arch 9 0 927(_procedure_call (_trgt(19))(_sens(18)))))
				(line__928(_arch 10 0 928(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 810 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 811 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 812 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 813(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 813(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_A1 -3 0 815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 826(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 827(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 828(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 829(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 830(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 831(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 832 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 833 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 834 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 835 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 836 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 837 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 838 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 839 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 840 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 841 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 842 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 843 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 844 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 846(_ent(_in))))
		(_port (_int A0 -5 0 846(_ent(_in))))
		(_port (_int DI1 -5 0 846(_ent(_in))))
		(_port (_int DI0 -5 0 847(_ent(_in))))
		(_port (_int CE -5 0 847(_ent(_in))))
		(_port (_int CLK -5 0 847(_ent(_in))))
		(_port (_int FCI -5 0 848(_ent(_in))))
		(_port (_int F0 -5 0 848(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 848(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 849(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 849(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 849(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 858(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 859(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 860(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 861(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 862(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 863(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 864(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 865(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 866(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 867(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 868(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 869(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 870(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 871(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 872(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 873(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 875(_arch(_uni))))
		(_sig (_int GNDI -5 0 876(_arch(_uni))))
		(_var (_int F0_zd -5 0 933(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 934(_prcs 0)))
		(_var (_int Q0_zd -5 0 935(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 936(_prcs 0)))
		(_var (_int F1_zd -5 0 937(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 938(_prcs 0)))
		(_var (_int Q1_zd -5 0 939(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 940(_prcs 0)))
		(_var (_int FCO_zd -5 0 941(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 942(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 944(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 945(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 946(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 947(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 948(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 949(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 950(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 951(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 931(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10181         1463644198982 Structure
(_unit VHDL (slice_4 0 1092(structure 0 1140))
	(_version vc6)
	(_time 1463644198983 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 386c323d636f652e3b3f3c6c7e676d3f3b3e6b3e313e3b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915354)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 1169(_ent (_in))))
				(_port (_int D1 -5 0 1169(_ent (_in))))
				(_port (_int SD -5 0 1169(_ent (_in))))
				(_port (_int SP -5 0 1170(_ent (_in))))
				(_port (_int CK -5 0 1170(_ent (_in))))
				(_port (_int LSR -5 0 1170(_ent (_in))))
				(_port (_int Q -5 0 1171(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1163(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1166(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1174(_ent (_in))))
				(_port (_int B0 -5 0 1174(_ent (_in))))
				(_port (_int C0 -5 0 1174(_ent (_in))))
				(_port (_int D0 -5 0 1175(_ent (_in))))
				(_port (_int A1 -5 0 1175(_ent (_in))))
				(_port (_int B1 -5 0 1175(_ent (_in))))
				(_port (_int C1 -5 0 1176(_ent (_in))))
				(_port (_int D1 -5 0 1176(_ent (_in))))
				(_port (_int CI -5 0 1176(_ent (_in))))
				(_port (_int S0 -5 0 1177(_ent (_out))))
				(_port (_int S1 -5 0 1177(_ent (_out))))
				(_port (_int CO1 -5 0 1177(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i2 0 1180(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 1183(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1185(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i1 0 1187(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_3 0 1190(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 1196
		(_object
			(_prcs
				(line__1198(_arch 0 0 1198(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1199(_arch 1 0 1199(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1200(_arch 2 0 1200(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1201(_arch 3 0 1201(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1202(_arch 4 0 1202(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1203(_arch 5 0 1203(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1204(_arch 6 0 1204(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1208
		(_object
			(_prcs
				(line__1210(_arch 7 0 1210(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1211(_arch 8 0 1211(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1212(_arch 9 0 1212(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1213(_arch 10 0 1213(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1095 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1096 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1097 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1098(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1098(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_A1 -3 0 1100(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1101(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1102(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1103(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1104(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1105(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1116(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1129 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1131(_ent(_in))))
		(_port (_int A0 -5 0 1131(_ent(_in))))
		(_port (_int DI1 -5 0 1131(_ent(_in))))
		(_port (_int DI0 -5 0 1132(_ent(_in))))
		(_port (_int CE -5 0 1132(_ent(_in))))
		(_port (_int CLK -5 0 1132(_ent(_in))))
		(_port (_int FCI -5 0 1133(_ent(_in))))
		(_port (_int F0 -5 0 1133(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1133(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1134(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1134(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1134(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1143(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1144(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1148(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1149(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1150(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1151(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1152(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1154(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1155(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1156(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1157(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1158(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1160(_arch(_uni))))
		(_sig (_int GNDI -5 0 1161(_arch(_uni))))
		(_var (_int F0_zd -5 0 1218(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1219(_prcs 0)))
		(_var (_int Q0_zd -5 0 1220(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1221(_prcs 0)))
		(_var (_int F1_zd -5 0 1222(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1223(_prcs 0)))
		(_var (_int Q1_zd -5 0 1224(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1225(_prcs 0)))
		(_var (_int FCO_zd -5 0 1226(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1227(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1229(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1230(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1231(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1232(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1233(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1234(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1235(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1236(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1216(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10497         1463644198988 Structure
(_unit VHDL (slice_5 0 1377(structure 0 1428))
	(_version vc6)
	(_time 1463644198989 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 386c323d636f652e3b3f3f6f7e676c3f3b3e6b3e313e3b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915368)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1451(_ent (_in))))
				(_port (_int D1 -5 0 1451(_ent (_in))))
				(_port (_int SD -5 0 1451(_ent (_in))))
				(_port (_int SP -5 0 1452(_ent (_in))))
				(_port (_int CK -5 0 1452(_ent (_in))))
				(_port (_int LSR -5 0 1452(_ent (_in))))
				(_port (_int Q -5 0 1453(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1456(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1462(_ent (_in))))
				(_port (_int B0 -5 0 1462(_ent (_in))))
				(_port (_int C0 -5 0 1462(_ent (_in))))
				(_port (_int D0 -5 0 1463(_ent (_in))))
				(_port (_int A1 -5 0 1463(_ent (_in))))
				(_port (_int B1 -5 0 1463(_ent (_in))))
				(_port (_int C1 -5 0 1464(_ent (_in))))
				(_port (_int D1 -5 0 1464(_ent (_in))))
				(_port (_int CI -5 0 1464(_ent (_in))))
				(_port (_int S0 -5 0 1465(_ent (_out))))
				(_port (_int S1 -5 0 1465(_ent (_out))))
				(_port (_int CO1 -5 0 1465(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1459(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i4 0 1468(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1471(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_i3 0 1473(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_179_180_add_4_5 0 1476(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 1480(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1484
		(_object
			(_prcs
				(line__1486(_arch 0 0 1486(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1487(_arch 1 0 1487(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1488(_arch 2 0 1488(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1489(_arch 3 0 1489(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1490(_arch 4 0 1490(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1491(_arch 5 0 1491(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1492(_arch 6 0 1492(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1496
		(_object
			(_prcs
				(line__1498(_arch 7 0 1498(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1499(_arch 8 0 1499(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1500(_arch 9 0 1500(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1501(_arch 10 0 1501(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1381 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1382 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1383(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_A1 -3 0 1385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1390(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1391(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1392(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1401(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1402 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1403 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1404 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1405 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1406 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1409 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1410 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1411 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1412 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1413 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1414 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1415 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1416 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1417 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1419(_ent(_in))))
		(_port (_int A0 -5 0 1419(_ent(_in))))
		(_port (_int DI1 -5 0 1419(_ent(_in))))
		(_port (_int DI0 -5 0 1420(_ent(_in))))
		(_port (_int LSR -5 0 1420(_ent(_in))))
		(_port (_int CLK -5 0 1420(_ent(_in))))
		(_port (_int FCI -5 0 1421(_ent(_in))))
		(_port (_int F0 -5 0 1421(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1421(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1422(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1422(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1422(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1431(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1432(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1433(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1434(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1435(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1436(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1437(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1438(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1439(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1440(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1441(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1442(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1443(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1444(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1445(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1446(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1448(_arch(_uni))))
		(_sig (_int GNDI -5 0 1449(_arch(_uni))))
		(_var (_int F0_zd -5 0 1506(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1507(_prcs 0)))
		(_var (_int Q0_zd -5 0 1508(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1509(_prcs 0)))
		(_var (_int F1_zd -5 0 1510(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1511(_prcs 0)))
		(_var (_int Q1_zd -5 0 1512(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1513(_prcs 0)))
		(_var (_int FCO_zd -5 0 1514(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1515(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1517(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1518(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1519(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1520(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1521(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1522(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1523(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1524(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1525(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1526(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1504(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 10181         1463644199000 Structure
(_unit VHDL (slice_6 0 1679(structure 0 1727))
	(_version vc6)
	(_time 1463644199001 2016.05.19 09:49:58)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 481c424a131f155e4b4f4c1c0e171f4f4b4e1b4e414e4b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915380)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 1756(_ent (_in))))
				(_port (_int D1 -5 0 1756(_ent (_in))))
				(_port (_int SD -5 0 1756(_ent (_in))))
				(_port (_int SP -5 0 1757(_ent (_in))))
				(_port (_int CK -5 0 1757(_ent (_in))))
				(_port (_int LSR -5 0 1757(_ent (_in))))
				(_port (_int Q -5 0 1758(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1750(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1753(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1761(_ent (_in))))
				(_port (_int B0 -5 0 1761(_ent (_in))))
				(_port (_int C0 -5 0 1761(_ent (_in))))
				(_port (_int D0 -5 0 1762(_ent (_in))))
				(_port (_int A1 -5 0 1762(_ent (_in))))
				(_port (_int B1 -5 0 1762(_ent (_in))))
				(_port (_int C1 -5 0 1763(_ent (_in))))
				(_port (_int D1 -5 0 1763(_ent (_in))))
				(_port (_int CI -5 0 1763(_ent (_in))))
				(_port (_int S0 -5 0 1764(_ent (_out))))
				(_port (_int S1 -5 0 1764(_ent (_out))))
				(_port (_int CO1 -5 0 1764(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i4 0 1767(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 1770(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1772(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i3 0 1774(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_5 0 1777(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 1783
		(_object
			(_prcs
				(line__1785(_arch 0 0 1785(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1786(_arch 1 0 1786(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1787(_arch 2 0 1787(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1788(_arch 3 0 1788(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1789(_arch 4 0 1789(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1790(_arch 5 0 1790(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1791(_arch 6 0 1791(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1795
		(_object
			(_prcs
				(line__1797(_arch 7 0 1797(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1798(_arch 8 0 1798(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1799(_arch 9 0 1799(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1800(_arch 10 0 1800(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1682 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1683 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1684 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1685(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1685(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_A1 -3 0 1687(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1688(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1690(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1691(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1692(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1693(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1694(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1695(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1699(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1700(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1701(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1702(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1703(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1704 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1705 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1708 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1709 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1710 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1716 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1718(_ent(_in))))
		(_port (_int A0 -5 0 1718(_ent(_in))))
		(_port (_int DI1 -5 0 1718(_ent(_in))))
		(_port (_int DI0 -5 0 1719(_ent(_in))))
		(_port (_int CE -5 0 1719(_ent(_in))))
		(_port (_int CLK -5 0 1719(_ent(_in))))
		(_port (_int FCI -5 0 1720(_ent(_in))))
		(_port (_int F0 -5 0 1720(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1720(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1721(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1721(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1721(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1730(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1731(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1732(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1733(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1734(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1735(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1737(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1738(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1739(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1740(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1741(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1742(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1743(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1744(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1745(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1747(_arch(_uni))))
		(_sig (_int GNDI -5 0 1748(_arch(_uni))))
		(_var (_int F0_zd -5 0 1805(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1806(_prcs 0)))
		(_var (_int Q0_zd -5 0 1807(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1808(_prcs 0)))
		(_var (_int F1_zd -5 0 1809(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1810(_prcs 0)))
		(_var (_int Q1_zd -5 0 1811(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1812(_prcs 0)))
		(_var (_int FCO_zd -5 0 1813(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1814(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1816(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1817(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1818(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1819(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1820(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1821(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1822(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1823(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1803(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 7784          1463644199013 Structure
(_unit VHDL (slice_7 0 1964(structure 0 1998))
	(_version vc6)
	(_time 1463644199014 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 580c525b030f054e08564d015f5b5f5f5b5e0b5e51)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915395)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 2027(_ent (_in))))
				(_port (_int D1 -5 0 2027(_ent (_in))))
				(_port (_int SD -5 0 2027(_ent (_in))))
				(_port (_int SP -5 0 2028(_ent (_in))))
				(_port (_int CK -5 0 2028(_ent (_in))))
				(_port (_int LSR -5 0 2028(_ent (_in))))
				(_port (_int Q -5 0 2029(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2015(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2024(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 2018(_ent (_in))))
				(_port (_int B0 -5 0 2018(_ent (_in))))
				(_port (_int C0 -5 0 2018(_ent (_in))))
				(_port (_int D0 -5 0 2019(_ent (_in))))
				(_port (_int A1 -5 0 2019(_ent (_in))))
				(_port (_int B1 -5 0 2019(_ent (_in))))
				(_port (_int C1 -5 0 2020(_ent (_in))))
				(_port (_int D1 -5 0 2020(_ent (_in))))
				(_port (_int CI -5 0 2020(_ent (_in))))
				(_port (_int S0 -5 0 2021(_ent (_out))))
				(_port (_int S1 -5 0 2021(_ent (_out))))
				(_port (_int CO1 -5 0 2021(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i0 0 2032(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 2035(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2037(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_add_4_1 0 2039(_comp ccu2B0)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_block WireDelay 0 2045
		(_object
			(_prcs
				(line__2047(_arch 0 0 2047(_procedure_call (_trgt(7))(_sens(0)))))
				(line__2048(_arch 1 0 2048(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2049(_arch 2 0 2049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2050(_arch 3 0 2050(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2054
		(_object
			(_prcs
				(line__2056(_arch 4 0 2056(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2057(_arch 5 0 2057(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2058(_arch 6 0 2058(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1967 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1968 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1969 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1970(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1970(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_A1 -3 0 1972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1978(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1979 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1980 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1981 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1982 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1988 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1990(_ent(_in))))
		(_port (_int DI1 -5 0 1990(_ent(_in))))
		(_port (_int CE -5 0 1990(_ent(_in))))
		(_port (_int CLK -5 0 1991(_ent(_in))))
		(_port (_int F1 -5 0 1991(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1991(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1992(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2001(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2002(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2003(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2004(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2005(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2006(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 2008(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2009(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2010(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2012(_arch(_uni))))
		(_sig (_int GNDI -5 0 2013(_arch(_uni))))
		(_var (_int F1_zd -5 0 2063(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2064(_prcs 0)))
		(_var (_int Q1_zd -5 0 2065(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2066(_prcs 0)))
		(_var (_int FCO_zd -5 0 2067(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2068(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2070(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 2061(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(17731)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
I 000050 55 10497         1463644199029 Structure
(_unit VHDL (slice_8 0 2167(structure 0 2218))
	(_version vc6)
	(_time 1463644199030 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 67336d6733303a716460603021383e60646134616e6164)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915411)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2241(_ent (_in))))
				(_port (_int D1 -5 0 2241(_ent (_in))))
				(_port (_int SD -5 0 2241(_ent (_in))))
				(_port (_int SP -5 0 2242(_ent (_in))))
				(_port (_int CK -5 0 2242(_ent (_in))))
				(_port (_int LSR -5 0 2242(_ent (_in))))
				(_port (_int Q -5 0 2243(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2246(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 2252(_ent (_in))))
				(_port (_int B0 -5 0 2252(_ent (_in))))
				(_port (_int C0 -5 0 2252(_ent (_in))))
				(_port (_int D0 -5 0 2253(_ent (_in))))
				(_port (_int A1 -5 0 2253(_ent (_in))))
				(_port (_int B1 -5 0 2253(_ent (_in))))
				(_port (_int C1 -5 0 2254(_ent (_in))))
				(_port (_int D1 -5 0 2254(_ent (_in))))
				(_port (_int CI -5 0 2254(_ent (_in))))
				(_port (_int S0 -5 0 2255(_ent (_out))))
				(_port (_int S1 -5 0 2255(_ent (_out))))
				(_port (_int CO1 -5 0 2255(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2249(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i2 0 2258(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2261(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_i1 0 2263(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_179_180_add_4_3 0 2266(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 2270(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2274
		(_object
			(_prcs
				(line__2276(_arch 0 0 2276(_procedure_call (_trgt(12))(_sens(0)))))
				(line__2277(_arch 1 0 2277(_procedure_call (_trgt(13))(_sens(1)))))
				(line__2278(_arch 2 0 2278(_procedure_call (_trgt(14))(_sens(2)))))
				(line__2279(_arch 3 0 2279(_procedure_call (_trgt(16))(_sens(3)))))
				(line__2280(_arch 4 0 2280(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2281(_arch 5 0 2281(_procedure_call (_trgt(20))(_sens(5)))))
				(line__2282(_arch 6 0 2282(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 2286
		(_object
			(_prcs
				(line__2288(_arch 7 0 2288(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2289(_arch 8 0 2289(_procedure_call (_trgt(17))(_sens(16)))))
				(line__2290(_arch 9 0 2290(_procedure_call (_trgt(19))(_sens(18)))))
				(line__2291(_arch 10 0 2291(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2170 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2171 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2172 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2173(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2173(_ent gms(_string \"SLICE_8"\))))
		(_gen (_int tipd_A1 -3 0 2175(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2176(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 2177(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2178(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 2181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 2183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2184(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 2185(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 2186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 2189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 2190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 2191(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 2193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 2194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 2195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2207 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 2209(_ent(_in))))
		(_port (_int A0 -5 0 2209(_ent(_in))))
		(_port (_int DI1 -5 0 2209(_ent(_in))))
		(_port (_int DI0 -5 0 2210(_ent(_in))))
		(_port (_int LSR -5 0 2210(_ent(_in))))
		(_port (_int CLK -5 0 2210(_ent(_in))))
		(_port (_int FCI -5 0 2211(_ent(_in))))
		(_port (_int F0 -5 0 2211(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2211(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2212(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2212(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 2212(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2221(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2222(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2223(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2224(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 2225(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2226(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2227(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2228(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2229(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 2231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2232(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2233(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2234(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2235(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2236(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2238(_arch(_uni))))
		(_sig (_int GNDI -5 0 2239(_arch(_uni))))
		(_var (_int F0_zd -5 0 2296(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2297(_prcs 0)))
		(_var (_int Q0_zd -5 0 2298(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2299(_prcs 0)))
		(_var (_int F1_zd -5 0 2300(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2301(_prcs 0)))
		(_var (_int Q1_zd -5 0 2302(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2303(_prcs 0)))
		(_var (_int FCO_zd -5 0 2304(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2305(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2307(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2308(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2309(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2310(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2311(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2312(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2313(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2314(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2315(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2316(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 2294(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
I 000050 55 1710          1463644199047 Structure
(_unit VHDL (lut4 0 2469(structure 0 2477))
	(_version vc6)
	(_time 1463644199048 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 77222d77752127647273342c237073747371247072)
	(_ent
		(_time 1463643915417)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2479(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2470(_ent(_in))))
		(_port (_int B -1 0 2470(_ent(_in))))
		(_port (_int C -1 0 2470(_ent(_in))))
		(_port (_int D -1 0 2470(_ent(_in))))
		(_port (_int Z -1 0 2471(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1923          1463644199053 Structure
(_unit VHDL (vmuxregsre0004 0 2490(structure 0 2499))
	(_version vc6)
	(_time 1463644199054 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 77237876242126607e73652d237170707470757172)
	(_ent
		(_time 1463643915426)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2501(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2491(_ent(_in))))
		(_port (_int D1 -1 0 2491(_ent(_in))))
		(_port (_int SD -1 0 2491(_ent(_in))))
		(_port (_int SP -1 0 2492(_ent(_in))))
		(_port (_int CK -1 0 2492(_ent(_in))))
		(_port (_int LSR -1 0 2492(_ent(_in))))
		(_port (_int Q -1 0 2493(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 8234          1463644199063 Structure
(_unit VHDL (slice_11 0 2512(structure 0 2550))
	(_version vc6)
	(_time 1463644199064 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 86d28c88d3d1db90d18593df8185878587818580d5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915432)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 2575(_ent (_in))))
				(_port (_int B -5 0 2575(_ent (_in))))
				(_port (_int C -5 0 2575(_ent (_in))))
				(_port (_int D -5 0 2575(_ent (_in))))
				(_port (_int Z -5 0 2576(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2572(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 2579(_ent (_in))))
				(_port (_int D1 -5 0 2579(_ent (_in))))
				(_port (_int SD -5 0 2579(_ent (_in))))
				(_port (_int SP -5 0 2580(_ent (_in))))
				(_port (_int CK -5 0 2580(_ent (_in))))
				(_port (_int LSR -5 0 2580(_ent (_in))))
				(_port (_int Q -5 0 2581(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2569(_ent (_out))))
			)
		)
	)
	(_inst i234_2_lut_3_lut 0 2584(_comp lut4)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 2586(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i7 0 2588(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 2591(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i2 0 2593(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 2598
		(_object
			(_prcs
				(line__2600(_arch 0 0 2600(_procedure_call (_trgt(9))(_sens(0)))))
				(line__2601(_arch 1 0 2601(_procedure_call (_trgt(10))(_sens(1)))))
				(line__2602(_arch 2 0 2602(_procedure_call (_trgt(11))(_sens(2)))))
				(line__2603(_arch 3 0 2603(_procedure_call (_trgt(12))(_sens(3)))))
				(line__2604(_arch 4 0 2604(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2605(_arch 5 0 2605(_procedure_call (_trgt(16))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 2609
		(_object
			(_prcs
				(line__2611(_arch 6 0 2611(_procedure_call (_trgt(13))(_sens(12)))))
				(line__2612(_arch 7 0 2612(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2613(_arch 8 0 2613(_procedure_call (_trgt(17))(_sens(16)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2515 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2516 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2517 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2518(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2518(_ent gms(_string \"SLICE_11"\))))
		(_gen (_int tipd_C0 -3 0 2520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2523(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2524(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2525(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2527(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2536 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2537 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2538 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2539 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2540 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 2542(_ent(_in))))
		(_port (_int B0 -5 0 2542(_ent(_in))))
		(_port (_int A0 -5 0 2542(_ent(_in))))
		(_port (_int DI0 -5 0 2543(_ent(_in))))
		(_port (_int M1 -5 0 2543(_ent(_in))))
		(_port (_int CLK -5 0 2543(_ent(_in))))
		(_port (_int F0 -5 0 2544(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2544(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2544(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 2553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2554(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2555(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2556(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2557(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 2558(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2559(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2560(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2562(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2563(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2564(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2566(_arch(_uni))))
		(_sig (_int VCCI -5 0 2567(_arch(_uni))))
		(_var (_int F0_zd -5 0 2618(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2619(_prcs 0)))
		(_var (_int Q0_zd -5 0 2620(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2621(_prcs 0)))
		(_var (_int Q1_zd -5 0 2622(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2623(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2625(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2626(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2627(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2628(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2629(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2630(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 2616(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(13)(15)(17)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644199078 Structure
(_unit VHDL (lut40005 0 2728(structure 0 2736))
	(_version vc6)
	(_time 1463644199079 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 96c3cc9895c0c685939786c9c79596959390c59193)
	(_ent
		(_time 1463643915442)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2738(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2729(_ent(_in))))
		(_port (_int B -1 0 2729(_ent(_in))))
		(_port (_int C -1 0 2729(_ent(_in))))
		(_port (_int D -1 0 2729(_ent(_in))))
		(_port (_int Z -1 0 2730(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7381          1463644199093 Structure
(_unit VHDL (slice_12 0 2749(structure 0 2784))
	(_version vc6)
	(_time 1463644199094 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code a6f2acf1f3f1fbb0f7f6b3ffa1a5a7a5a4a1a5a0f5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915448)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -5 0 2812(_ent (_in))))
				(_port (_int B -5 0 2812(_ent (_in))))
				(_port (_int C -5 0 2812(_ent (_in))))
				(_port (_int D -5 0 2812(_ent (_in))))
				(_port (_int Z -5 0 2813(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2804(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 2807(_ent (_in))))
				(_port (_int D1 -5 0 2807(_ent (_in))))
				(_port (_int SD -5 0 2807(_ent (_in))))
				(_port (_int SP -5 0 2808(_ent (_in))))
				(_port (_int CK -5 0 2808(_ent (_in))))
				(_port (_int LSR -5 0 2808(_ent (_in))))
				(_port (_int Q -5 0 2809(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2801(_ent (_out))))
			)
		)
	)
	(_inst i710_2_lut_rep_8 0 2816(_comp lut40005)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst DRIVEGND 0 2818(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_rs_50 0 2820(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 2823(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 2827
		(_object
			(_prcs
				(line__2829(_arch 0 0 2829(_procedure_call (_trgt(7))(_sens(0)))))
				(line__2830(_arch 1 0 2830(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2831(_arch 2 0 2831(_procedure_call (_trgt(9))(_sens(2)))))
				(line__2832(_arch 3 0 2832(_procedure_call (_trgt(11))(_sens(3)))))
				(line__2833(_arch 4 0 2833(_procedure_call (_trgt(13))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 2837
		(_object
			(_prcs
				(line__2839(_arch 5 0 2839(_procedure_call (_trgt(10))(_sens(9)))))
				(line__2840(_arch 6 0 2840(_procedure_call (_trgt(12))(_sens(11)))))
				(line__2841(_arch 7 0 2841(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2752 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2753 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2754 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2755(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2755(_ent gms(_string \"SLICE_12"\))))
		(_gen (_int tipd_C0 -3 0 2757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2764(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2765 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2766 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2767 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2768 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2769 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2770 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2771 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2772 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2774 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 2776(_ent(_in))))
		(_port (_int B0 -5 0 2776(_ent(_in))))
		(_port (_int DI0 -5 0 2776(_ent(_in))))
		(_port (_int CE -5 0 2777(_ent(_in))))
		(_port (_int CLK -5 0 2777(_ent(_in))))
		(_port (_int F0 -5 0 2777(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2778(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 2787(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2789(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2790(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2791(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2792(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2793(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2795(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2796(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2798(_arch(_uni))))
		(_sig (_int VCCI -5 0 2799(_arch(_uni))))
		(_var (_int F0_zd -5 0 2846(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2847(_prcs 0)))
		(_var (_int Q0_zd -5 0 2848(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2849(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2851(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2852(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2853(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2854(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2855(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2856(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2844(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(10)(12)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
I 000050 55 1714          1463644199099 Structure
(_unit VHDL (lut40006 0 2943(structure 0 2951))
	(_version vc6)
	(_time 1463644199100 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a6f3fcf0a5f0f6b5a3a7b6f9f7a5a6a5a0a0f5a1a3)
	(_ent
		(_time 1463643915458)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2953(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2944(_ent(_in))))
		(_port (_int B -1 0 2944(_ent(_in))))
		(_port (_int C -1 0 2944(_ent(_in))))
		(_port (_int D -1 0 2944(_ent(_in))))
		(_port (_int Z -1 0 2945(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7688          1463644199109 Structure
(_unit VHDL (slice_13 0 2964(structure 0 3001))
	(_version vc6)
	(_time 1463644199110 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code b5e1bfe1e3e2e8a3e5b5a0ecb2b6b4b6b6b2b6b3e6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915464)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 3030(_ent (_in))))
				(_port (_int B -5 0 3030(_ent (_in))))
				(_port (_int C -5 0 3030(_ent (_in))))
				(_port (_int D -5 0 3030(_ent (_in))))
				(_port (_int Z -5 0 3031(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3022(_ent (_out))))
			)
		)
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 3025(_ent (_in))))
				(_port (_int D1 -5 0 3025(_ent (_in))))
				(_port (_int SD -5 0 3025(_ent (_in))))
				(_port (_int SP -5 0 3026(_ent (_in))))
				(_port (_int CK -5 0 3026(_ent (_in))))
				(_port (_int LSR -5 0 3026(_ent (_in))))
				(_port (_int Q -5 0 3027(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3019(_ent (_out))))
			)
		)
	)
	(_inst i827_3_lut 0 3034(_comp lut40006)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 3036(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst reset_startup_71 0 3038(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 3041(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3045
		(_object
			(_prcs
				(line__3047(_arch 0 0 3047(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3048(_arch 1 0 3048(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3049(_arch 2 0 3049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3050(_arch 3 0 3050(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3051(_arch 4 0 3051(_procedure_call (_trgt(13))(_sens(4)))))
				(line__3052(_arch 5 0 3052(_procedure_call (_trgt(15))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 3056
		(_object
			(_prcs
				(line__3058(_arch 6 0 3058(_procedure_call (_trgt(12))(_sens(11)))))
				(line__3059(_arch 7 0 3059(_procedure_call (_trgt(14))(_sens(13)))))
				(line__3060(_arch 8 0 3060(_procedure_call (_trgt(16))(_sens(15)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2967 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2968 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2969 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2970(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2970(_ent gms(_string \"SLICE_13"\))))
		(_gen (_int tipd_D0 -3 0 2972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2981(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2982 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2991 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 2993(_ent(_in))))
		(_port (_int C0 -5 0 2993(_ent(_in))))
		(_port (_int A0 -5 0 2993(_ent(_in))))
		(_port (_int DI0 -5 0 2994(_ent(_in))))
		(_port (_int CE -5 0 2994(_ent(_in))))
		(_port (_int CLK -5 0 2994(_ent(_in))))
		(_port (_int F0 -5 0 2995(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2995(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 3004(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3005(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3006(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3007(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3008(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 3009(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 3010(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3014(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3016(_arch(_uni))))
		(_sig (_int VCCI -5 0 3017(_arch(_uni))))
		(_var (_int F0_zd -5 0 3065(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3066(_prcs 0)))
		(_var (_int Q0_zd -5 0 3067(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3068(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3070(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 3072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 3073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 3063(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(12)(14)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644199115 Structure
(_unit VHDL (lut40007 0 3165(structure 0 3173))
	(_version vc6)
	(_time 1463644199116 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b5e0efe0b5e3e5a6b0b4a5eae4b6b5b6b2b3e6b2b0)
	(_ent
		(_time 1463643915477)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3175(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111100000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111100000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3166(_ent(_in))))
		(_port (_int B -1 0 3166(_ent(_in))))
		(_port (_int C -1 0 3166(_ent(_in))))
		(_port (_int D -1 0 3166(_ent(_in))))
		(_port (_int Z -1 0 3167(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 8606          1463644199125 Structure
(_unit VHDL (inst_lcd_sender_slice_14 0 3186(structure 0 3227))
	(_version vc6)
	(_time 1463644199126 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c590c590959392d29594839fc7c3c6c3c1c093c2c6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915493)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -5 0 3258(_ent (_in))))
				(_port (_int B -5 0 3258(_ent (_in))))
				(_port (_int C -5 0 3258(_ent (_in))))
				(_port (_int D -5 0 3258(_ent (_in))))
				(_port (_int Z -5 0 3259(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 3253(_ent (_in))))
				(_port (_int D1 -5 0 3253(_ent (_in))))
				(_port (_int SD -5 0 3253(_ent (_in))))
				(_port (_int SP -5 0 3254(_ent (_in))))
				(_port (_int CK -5 0 3254(_ent (_in))))
				(_port (_int LSR -5 0 3254(_ent (_in))))
				(_port (_int Q -5 0 3255(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3247(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3250(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i238_4_lut 0 3262(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i3 0 3264(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 3267(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 3269(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_wr_48 0 3271(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 3276
		(_object
			(_prcs
				(line__3278(_arch 0 0 3278(_procedure_call (_trgt(10))(_sens(0)))))
				(line__3279(_arch 1 0 3279(_procedure_call (_trgt(11))(_sens(1)))))
				(line__3280(_arch 2 0 3280(_procedure_call (_trgt(12))(_sens(2)))))
				(line__3281(_arch 3 0 3281(_procedure_call (_trgt(13))(_sens(3)))))
				(line__3282(_arch 4 0 3282(_procedure_call (_trgt(14))(_sens(4)))))
				(line__3283(_arch 5 0 3283(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3284(_arch 6 0 3284(_procedure_call (_trgt(18))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3288
		(_object
			(_prcs
				(line__3290(_arch 7 0 3290(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3291(_arch 8 0 3291(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3292(_arch 9 0 3292(_procedure_call (_trgt(19))(_sens(18)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3189 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3190 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3191 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3192(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3192(_ent gms(_string \"inst_lcd_sender_SLICE_14"\))))
		(_gen (_int tipd_D0 -3 0 3194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 3199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 3206(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 3211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 3212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 3213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3214 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3215 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3216 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 3218(_ent(_in))))
		(_port (_int C0 -5 0 3218(_ent(_in))))
		(_port (_int B0 -5 0 3218(_ent(_in))))
		(_port (_int A0 -5 0 3219(_ent(_in))))
		(_port (_int DI0 -5 0 3219(_ent(_in))))
		(_port (_int M1 -5 0 3219(_ent(_in))))
		(_port (_int CLK -5 0 3220(_ent(_in))))
		(_port (_int F0 -5 0 3220(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3220(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3221(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 3230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 3232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3235(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 3236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 3237(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3238(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3239(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3240(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3241(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3242(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3244(_arch(_uni))))
		(_sig (_int GNDI -5 0 3245(_arch(_uni))))
		(_var (_int F0_zd -5 0 3297(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3298(_prcs 0)))
		(_var (_int Q0_zd -5 0 3299(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3300(_prcs 0)))
		(_var (_int Q1_zd -5 0 3301(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3302(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3304(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3305(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 3306(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 3307(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3308(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3309(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 3295(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 11 -1)
)
I 000050 55 1714          1463644199140 Structure
(_unit VHDL (lut40008 0 3410(structure 0 3418))
	(_version vc6)
	(_time 1463644199141 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d4818e87d58284c7d1d5c48b85d7d4d7dcd287d3d1)
	(_ent
		(_time 1463643915504)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3420(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3411(_ent(_in))))
		(_port (_int B -1 0 3411(_ent(_in))))
		(_port (_int C -1 0 3411(_ent(_in))))
		(_port (_int D -1 0 3411(_ent(_in))))
		(_port (_int Z -1 0 3412(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644199154 Structure
(_unit VHDL (lut40009 0 3431(structure 0 3439))
	(_version vc6)
	(_time 1463644199155 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e4b1beb6e5b2b4f7e1e5f4bbb5e7e4e7ede2b7e3e1)
	(_ent
		(_time 1463643915510)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3441(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3432(_ent(_in))))
		(_port (_int B -1 0 3432(_ent(_in))))
		(_port (_int C -1 0 3432(_ent(_in))))
		(_port (_int D -1 0 3432(_ent(_in))))
		(_port (_int Z -1 0 3433(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1923          1463644199169 Structure
(_unit VHDL (vmuxregsre0010 0 3452(structure 0 3461))
	(_version vc6)
	(_time 1463644199170 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f4a0fba4a4a2a5e3fdf0e6aea0f2f3f3f7f3f6f2f1)
	(_ent
		(_time 1463643915520)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3jy
			(_object
				(_type (_int ~STRING~1573 1 824(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 824(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 826(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 827(_ent (_in((i 1))))))
				(_port (_int sp -1 1 828(_ent (_in((i 1))))))
				(_port (_int ck -1 1 829(_ent (_in((i 1))))))
				(_port (_int sd -1 1 830(_ent (_in((i 1))))))
				(_port (_int pd -1 1 831(_ent (_in((i 1))))))
				(_port (_int q -1 1 832(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 3463(_comp .machxo2.components.fl1p3jy)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3jy)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 3453(_ent(_in))))
		(_port (_int D1 -1 0 3453(_ent(_in))))
		(_port (_int SD -1 0 3453(_ent(_in))))
		(_port (_int SP -1 0 3454(_ent(_in))))
		(_port (_int CK -1 0 3454(_ent(_in))))
		(_port (_int LSR -1 0 3454(_ent(_in))))
		(_port (_int Q -1 0 3455(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 9335          1463644199185 Structure
(_unit VHDL (slice_15 0 3474(structure 0 3519))
	(_version vc6)
	(_time 1463644199186 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0357510553545e155601165a040002000604000550)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915526)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 3546(_ent (_in))))
				(_port (_int B -5 0 3546(_ent (_in))))
				(_port (_int C -5 0 3546(_ent (_in))))
				(_port (_int D -5 0 3546(_ent (_in))))
				(_port (_int Z -5 0 3547(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3543(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -5 0 3550(_ent (_in))))
				(_port (_int B -5 0 3550(_ent (_in))))
				(_port (_int C -5 0 3550(_ent (_in))))
				(_port (_int D -5 0 3550(_ent (_in))))
				(_port (_int Z -5 0 3551(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 3554(_ent (_in))))
				(_port (_int D1 -5 0 3554(_ent (_in))))
				(_port (_int SD -5 0 3554(_ent (_in))))
				(_port (_int SP -5 0 3555(_ent (_in))))
				(_port (_int CK -5 0 3555(_ent (_in))))
				(_port (_int LSR -5 0 3555(_ent (_in))))
				(_port (_int Q -5 0 3556(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3540(_ent (_out))))
			)
		)
	)
	(_inst i707_2_lut_rep_9 0 3559(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 3561(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i287_2_lut_3_lut 0 3563(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i1 0 3565(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 3568(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3572
		(_object
			(_prcs
				(line__3574(_arch 0 0 3574(_procedure_call (_trgt(11))(_sens(0)))))
				(line__3575(_arch 1 0 3575(_procedure_call (_trgt(12))(_sens(1)))))
				(line__3576(_arch 2 0 3576(_procedure_call (_trgt(13))(_sens(2)))))
				(line__3577(_arch 3 0 3577(_procedure_call (_trgt(14))(_sens(3)))))
				(line__3578(_arch 4 0 3578(_procedure_call (_trgt(15))(_sens(4)))))
				(line__3579(_arch 5 0 3579(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3580(_arch 6 0 3580(_procedure_call (_trgt(18))(_sens(6)))))
				(line__3581(_arch 7 0 3581(_procedure_call (_trgt(20))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 3585
		(_object
			(_prcs
				(line__3587(_arch 8 0 3587(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3588(_arch 9 0 3588(_procedure_call (_trgt(19))(_sens(18)))))
				(line__3589(_arch 10 0 3589(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3477 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3478 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3479 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3480(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3480(_ent gms(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 3482(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 3483(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 3484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3485(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3486(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 3490(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3491(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3492(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3493(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3494(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3495(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3496 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3497 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3498 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3499 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3500 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3501 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3502 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3503 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3504 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3505 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3508 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 3510(_ent(_in))))
		(_port (_int C1 -5 0 3510(_ent(_in))))
		(_port (_int D0 -5 0 3510(_ent(_in))))
		(_port (_int C0 -5 0 3511(_ent(_in))))
		(_port (_int A0 -5 0 3511(_ent(_in))))
		(_port (_int DI0 -5 0 3511(_ent(_in))))
		(_port (_int LSR -5 0 3512(_ent(_in))))
		(_port (_int CLK -5 0 3512(_ent(_in))))
		(_port (_int F0 -5 0 3512(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3513(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3513(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 3522(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 3523(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 3524(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3525(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3526(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3527(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3528(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3529(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3532(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3533(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3534(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3535(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3537(_arch(_uni))))
		(_sig (_int VCCI -5 0 3538(_arch(_uni))))
		(_var (_int F0_zd -5 0 3594(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3595(_prcs 0)))
		(_var (_int Q0_zd -5 0 3596(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3597(_prcs 0)))
		(_var (_int F1_zd -5 0 3598(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3599(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3601(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3602(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3603(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3604(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3605(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3606(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3607(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3608(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 3592(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(17)(19)(21)(22)(23)(24))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 12 -1)
)
I 000050 55 1714          1463644199191 Structure
(_unit VHDL (lut40011 0 3721(structure 0 3729))
	(_version vc6)
	(_time 1463644199192 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 03560104055553100602135c520002000205500406)
	(_ent
		(_time 1463643915536)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3731(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3722(_ent(_in))))
		(_port (_int B -1 0 3722(_ent(_in))))
		(_port (_int C -1 0 3722(_ent(_in))))
		(_port (_int D -1 0 3722(_ent(_in))))
		(_port (_int Z -1 0 3723(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 2302          1463644199216 Structure
(_unit VHDL (vmuxregsre0012 0 3742(structure 0 3751))
	(_version vc6)
	(_time 1463644199217 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 22767526747473352b233078762425252125202427)
	(_ent
		(_time 1463643915542)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 3754(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 3756(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 3743(_ent(_in))))
		(_port (_int D1 -1 0 3743(_ent(_in))))
		(_port (_int SD -1 0 3743(_ent(_in))))
		(_port (_int SP -1 0 3744(_ent(_in))))
		(_port (_int CK -1 0 3744(_ent(_in))))
		(_port (_int LSR -1 0 3744(_ent(_in))))
		(_port (_int Q -1 0 3745(_ent(_out))))
		(_sig (_int GATE -1 0 3752(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6990          1463644199234 Structure
(_unit VHDL (slice_16 0 3767(structure 0 3801))
	(_version vc6)
	(_time 1463644199235 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 3266603763656f246361276b353133313435313461)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915555)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 3822(_ent (_in))))
				(_port (_int B -5 0 3822(_ent (_in))))
				(_port (_int C -5 0 3822(_ent (_in))))
				(_port (_int D -5 0 3822(_ent (_in))))
				(_port (_int Z -5 0 3823(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3819(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 3826(_ent (_in))))
				(_port (_int D1 -5 0 3826(_ent (_in))))
				(_port (_int SD -5 0 3826(_ent (_in))))
				(_port (_int SP -5 0 3827(_ent (_in))))
				(_port (_int CK -5 0 3827(_ent (_in))))
				(_port (_int LSR -5 0 3827(_ent (_in))))
				(_port (_int Q -5 0 3828(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3816(_ent (_out))))
			)
		)
	)
	(_inst n1139_001_BUF1_BUF1 0 3831(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 3833(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i294 0 3835(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 3838(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3842
		(_object
			(_prcs
				(line__3844(_arch 0 0 3844(_procedure_call (_trgt(5))(_sens(0)))))
				(line__3845(_arch 1 0 3845(_procedure_call (_trgt(7))(_sens(1)))))
				(line__3846(_arch 2 0 3846(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 3850
		(_object
			(_prcs
				(line__3852(_arch 3 0 3852(_procedure_call (_trgt(6))(_sens(5)))))
				(line__3853(_arch 4 0 3853(_procedure_call (_trgt(8))(_sens(7)))))
				(line__3854(_arch 5 0 3854(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3770 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3771 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3772 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3773(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3773(_ent gms(_string \"SLICE_16"\))))
		(_gen (_int tipd_DI0 -3 0 3775(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3777(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3778(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3779(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3780 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3781 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3782 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3784 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3785 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3786 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3787 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3788 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3789 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3792 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 3794(_ent(_in))))
		(_port (_int LSR -5 0 3794(_ent(_in))))
		(_port (_int CLK -5 0 3794(_ent(_in))))
		(_port (_int F0 -5 0 3795(_ent(_out))))
		(_port (_int Q0 -5 0 3795(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3804(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3805(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3806(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3807(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3808(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3809(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3810(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3811(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3813(_arch(_uni))))
		(_sig (_int VCCI -5 0 3814(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3858(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3859(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3861(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3862(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3863(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3864(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3865(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3866(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3867(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3868(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3857(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 986           1463644199263 Structure
(_unit VHDL (inverter 0 3960(structure 0 3967))
	(_version vc6)
	(_time 1463644199264 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 51040952050703475556430a045754565357585704)
	(_ent
		(_time 1463643915567)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 3969(_comp .machxo2.components.inv)
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3961(_ent(_in))))
		(_port (_int Z -1 0 3961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 7306          1463644199281 Structure
(_unit VHDL (slice_18 0 3979(structure 0 4013))
	(_version vc6)
	(_time 1463644199282 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 6135336133363c7731637438666260626966626732)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915582)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4035(_ent (_in))))
				(_port (_int B -5 0 4035(_ent (_in))))
				(_port (_int C -5 0 4035(_ent (_in))))
				(_port (_int D -5 0 4035(_ent (_in))))
				(_port (_int Z -5 0 4036(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4032(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4039(_ent (_in))))
				(_port (_int D1 -5 0 4039(_ent (_in))))
				(_port (_int SD -5 0 4039(_ent (_in))))
				(_port (_int SP -5 0 4040(_ent (_in))))
				(_port (_int CK -5 0 4040(_ent (_in))))
				(_port (_int LSR -5 0 4040(_ent (_in))))
				(_port (_int Q -5 0 4041(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4029(_ent (_out))))
			)
		)
		(inverter
			(_object
				(_port (_int I -5 0 4044(_ent (_in))))
				(_port (_int Z -5 0 4044(_ent (_out))))
			)
		)
	)
	(_inst n1139_000_BUF1_BUF1 0 4047(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4049(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i298 0 4051(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4054(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst LSR_INVERTERIN 0 4056(_comp inverter)
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_ent . inverter)
		)
	)
	(_block WireDelay 0 4060
		(_object
			(_prcs
				(line__4062(_arch 0 0 4062(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4063(_arch 1 0 4063(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4064(_arch 2 0 4064(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4068
		(_object
			(_prcs
				(line__4070(_arch 3 0 4070(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4071(_arch 4 0 4071(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4072(_arch 5 0 4072(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3982 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3983 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3984 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3985(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3985(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_DI0 -3 0 3987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3991(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3995 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3996 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3999 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4000 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4002 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4003 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4004 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4006(_ent(_in))))
		(_port (_int LSR -5 0 4006(_ent(_in))))
		(_port (_int CLK -5 0 4006(_ent(_in))))
		(_port (_int F0 -5 0 4007(_ent(_out))))
		(_port (_int Q0 -5 0 4007(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4016(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4017(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4018(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4019(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4020(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4021(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4022(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4023(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4025(_arch(_uni))))
		(_sig (_int VCCI -5 0 4026(_arch(_uni))))
		(_sig (_int LSR_NOTIN -5 0 4027(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4076(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4077(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4079(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4080(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4081(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4082(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4083(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4084(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4085(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4086(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4075(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 7293          1463644199296 Structure
(_unit VHDL (slice_20 0 4178(structure 0 4212))
	(_version vc6)
	(_time 1463644199297 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7024227123272d6620726529777372737077737623)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915588)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4234(_ent (_in))))
				(_port (_int B -5 0 4234(_ent (_in))))
				(_port (_int C -5 0 4234(_ent (_in))))
				(_port (_int D -5 0 4234(_ent (_in))))
				(_port (_int Z -5 0 4235(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4231(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4238(_ent (_in))))
				(_port (_int D1 -5 0 4238(_ent (_in))))
				(_port (_int SD -5 0 4238(_ent (_in))))
				(_port (_int SP -5 0 4239(_ent (_in))))
				(_port (_int CK -5 0 4239(_ent (_in))))
				(_port (_int LSR -5 0 4239(_ent (_in))))
				(_port (_int Q -5 0 4240(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4228(_ent (_out))))
			)
		)
		(inverter
			(_object
				(_port (_int I -5 0 4243(_ent (_in))))
				(_port (_int Z -5 0 4243(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 4246(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4248(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i302 0 4250(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4253(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst LSR_INVERTERIN 0 4255(_comp inverter)
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_ent . inverter)
		)
	)
	(_block WireDelay 0 4259
		(_object
			(_prcs
				(line__4261(_arch 0 0 4261(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4262(_arch 1 0 4262(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4263(_arch 2 0 4263(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4267
		(_object
			(_prcs
				(line__4269(_arch 3 0 4269(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4270(_arch 4 0 4270(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4271(_arch 5 0 4271(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4181 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4182 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4183 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4184(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4184(_ent gms(_string \"SLICE_20"\))))
		(_gen (_int tipd_DI0 -3 0 4186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4190(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4191 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4203 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4205(_ent(_in))))
		(_port (_int LSR -5 0 4205(_ent(_in))))
		(_port (_int CLK -5 0 4205(_ent(_in))))
		(_port (_int F0 -5 0 4206(_ent(_out))))
		(_port (_int Q0 -5 0 4206(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4215(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4216(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4217(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4218(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4219(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4220(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4221(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4222(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4224(_arch(_uni))))
		(_sig (_int VCCI -5 0 4225(_arch(_uni))))
		(_sig (_int LSR_NOTIN -5 0 4226(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4275(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4276(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4278(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4279(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4280(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4281(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4282(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4283(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4284(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4285(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4274(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 6990          1463644199325 Structure
(_unit VHDL (slice_22 0 4377(structure 0 4411))
	(_version vc6)
	(_time 1463644199326 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 90c4c29fc3c7cd86c1c385c99793929392979396c3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915598)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4432(_ent (_in))))
				(_port (_int B -5 0 4432(_ent (_in))))
				(_port (_int C -5 0 4432(_ent (_in))))
				(_port (_int D -5 0 4432(_ent (_in))))
				(_port (_int Z -5 0 4433(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4429(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4436(_ent (_in))))
				(_port (_int D1 -5 0 4436(_ent (_in))))
				(_port (_int SD -5 0 4436(_ent (_in))))
				(_port (_int SP -5 0 4437(_ent (_in))))
				(_port (_int CK -5 0 4437(_ent (_in))))
				(_port (_int LSR -5 0 4437(_ent (_in))))
				(_port (_int Q -5 0 4438(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4426(_ent (_out))))
			)
		)
	)
	(_inst n1139_004_BUF1_BUF1 0 4441(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4443(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i306 0 4445(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4448(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4452
		(_object
			(_prcs
				(line__4454(_arch 0 0 4454(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4455(_arch 1 0 4455(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4456(_arch 2 0 4456(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4460
		(_object
			(_prcs
				(line__4462(_arch 3 0 4462(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4463(_arch 4 0 4463(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4464(_arch 5 0 4464(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4381 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4382 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4383(_ent gms(_string \"SLICE_22"\))))
		(_gen (_int tipd_DI0 -3 0 4385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4389(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4390 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4391 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4392 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4393 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4394 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4395 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4396 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4397 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4398 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4399 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4400 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4401 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4402 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4404(_ent(_in))))
		(_port (_int LSR -5 0 4404(_ent(_in))))
		(_port (_int CLK -5 0 4404(_ent(_in))))
		(_port (_int F0 -5 0 4405(_ent(_out))))
		(_port (_int Q0 -5 0 4405(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4414(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4415(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4416(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4417(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4418(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4419(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4420(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4421(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4423(_arch(_uni))))
		(_sig (_int VCCI -5 0 4424(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4468(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4469(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4471(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4472(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4473(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4474(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4475(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4476(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4477(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4478(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4467(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 6990          1463644199343 Structure
(_unit VHDL (slice_24 0 4570(structure 0 4604))
	(_version vc6)
	(_time 1463644199344 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 9fcbcd909ac8c289cecc8ac6989c9d9c9b989c99cc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915614)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4625(_ent (_in))))
				(_port (_int B -5 0 4625(_ent (_in))))
				(_port (_int C -5 0 4625(_ent (_in))))
				(_port (_int D -5 0 4625(_ent (_in))))
				(_port (_int Z -5 0 4626(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4622(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4629(_ent (_in))))
				(_port (_int D1 -5 0 4629(_ent (_in))))
				(_port (_int SD -5 0 4629(_ent (_in))))
				(_port (_int SP -5 0 4630(_ent (_in))))
				(_port (_int CK -5 0 4630(_ent (_in))))
				(_port (_int LSR -5 0 4630(_ent (_in))))
				(_port (_int Q -5 0 4631(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4619(_ent (_out))))
			)
		)
	)
	(_inst n1139_003_BUF1_BUF1 0 4634(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4636(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i310 0 4638(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4641(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4645
		(_object
			(_prcs
				(line__4647(_arch 0 0 4647(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4648(_arch 1 0 4648(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4649(_arch 2 0 4649(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4653
		(_object
			(_prcs
				(line__4655(_arch 3 0 4655(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4656(_arch 4 0 4656(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4657(_arch 5 0 4657(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4573 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4574 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4575 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4576(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4576(_ent gms(_string \"SLICE_24"\))))
		(_gen (_int tipd_DI0 -3 0 4578(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4579(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4580(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4581(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4582(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4583 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4584 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4585 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4586 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4587 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4588 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4589 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4590 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4591 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4592 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4593 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4594 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4595 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4597(_ent(_in))))
		(_port (_int LSR -5 0 4597(_ent(_in))))
		(_port (_int CLK -5 0 4597(_ent(_in))))
		(_port (_int F0 -5 0 4598(_ent(_out))))
		(_port (_int Q0 -5 0 4598(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4607(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4608(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4609(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4610(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4611(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4612(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4613(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4614(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4616(_arch(_uni))))
		(_sig (_int VCCI -5 0 4617(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4661(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4662(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4664(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4665(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4666(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4667(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4668(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4669(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4670(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4671(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4660(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1714          1463644199359 Structure
(_unit VHDL (lut40013 0 4763(structure 0 4771))
	(_version vc6)
	(_time 1463644199360 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code affaadf9fcf9ffbcaaaebff0feacaeacaca9fca8aa)
	(_ent
		(_time 1463643915629)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4773(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4764(_ent(_in))))
		(_port (_int B -1 0 4764(_ent(_in))))
		(_port (_int C -1 0 4764(_ent(_in))))
		(_port (_int D -1 0 4764(_ent(_in))))
		(_port (_int Z -1 0 4765(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7522          1463644199374 Structure
(_unit VHDL (slice_26 0 4784(structure 0 4818))
	(_version vc6)
	(_time 1463644199375 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code beeaeceab8e9e3a8eebeabe7b9bdbcbdb8b9bdb8ed)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915645)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -5 0 4849(_ent (_in))))
				(_port (_int B -5 0 4849(_ent (_in))))
				(_port (_int C -5 0 4849(_ent (_in))))
				(_port (_int D -5 0 4849(_ent (_in))))
				(_port (_int Z -5 0 4850(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4837(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -5 0 4840(_ent (_in))))
				(_port (_int B -5 0 4840(_ent (_in))))
				(_port (_int C -5 0 4840(_ent (_in))))
				(_port (_int D -5 0 4840(_ent (_in))))
				(_port (_int Z -5 0 4841(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4844(_ent (_in))))
				(_port (_int D1 -5 0 4844(_ent (_in))))
				(_port (_int SD -5 0 4844(_ent (_in))))
				(_port (_int SP -5 0 4845(_ent (_in))))
				(_port (_int CK -5 0 4845(_ent (_in))))
				(_port (_int LSR -5 0 4845(_ent (_in))))
				(_port (_int Q -5 0 4846(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4834(_ent (_out))))
			)
		)
	)
	(_inst i1 0 4853(_comp lut40013)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst DRIVEGND 0 4855(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst n1139_002_BUF1_BUF1 0 4857(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i314 0 4859(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4862(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4866
		(_object
			(_prcs
				(line__4868(_arch 0 0 4868(_procedure_call (_trgt(6))(_sens(0)))))
				(line__4869(_arch 1 0 4869(_procedure_call (_trgt(8))(_sens(1)))))
				(line__4870(_arch 2 0 4870(_procedure_call (_trgt(10))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4874
		(_object
			(_prcs
				(line__4876(_arch 3 0 4876(_procedure_call (_trgt(7))(_sens(6)))))
				(line__4877(_arch 4 0 4877(_procedure_call (_trgt(9))(_sens(8)))))
				(line__4878(_arch 5 0 4878(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4787 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4788 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4789 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4790(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4790(_ent gms(_string \"SLICE_26"\))))
		(_gen (_int tipd_DI0 -3 0 4792(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4793(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4794(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4795(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4796(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4797 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4798 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4799 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4800 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4801 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4802 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4803 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4804 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4805 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4806 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4807 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4808 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4809 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4811(_ent(_in))))
		(_port (_int LSR -5 0 4811(_ent(_in))))
		(_port (_int CLK -5 0 4811(_ent(_in))))
		(_port (_int F0 -5 0 4812(_ent(_out))))
		(_port (_int Q0 -5 0 4812(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 4812(_ent(_out))))
		(_sig (_int DI0_ipd -5 0 4821(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4822(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4823(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4824(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4825(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4827(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4828(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 4829(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4831(_arch(_uni))))
		(_sig (_int VCCI -5 0 4832(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4882(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4883(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4885(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4886(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4887(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4888(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4889(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4890(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4891(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4892(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4881(_prcs (_simple)(_trgt(3)(4)(5))(_sens(7)(9)(11)(12)(13)(14))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1714          1463644199390 Structure
(_unit VHDL (lut40014 0 4985(structure 0 4993))
	(_version vc6)
	(_time 1463644199391 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code ce9bcc9a9e989eddcbcfde919fcdcfcdcac89dc9cb)
	(_ent
		(_time 1463643915660)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4995(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4986(_ent(_in))))
		(_port (_int B -1 0 4986(_ent(_in))))
		(_port (_int C -1 0 4986(_ent(_in))))
		(_port (_int D -1 0 4986(_ent(_in))))
		(_port (_int Z -1 0 4987(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1925          1463644199403 Structure
(_unit VHDL (vmuxregsre0015 0 5006(structure 0 5015))
	(_version vc6)
	(_time 1463644199404 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code de8a898cdf888fc9d7dacc848ad8d9d9ddd9dcd8db)
	(_ent
		(_time 1463643915666)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 5017(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5007(_ent(_in))))
		(_port (_int D1 -1 0 5007(_ent(_in))))
		(_port (_int SD -1 0 5007(_ent(_in))))
		(_port (_int SP -1 0 5008(_ent(_in))))
		(_port (_int CK -1 0 5008(_ent(_in))))
		(_port (_int LSR -1 0 5008(_ent(_in))))
		(_port (_int Q -1 0 5009(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 5921          1463644199418 Structure
(_unit VHDL (slice_27 0 5028(structure 0 5053))
	(_version vc6)
	(_time 1463644199419 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code edb9bfbeeabab0fbe6eef8b4eaeeefeeeaeaeeebbe)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915676)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 5072(_ent (_in))))
				(_port (_int B -5 0 5072(_ent (_in))))
				(_port (_int C -5 0 5072(_ent (_in))))
				(_port (_int D -5 0 5072(_ent (_in))))
				(_port (_int Z -5 0 5073(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5069(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -5 0 5076(_ent (_in))))
				(_port (_int B -5 0 5076(_ent (_in))))
				(_port (_int C -5 0 5076(_ent (_in))))
				(_port (_int D -5 0 5076(_ent (_in))))
				(_port (_int Z -5 0 5077(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 5080(_ent (_in))))
				(_port (_int D1 -5 0 5080(_ent (_in))))
				(_port (_int SD -5 0 5080(_ent (_in))))
				(_port (_int SP -5 0 5081(_ent (_in))))
				(_port (_int CK -5 0 5081(_ent (_in))))
				(_port (_int LSR -5 0 5081(_ent (_in))))
				(_port (_int Q -5 0 5082(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5066(_ent (_out))))
			)
		)
	)
	(_inst i2 0 5085(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 5087(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut 0 5089(_comp lut40014)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_inst FSM_lcd_arbiter_i3_315_316_set 0 5091(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 5094(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 5098
		(_object
			(_prcs
				(line__5100(_arch 0 0 5100(_procedure_call (_trgt(6))(_sens(0)))))
				(line__5101(_arch 1 0 5101(_procedure_call (_trgt(7))(_sens(1)))))
				(line__5102(_arch 2 0 5102(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5031 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5032 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5033 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5034(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5034(_ent(_string \"SLICE_27"\))))
		(_gen (_int tipd_D0 -3 0 5036(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5039(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5042 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5043 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5044 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 5046(_ent(_in))))
		(_port (_int B0 -5 0 5046(_ent(_in))))
		(_port (_int LSR -5 0 5046(_ent(_in))))
		(_port (_int F0 -5 0 5047(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5047(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5047(_ent(_out))))
		(_sig (_int D0_ipd -5 0 5056(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 5057(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 5058(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5059(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5060(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5061(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 5063(_arch(_uni))))
		(_sig (_int VCCI -5 0 5064(_arch(_uni))))
		(_var (_int F0_zd -5 0 5106(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 5107(_prcs 0)))
		(_var (_int Q0_zd -5 0 5108(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 5109(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 5111(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 5112(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 3 0 5105(_prcs (_simple)(_trgt(3)(4)(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 4 -1)
)
I 000050 55 1714          1463644199424 Structure
(_unit VHDL (lut40016 0 5164(structure 0 5172))
	(_version vc6)
	(_time 1463644199425 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code edb8efbfbcbbbdfee8ecfdb2bceeeceeebebbeeae8)
	(_ent
		(_time 1463643915692)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5174(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0010000010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0010000010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5165(_ent(_in))))
		(_port (_int B -1 0 5165(_ent(_in))))
		(_port (_int C -1 0 5165(_ent(_in))))
		(_port (_int D -1 0 5165(_ent(_in))))
		(_port (_int Z -1 0 5166(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644199437 Structure
(_unit VHDL (lut40017 0 5185(structure 0 5193))
	(_version vc6)
	(_time 1463644199438 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code fda8ffacacabadeef8fceda2acfefcfefafbaefaf8)
	(_ent
		(_time 1463643915698)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5195(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110011001101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110011001101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5186(_ent(_in))))
		(_port (_int B -1 0 5186(_ent(_in))))
		(_port (_int C -1 0 5186(_ent(_in))))
		(_port (_int D -1 0 5186(_ent(_in))))
		(_port (_int Z -1 0 5187(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1249          1463644199452 Structure
(_unit VHDL (selmux2 0 5206(structure 0 5214))
	(_version vc6)
	(_time 1463644199453 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 0c585d0a5a5b0b1a590a1957550f0e0b0f0a090a5f)
	(_ent
		(_time 1463643915707)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.mux21
			(_object
				(_port (_int d0 -1 1 1034(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 1035(_ent (_in((i 1))))))
				(_port (_int sd -1 1 1036(_ent (_in((i 1))))))
				(_port (_int z -1 1 1037(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 5216(_comp .machxo2.components.mux21)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_ent machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5207(_ent(_in))))
		(_port (_int D1 -1 0 5207(_ent(_in))))
		(_port (_int SD -1 0 5207(_ent(_in))))
		(_port (_int Z -1 0 5208(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 6498          1463644199466 Structure
(_unit VHDL (i832_slice_28 0 5226(structure 0 5262))
	(_version vc6)
	(_time 1463644199467 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1c49471e474e4b0f164c5a474e1a4f1a151a1f1a19)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915713)
	)
	(_vital vital_level0)
	(_comp
		(lut40016
			(_object
				(_port (_int A -4 0 5279(_ent (_in))))
				(_port (_int B -4 0 5279(_ent (_in))))
				(_port (_int C -4 0 5279(_ent (_in))))
				(_port (_int D -4 0 5279(_ent (_in))))
				(_port (_int Z -4 0 5280(_ent (_out))))
			)
		)
		(lut40017
			(_object
				(_port (_int A -4 0 5283(_ent (_in))))
				(_port (_int B -4 0 5283(_ent (_in))))
				(_port (_int C -4 0 5283(_ent (_in))))
				(_port (_int D -4 0 5283(_ent (_in))))
				(_port (_int Z -4 0 5284(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 5287(_ent (_in))))
				(_port (_int D1 -4 0 5287(_ent (_in))))
				(_port (_int SD -4 0 5287(_ent (_in))))
				(_port (_int Z -4 0 5288(_ent (_out))))
			)
		)
	)
	(_inst i832_SLICE_28_K1 0 5291(_comp lut40016)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i832_SLICE_28_i832_SLICE_28_K1_H1))
		)
		(_use (_ent . lut40016)
		)
	)
	(_inst i832_GATE 0 5294(_comp lut40017)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i832_SLICE_28_i832_GATE_H0))
		)
		(_use (_ent . lut40017)
		)
	)
	(_inst i832_SLICE_28_K0K1MUX 0 5297(_comp selmux2)
		(_port
			((D0)(i832_SLICE_28_i832_GATE_H0))
			((D1)(i832_SLICE_28_i832_SLICE_28_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 5302
		(_object
			(_prcs
				(line__5304(_arch 0 0 5304(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5305(_arch 1 0 5305(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5306(_arch 2 0 5306(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5307(_arch 3 0 5307(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5308(_arch 4 0 5308(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5309(_arch 5 0 5309(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5310(_arch 6 0 5310(_procedure_call (_trgt(16))(_sens(6)))))
				(line__5311(_arch 7 0 5311(_procedure_call (_trgt(17))(_sens(7)))))
				(line__5312(_arch 8 0 5312(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5232(_ent(_string \"i832_SLICE_28"\))))
		(_gen (_int tipd_D1 -3 0 5234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5235(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5236(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5237(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5238(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5239(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5240(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5241(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5242(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 5243(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 5244(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 5245(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 5246(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 5247(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 5248(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 5249(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 5250(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 5251(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5253(_ent(_in))))
		(_port (_int C1 -4 0 5253(_ent(_in))))
		(_port (_int B1 -4 0 5253(_ent(_in))))
		(_port (_int A1 -4 0 5254(_ent(_in))))
		(_port (_int D0 -4 0 5254(_ent(_in))))
		(_port (_int C0 -4 0 5254(_ent(_in))))
		(_port (_int B0 -4 0 5255(_ent(_in))))
		(_port (_int A0 -4 0 5255(_ent(_in))))
		(_port (_int M0 -4 0 5255(_ent(_in))))
		(_port (_int OFX0 -4 0 5256(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5265(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5266(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 5267(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5268(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5269(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5270(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5271(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5272(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 5273(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 5274(_arch(_uni((i 1))))))
		(_sig (_int i832_SLICE_28_i832_SLICE_28_K1_H1 -4 0 5276(_arch(_uni))))
		(_sig (_int i832_SLICE_28_i832_GATE_H0 -4 0 5277(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 5317(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 5318(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 5315(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644199472 Structure
(_unit VHDL (lut40018 0 5371(structure 0 5379))
	(_version vc6)
	(_time 1463644199480 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2c792d297a7a7c3f292d3c737d2f2d2f242a7f2b29)
	(_ent
		(_time 1463643915723)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5381(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5372(_ent(_in))))
		(_port (_int B -1 0 5372(_ent(_in))))
		(_port (_int C -1 0 5372(_ent(_in))))
		(_port (_int D -1 0 5372(_ent(_in))))
		(_port (_int Z -1 0 5373(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644199485 Structure
(_unit VHDL (lut40019 0 5392(structure 0 5400))
	(_version vc6)
	(_time 1463644199486 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2c792d297a7a7c3f292d3c737d2f2d2f252a7f2b29)
	(_ent
		(_time 1463643915729)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5402(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110011001001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110011001001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5393(_ent(_in))))
		(_port (_int B -1 0 5393(_ent(_in))))
		(_port (_int C -1 0 5393(_ent(_in))))
		(_port (_int D -1 0 5393(_ent(_in))))
		(_port (_int Z -1 0 5394(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 6498          1463644199499 Structure
(_unit VHDL (i828_slice_29 0 5413(structure 0 5449))
	(_version vc6)
	(_time 1463644199500 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 3b6e603b61696d283b6b7d60693d683d323d383d3e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915738)
	)
	(_vital vital_level0)
	(_comp
		(lut40018
			(_object
				(_port (_int A -4 0 5470(_ent (_in))))
				(_port (_int B -4 0 5470(_ent (_in))))
				(_port (_int C -4 0 5470(_ent (_in))))
				(_port (_int D -4 0 5470(_ent (_in))))
				(_port (_int Z -4 0 5471(_ent (_out))))
			)
		)
		(lut40019
			(_object
				(_port (_int A -4 0 5474(_ent (_in))))
				(_port (_int B -4 0 5474(_ent (_in))))
				(_port (_int C -4 0 5474(_ent (_in))))
				(_port (_int D -4 0 5474(_ent (_in))))
				(_port (_int Z -4 0 5475(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 5466(_ent (_in))))
				(_port (_int D1 -4 0 5466(_ent (_in))))
				(_port (_int SD -4 0 5466(_ent (_in))))
				(_port (_int Z -4 0 5467(_ent (_out))))
			)
		)
	)
	(_inst i828_SLICE_29_K1 0 5478(_comp lut40018)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i828_SLICE_29_i828_SLICE_29_K1_H1))
		)
		(_use (_ent . lut40018)
		)
	)
	(_inst i828_GATE 0 5481(_comp lut40019)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i828_SLICE_29_i828_GATE_H0))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst i828_SLICE_29_K0K1MUX 0 5484(_comp selmux2)
		(_port
			((D0)(i828_SLICE_29_i828_GATE_H0))
			((D1)(i828_SLICE_29_i828_SLICE_29_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 5489
		(_object
			(_prcs
				(line__5491(_arch 0 0 5491(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5492(_arch 1 0 5492(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5493(_arch 2 0 5493(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5494(_arch 3 0 5494(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5495(_arch 4 0 5495(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5496(_arch 5 0 5496(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5497(_arch 6 0 5497(_procedure_call (_trgt(16))(_sens(6)))))
				(line__5498(_arch 7 0 5498(_procedure_call (_trgt(17))(_sens(7)))))
				(line__5499(_arch 8 0 5499(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5416 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5417 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5418 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5419(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5419(_ent(_string \"i828_SLICE_29"\))))
		(_gen (_int tipd_D1 -3 0 5421(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5422(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5423(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5424(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5425(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5426(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5427(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5428(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5429(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 5430(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 5431(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 5432(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 5433(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 5434(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 5435(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 5436(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 5437(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 5438(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5440(_ent(_in))))
		(_port (_int C1 -4 0 5440(_ent(_in))))
		(_port (_int B1 -4 0 5440(_ent(_in))))
		(_port (_int A1 -4 0 5441(_ent(_in))))
		(_port (_int D0 -4 0 5441(_ent(_in))))
		(_port (_int C0 -4 0 5441(_ent(_in))))
		(_port (_int B0 -4 0 5442(_ent(_in))))
		(_port (_int A0 -4 0 5442(_ent(_in))))
		(_port (_int M0 -4 0 5442(_ent(_in))))
		(_port (_int OFX0 -4 0 5443(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5452(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5453(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 5454(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5455(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5456(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5457(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5458(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5459(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 5460(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 5461(_arch(_uni((i 1))))))
		(_sig (_int i828_SLICE_29_i828_SLICE_29_K1_H1 -4 0 5463(_arch(_uni))))
		(_sig (_int i828_SLICE_29_i828_GATE_H0 -4 0 5464(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 5504(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 5505(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 5502(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644199530 Structure
(_unit VHDL (lut40020 0 5558(structure 0 5566))
	(_version vc6)
	(_time 1463644199531 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 5a0f5b580e0c0a495f5b4a050b5958595a5c095d5f)
	(_ent
		(_time 1463643915744)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5568(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000100010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000100010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5559(_ent(_in))))
		(_port (_int B -1 0 5559(_ent(_in))))
		(_port (_int C -1 0 5559(_ent(_in))))
		(_port (_int D -1 0 5559(_ent(_in))))
		(_port (_int Z -1 0 5560(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644199546 Structure
(_unit VHDL (lut40021 0 5579(structure 0 5587))
	(_version vc6)
	(_time 1463644199547 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6a3f6b6b3e3c3a796f6b7a353b6968696b6c396d6f)
	(_ent
		(_time 1463643915758)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5589(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5580(_ent(_in))))
		(_port (_int B -1 0 5580(_ent(_in))))
		(_port (_int C -1 0 5580(_ent(_in))))
		(_port (_int D -1 0 5580(_ent(_in))))
		(_port (_int Z -1 0 5581(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7355          1463644199561 Structure
(_unit VHDL (slice_30 0 5600(structure 0 5635))
	(_version vc6)
	(_time 1463644199562 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7a2e2b7b782d276c282d6f237d7979797a7d797c29)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915764)
	)
	(_vital vital_level0)
	(_comp
		(lut40020
			(_object
				(_port (_int A -5 0 5663(_ent (_in))))
				(_port (_int B -5 0 5663(_ent (_in))))
				(_port (_int C -5 0 5663(_ent (_in))))
				(_port (_int D -5 0 5663(_ent (_in))))
				(_port (_int Z -5 0 5664(_ent (_out))))
			)
		)
		(lut40021
			(_object
				(_port (_int A -5 0 5667(_ent (_in))))
				(_port (_int B -5 0 5667(_ent (_in))))
				(_port (_int C -5 0 5667(_ent (_in))))
				(_port (_int D -5 0 5667(_ent (_in))))
				(_port (_int Z -5 0 5668(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5655(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 5658(_ent (_in))))
				(_port (_int D1 -5 0 5658(_ent (_in))))
				(_port (_int SD -5 0 5658(_ent (_in))))
				(_port (_int SP -5 0 5659(_ent (_in))))
				(_port (_int CK -5 0 5659(_ent (_in))))
				(_port (_int LSR -5 0 5659(_ent (_in))))
				(_port (_int Q -5 0 5660(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5652(_ent (_out))))
			)
		)
	)
	(_inst i725_1_lut_3_lut_4_lut 0 5671(_comp lut40020)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst i690_2_lut_rep_13 0 5673(_comp lut40021)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40021)
		)
	)
	(_inst DRIVEGND 0 5675(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_i2_311_312_set 0 5677(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 5680(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 5684
		(_object
			(_prcs
				(line__5686(_arch 0 0 5686(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5687(_arch 1 0 5687(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5688(_arch 2 0 5688(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5689(_arch 3 0 5689(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5690(_arch 4 0 5690(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5691(_arch 5 0 5691(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5692(_arch 6 0 5692(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5604 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5605 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5606(_ent(_string \"SLICE_30"\))))
		(_gen (_int tipd_D1 -3 0 5608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5612(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5624 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5626(_ent(_in))))
		(_port (_int C1 -5 0 5626(_ent(_in))))
		(_port (_int B1 -5 0 5626(_ent(_in))))
		(_port (_int A1 -5 0 5627(_ent(_in))))
		(_port (_int D0 -5 0 5627(_ent(_in))))
		(_port (_int A0 -5 0 5627(_ent(_in))))
		(_port (_int LSR -5 0 5628(_ent(_in))))
		(_port (_int F0 -5 0 5628(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5628(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5629(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 5638(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 5639(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 5640(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 5641(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 5642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 5643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 5644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5645(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5646(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5647(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 5649(_arch(_uni))))
		(_sig (_int VCCI -5 0 5650(_arch(_uni))))
		(_var (_int F0_zd -5 0 5697(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 5698(_prcs 0)))
		(_var (_int Q0_zd -5 0 5699(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 5700(_prcs 0)))
		(_var (_int F1_zd -5 0 5701(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 5702(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 5704(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 5705(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 5695(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1714          1463644199593 Structure
(_unit VHDL (lut40022 0 5773(structure 0 5781))
	(_version vc6)
	(_time 1463644199594 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 99cc989795cfc98a9c9889c6c89a9b9a9b9fca9e9c)
	(_ent
		(_time 1463643915774)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5783(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110011101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110011101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5774(_ent(_in))))
		(_port (_int B -1 0 5774(_ent(_in))))
		(_port (_int C -1 0 5774(_ent(_in))))
		(_port (_int D -1 0 5774(_ent(_in))))
		(_port (_int Z -1 0 5775(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 5341          1463644199622 Structure
(_unit VHDL (slice_31 0 5794(structure 0 5823))
	(_version vc6)
	(_time 1463644199623 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code b8ece9ece3efe5aebcecade1bfbbbbbbb9bfbbbeeb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915780)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -4 0 5840(_ent (_in))))
				(_port (_int B -4 0 5840(_ent (_in))))
				(_port (_int C -4 0 5840(_ent (_in))))
				(_port (_int D -4 0 5840(_ent (_in))))
				(_port (_int Z -4 0 5841(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5837(_ent (_out))))
			)
		)
		(lut40022
			(_object
				(_port (_int A -4 0 5844(_ent (_in))))
				(_port (_int B -4 0 5844(_ent (_in))))
				(_port (_int C -4 0 5844(_ent (_in))))
				(_port (_int D -4 0 5844(_ent (_in))))
				(_port (_int Z -4 0 5845(_ent (_out))))
			)
		)
	)
	(_inst i715_2_lut_rep_12 0 5848(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 5850(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i724_3_lut_rep_6_4_lut 0 5852(_comp lut40022)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40022)
		)
	)
	(_block WireDelay 0 5856
		(_object
			(_prcs
				(line__5858(_arch 0 0 5858(_procedure_call (_trgt(8))(_sens(0)))))
				(line__5859(_arch 1 0 5859(_procedure_call (_trgt(9))(_sens(1)))))
				(line__5860(_arch 2 0 5860(_procedure_call (_trgt(10))(_sens(2)))))
				(line__5861(_arch 3 0 5861(_procedure_call (_trgt(11))(_sens(3)))))
				(line__5862(_arch 4 0 5862(_procedure_call (_trgt(12))(_sens(4)))))
				(line__5863(_arch 5 0 5863(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5797 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5798 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5799 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5800(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5800(_ent(_string \"SLICE_31"\))))
		(_gen (_int tipd_D1 -3 0 5802(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5803(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5804(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5805(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5806(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5807(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5808(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5809(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5810(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5813(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5815(_ent(_in))))
		(_port (_int C1 -4 0 5815(_ent(_in))))
		(_port (_int D0 -4 0 5815(_ent(_in))))
		(_port (_int C0 -4 0 5816(_ent(_in))))
		(_port (_int B0 -4 0 5816(_ent(_in))))
		(_port (_int A0 -4 0 5816(_ent(_in))))
		(_port (_int F0 -4 0 5817(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 5817(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5827(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5828(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5829(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5831(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 5832(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 5833(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5835(_arch(_uni))))
		(_var (_int F0_zd -4 0 5868(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 5869(_prcs 0)))
		(_var (_int F1_zd -4 0 5870(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 5871(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 5866(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
I 000050 55 1714          1463644199669 Structure
(_unit VHDL (lut40023 0 5920(structure 0 5928))
	(_version vc6)
	(_time 1463644199670 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e7b2e6b5e5b1b7f4e2e6f7b8b6e4e5e4e4e1b4e0e2)
	(_ent
		(_time 1463643915789)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5930(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5921(_ent(_in))))
		(_port (_int B -1 0 5921(_ent(_in))))
		(_port (_int C -1 0 5921(_ent(_in))))
		(_port (_int D -1 0 5921(_ent(_in))))
		(_port (_int Z -1 0 5922(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644199686 Structure
(_unit VHDL (lut40024 0 5941(structure 0 5949))
	(_version vc6)
	(_time 1463644199687 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f6a3f7a7f5a0a6e5f3f7e6a9a7f5f4f5f2f0a5f1f3)
	(_ent
		(_time 1463643915795)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5951(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5942(_ent(_in))))
		(_port (_int B -1 0 5942(_ent(_in))))
		(_port (_int C -1 0 5942(_ent(_in))))
		(_port (_int D -1 0 5942(_ent(_in))))
		(_port (_int Z -1 0 5943(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7973          1463644199715 Structure
(_unit VHDL (slice_32 0 5962(structure 0 6001))
	(_version vc6)
	(_time 1463644199716 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1642461143414b004718034f111515151411151045)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915805)
	)
	(_vital vital_level0)
	(_comp
		(lut40023
			(_object
				(_port (_int A -5 0 6031(_ent (_in))))
				(_port (_int B -5 0 6031(_ent (_in))))
				(_port (_int C -5 0 6031(_ent (_in))))
				(_port (_int D -5 0 6031(_ent (_in))))
				(_port (_int Z -5 0 6032(_ent (_out))))
			)
		)
		(lut40024
			(_object
				(_port (_int A -5 0 6035(_ent (_in))))
				(_port (_int B -5 0 6035(_ent (_in))))
				(_port (_int C -5 0 6035(_ent (_in))))
				(_port (_int D -5 0 6035(_ent (_in))))
				(_port (_int Z -5 0 6036(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6026(_ent (_in))))
				(_port (_int D1 -5 0 6026(_ent (_in))))
				(_port (_int SD -5 0 6026(_ent (_in))))
				(_port (_int SP -5 0 6027(_ent (_in))))
				(_port (_int CK -5 0 6027(_ent (_in))))
				(_port (_int LSR -5 0 6027(_ent (_in))))
				(_port (_int Q -5 0 6028(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6023(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6020(_ent (_out))))
			)
		)
	)
	(_inst i6_4_lut 0 6039(_comp lut40023)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40023)
		)
	)
	(_inst i5_4_lut 0 6041(_comp lut40024)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40024)
		)
	)
	(_inst FSM_lcd_arbiter_i1_307_308_set 0 6043(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 6046(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 6048(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6052
		(_object
			(_prcs
				(line__6054(_arch 0 0 6054(_procedure_call (_trgt(12))(_sens(0)))))
				(line__6055(_arch 1 0 6055(_procedure_call (_trgt(13))(_sens(1)))))
				(line__6056(_arch 2 0 6056(_procedure_call (_trgt(14))(_sens(2)))))
				(line__6057(_arch 3 0 6057(_procedure_call (_trgt(15))(_sens(3)))))
				(line__6058(_arch 4 0 6058(_procedure_call (_trgt(16))(_sens(4)))))
				(line__6059(_arch 5 0 6059(_procedure_call (_trgt(17))(_sens(5)))))
				(line__6060(_arch 6 0 6060(_procedure_call (_trgt(18))(_sens(6)))))
				(line__6061(_arch 7 0 6061(_procedure_call (_trgt(19))(_sens(7)))))
				(line__6062(_arch 8 0 6062(_procedure_call (_trgt(20))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5965 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5966 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5967 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5968(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5968(_ent(_string \"SLICE_32"\))))
		(_gen (_int tipd_D1 -3 0 5970(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5971(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5982(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5983(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5984(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5985(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5986(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5990 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5992(_ent(_in))))
		(_port (_int C1 -5 0 5992(_ent(_in))))
		(_port (_int B1 -5 0 5992(_ent(_in))))
		(_port (_int A1 -5 0 5993(_ent(_in))))
		(_port (_int D0 -5 0 5993(_ent(_in))))
		(_port (_int C0 -5 0 5993(_ent(_in))))
		(_port (_int B0 -5 0 5994(_ent(_in))))
		(_port (_int A0 -5 0 5994(_ent(_in))))
		(_port (_int LSR -5 0 5994(_ent(_in))))
		(_port (_int F0 -5 0 5995(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5995(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5995(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6004(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6005(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6006(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6008(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6009(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6010(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6011(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6014(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6015(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6017(_arch(_uni))))
		(_sig (_int VCCI -5 0 6018(_arch(_uni))))
		(_var (_int F0_zd -5 0 6067(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6068(_prcs 0)))
		(_var (_int Q0_zd -5 0 6069(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6070(_prcs 0)))
		(_var (_int F1_zd -5 0 6071(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6072(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 6065(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644199733 Structure
(_unit VHDL (lut40025 0 6149(structure 0 6157))
	(_version vc6)
	(_time 1463644199734 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 25702520257375362024357a742627262023762220)
	(_ent
		(_time 1463643915816)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6159(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111100111011001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111100111011001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6150(_ent(_in))))
		(_port (_int B -1 0 6150(_ent(_in))))
		(_port (_int C -1 0 6150(_ent(_in))))
		(_port (_int D -1 0 6150(_ent(_in))))
		(_port (_int Z -1 0 6151(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7376          1463644199749 Structure
(_unit VHDL (slice_33 0 6170(structure 0 6205))
	(_version vc6)
	(_time 1463644199750 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 35616530636268236762206c323636363632363366)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915822)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 6228(_ent (_in))))
				(_port (_int B -5 0 6228(_ent (_in))))
				(_port (_int C -5 0 6228(_ent (_in))))
				(_port (_int D -5 0 6228(_ent (_in))))
				(_port (_int Z -5 0 6229(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6225(_ent (_out))))
			)
		)
		(lut40025
			(_object
				(_port (_int A -5 0 6237(_ent (_in))))
				(_port (_int B -5 0 6237(_ent (_in))))
				(_port (_int C -5 0 6237(_ent (_in))))
				(_port (_int D -5 0 6237(_ent (_in))))
				(_port (_int Z -5 0 6238(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6232(_ent (_in))))
				(_port (_int D1 -5 0 6232(_ent (_in))))
				(_port (_int SD -5 0 6232(_ent (_in))))
				(_port (_int SP -5 0 6233(_ent (_in))))
				(_port (_int CK -5 0 6233(_ent (_in))))
				(_port (_int LSR -5 0 6233(_ent (_in))))
				(_port (_int Q -5 0 6234(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6222(_ent (_out))))
			)
		)
	)
	(_inst i716_2_lut_rep_11 0 6241(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 6243(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_1_I_0_1_lut_4_lut_4_lut 0 6245(_comp lut40025)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40025)
		)
	)
	(_inst lcd_sender_go_48_299_300_set 0 6247(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 6250(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6254
		(_object
			(_prcs
				(line__6256(_arch 0 0 6256(_procedure_call (_trgt(10))(_sens(0)))))
				(line__6257(_arch 1 0 6257(_procedure_call (_trgt(11))(_sens(1)))))
				(line__6258(_arch 2 0 6258(_procedure_call (_trgt(12))(_sens(2)))))
				(line__6259(_arch 3 0 6259(_procedure_call (_trgt(13))(_sens(3)))))
				(line__6260(_arch 4 0 6260(_procedure_call (_trgt(14))(_sens(4)))))
				(line__6261(_arch 5 0 6261(_procedure_call (_trgt(15))(_sens(5)))))
				(line__6262(_arch 6 0 6262(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6173 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6174 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6175 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6176(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6176(_ent(_string \"SLICE_33"\))))
		(_gen (_int tipd_D1 -3 0 6178(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6184(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6185(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6194 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6196(_ent(_in))))
		(_port (_int C1 -5 0 6196(_ent(_in))))
		(_port (_int D0 -5 0 6196(_ent(_in))))
		(_port (_int C0 -5 0 6197(_ent(_in))))
		(_port (_int B0 -5 0 6197(_ent(_in))))
		(_port (_int A0 -5 0 6197(_ent(_in))))
		(_port (_int LSR -5 0 6198(_ent(_in))))
		(_port (_int F0 -5 0 6198(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6198(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6199(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6208(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6209(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6210(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6211(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6212(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6213(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6214(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6215(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6216(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6217(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6219(_arch(_uni))))
		(_sig (_int VCCI -5 0 6220(_arch(_uni))))
		(_var (_int F0_zd -5 0 6267(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6268(_prcs 0)))
		(_var (_int Q0_zd -5 0 6269(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6270(_prcs 0)))
		(_var (_int F1_zd -5 0 6271(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6272(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6274(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6275(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 6265(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1714          1463644199764 Structure
(_unit VHDL (lut40026 0 6343(structure 0 6351))
	(_version vc6)
	(_time 1463644199765 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 44114447451214574145541b154746474242174341)
	(_ent
		(_time 1463643915832)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6353(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6344(_ent(_in))))
		(_port (_int B -1 0 6344(_ent(_in))))
		(_port (_int C -1 0 6344(_ent(_in))))
		(_port (_int D -1 0 6344(_ent(_in))))
		(_port (_int Z -1 0 6345(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644199780 Structure
(_unit VHDL (lut40027 0 6364(structure 0 6372))
	(_version vc6)
	(_time 1463644199781 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 54015456550204475155440b055756575352075351)
	(_ent
		(_time 1463643915838)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6374(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001010100100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001010100100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6365(_ent(_in))))
		(_port (_int B -1 0 6365(_ent(_in))))
		(_port (_int C -1 0 6365(_ent(_in))))
		(_port (_int D -1 0 6365(_ent(_in))))
		(_port (_int Z -1 0 6366(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7394          1463644199795 Structure
(_unit VHDL (slice_34 0 6385(structure 0 6420))
	(_version vc6)
	(_time 1463644199796 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 64303464333339723633713d636767676063676237)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915848)
	)
	(_vital vital_level0)
	(_comp
		(lut40026
			(_object
				(_port (_int A -5 0 6448(_ent (_in))))
				(_port (_int B -5 0 6448(_ent (_in))))
				(_port (_int C -5 0 6448(_ent (_in))))
				(_port (_int D -5 0 6448(_ent (_in))))
				(_port (_int Z -5 0 6449(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6440(_ent (_out))))
			)
		)
		(lut40027
			(_object
				(_port (_int A -5 0 6452(_ent (_in))))
				(_port (_int B -5 0 6452(_ent (_in))))
				(_port (_int C -5 0 6452(_ent (_in))))
				(_port (_int D -5 0 6452(_ent (_in))))
				(_port (_int Z -5 0 6453(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6443(_ent (_in))))
				(_port (_int D1 -5 0 6443(_ent (_in))))
				(_port (_int SD -5 0 6443(_ent (_in))))
				(_port (_int SP -5 0 6444(_ent (_in))))
				(_port (_int CK -5 0 6444(_ent (_in))))
				(_port (_int LSR -5 0 6444(_ent (_in))))
				(_port (_int Q -5 0 6445(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6437(_ent (_out))))
			)
		)
	)
	(_inst i723_2_lut_rep_10 0 6456(_comp lut40026)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40026)
		)
	)
	(_inst DRIVEGND 0 6458(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_3_I_0_85_Mux_1_i15_4_lut_rep_5_4_lut 0 6460(_comp lut40027)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40027)
		)
	)
	(_inst lcd_sender_data1command0_52_303_304_set 0 6462(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 6465(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6469
		(_object
			(_prcs
				(line__6471(_arch 0 0 6471(_procedure_call (_trgt(10))(_sens(0)))))
				(line__6472(_arch 1 0 6472(_procedure_call (_trgt(11))(_sens(1)))))
				(line__6473(_arch 2 0 6473(_procedure_call (_trgt(12))(_sens(2)))))
				(line__6474(_arch 3 0 6474(_procedure_call (_trgt(13))(_sens(3)))))
				(line__6475(_arch 4 0 6475(_procedure_call (_trgt(14))(_sens(4)))))
				(line__6476(_arch 5 0 6476(_procedure_call (_trgt(15))(_sens(5)))))
				(line__6477(_arch 6 0 6477(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6388 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6389 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6390 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6391(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6391(_ent(_string \"SLICE_34"\))))
		(_gen (_int tipd_D1 -3 0 6393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6409 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6411(_ent(_in))))
		(_port (_int C1 -5 0 6411(_ent(_in))))
		(_port (_int D0 -5 0 6411(_ent(_in))))
		(_port (_int C0 -5 0 6412(_ent(_in))))
		(_port (_int B0 -5 0 6412(_ent(_in))))
		(_port (_int A0 -5 0 6412(_ent(_in))))
		(_port (_int LSR -5 0 6413(_ent(_in))))
		(_port (_int F0 -5 0 6413(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6413(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6414(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6424(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6426(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6430(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6431(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6432(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6434(_arch(_uni))))
		(_sig (_int VCCI -5 0 6435(_arch(_uni))))
		(_var (_int F0_zd -5 0 6482(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6483(_prcs 0)))
		(_var (_int Q0_zd -5 0 6484(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6485(_prcs 0)))
		(_var (_int F1_zd -5 0 6486(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6487(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6489(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6490(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 6480(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
I 000050 55 1714          1463644199811 Structure
(_unit VHDL (lut40028 0 6558(structure 0 6566))
	(_version vc6)
	(_time 1463644199812 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 73267373752523607672632c227071707b75207476)
	(_ent
		(_time 1463643915854)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6568(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6559(_ent(_in))))
		(_port (_int B -1 0 6559(_ent(_in))))
		(_port (_int C -1 0 6559(_ent(_in))))
		(_port (_int D -1 0 6559(_ent(_in))))
		(_port (_int Z -1 0 6560(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644199825 Structure
(_unit VHDL (lut40029 0 6579(structure 0 6587))
	(_version vc6)
	(_time 1463644199826 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 83d6838c85d5d390868293dcd28081808a85d08486)
	(_ent
		(_time 1463643915863)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6589(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6580(_ent(_in))))
		(_port (_int B -1 0 6580(_ent(_in))))
		(_port (_int C -1 0 6580(_ent(_in))))
		(_port (_int D -1 0 6580(_ent(_in))))
		(_port (_int Z -1 0 6581(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 7973          1463644199840 Structure
(_unit VHDL (slice_35 0 6600(structure 0 6639))
	(_version vc6)
	(_time 1463644199841 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 92c6c29dc3c5cf84c39c87cb9591919197959194c1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915869)
	)
	(_vital vital_level0)
	(_comp
		(lut40028
			(_object
				(_port (_int A -5 0 6669(_ent (_in))))
				(_port (_int B -5 0 6669(_ent (_in))))
				(_port (_int C -5 0 6669(_ent (_in))))
				(_port (_int D -5 0 6669(_ent (_in))))
				(_port (_int Z -5 0 6670(_ent (_out))))
			)
		)
		(lut40029
			(_object
				(_port (_int A -5 0 6673(_ent (_in))))
				(_port (_int B -5 0 6673(_ent (_in))))
				(_port (_int C -5 0 6673(_ent (_in))))
				(_port (_int D -5 0 6673(_ent (_in))))
				(_port (_int Z -5 0 6674(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6664(_ent (_in))))
				(_port (_int D1 -5 0 6664(_ent (_in))))
				(_port (_int SD -5 0 6664(_ent (_in))))
				(_port (_int SP -5 0 6665(_ent (_in))))
				(_port (_int CK -5 0 6665(_ent (_in))))
				(_port (_int LSR -5 0 6665(_ent (_in))))
				(_port (_int Q -5 0 6666(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6661(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6658(_ent (_out))))
			)
		)
	)
	(_inst i2_4_lut 0 6677(_comp lut40028)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40028)
		)
	)
	(_inst i1_4_lut 0 6679(_comp lut40029)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40029)
		)
	)
	(_inst FSM_lcd_arbiter_i0_295_296_set 0 6681(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 6684(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 6686(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6690
		(_object
			(_prcs
				(line__6692(_arch 0 0 6692(_procedure_call (_trgt(12))(_sens(0)))))
				(line__6693(_arch 1 0 6693(_procedure_call (_trgt(13))(_sens(1)))))
				(line__6694(_arch 2 0 6694(_procedure_call (_trgt(14))(_sens(2)))))
				(line__6695(_arch 3 0 6695(_procedure_call (_trgt(15))(_sens(3)))))
				(line__6696(_arch 4 0 6696(_procedure_call (_trgt(16))(_sens(4)))))
				(line__6697(_arch 5 0 6697(_procedure_call (_trgt(17))(_sens(5)))))
				(line__6698(_arch 6 0 6698(_procedure_call (_trgt(18))(_sens(6)))))
				(line__6699(_arch 7 0 6699(_procedure_call (_trgt(19))(_sens(7)))))
				(line__6700(_arch 8 0 6700(_procedure_call (_trgt(20))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6604 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6605 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6606(_ent(_string \"SLICE_35"\))))
		(_gen (_int tipd_D1 -3 0 6608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6612(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6622(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6623(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6624(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6625(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6626 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6627 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6628 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6630(_ent(_in))))
		(_port (_int C1 -5 0 6630(_ent(_in))))
		(_port (_int B1 -5 0 6630(_ent(_in))))
		(_port (_int A1 -5 0 6631(_ent(_in))))
		(_port (_int D0 -5 0 6631(_ent(_in))))
		(_port (_int C0 -5 0 6631(_ent(_in))))
		(_port (_int B0 -5 0 6632(_ent(_in))))
		(_port (_int A0 -5 0 6632(_ent(_in))))
		(_port (_int LSR -5 0 6632(_ent(_in))))
		(_port (_int F0 -5 0 6633(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6633(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6633(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6645(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6646(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6647(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6648(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6649(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6650(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6651(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6652(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6653(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6655(_arch(_uni))))
		(_sig (_int VCCI -5 0 6656(_arch(_uni))))
		(_var (_int F0_zd -5 0 6705(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6706(_prcs 0)))
		(_var (_int Q0_zd -5 0 6707(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6708(_prcs 0)))
		(_var (_int F1_zd -5 0 6709(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6710(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6712(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6713(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 6703(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
I 000050 55 1714          1463644199858 Structure
(_unit VHDL (lut40030 0 6787(structure 0 6795))
	(_version vc6)
	(_time 1463644199859 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a2f7a2f4a5f4f2b1a7a3b2fdf3a1a1a1a2a4f1a5a7)
	(_ent
		(_time 1463643915883)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6797(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110001111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110001111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6788(_ent(_in))))
		(_port (_int B -1 0 6788(_ent(_in))))
		(_port (_int C -1 0 6788(_ent(_in))))
		(_port (_int D -1 0 6788(_ent(_in))))
		(_port (_int Z -1 0 6789(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644199864 Structure
(_unit VHDL (lut40031 0 6808(structure 0 6816))
	(_version vc6)
	(_time 1463644199865 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a2f7a2f4a5f4f2b1a7a3b2fdf3a1a1a1a3a4f1a5a7)
	(_ent
		(_time 1463643915894)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6818(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111110000111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111110000111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6809(_ent(_in))))
		(_port (_int B -1 0 6809(_ent(_in))))
		(_port (_int C -1 0 6809(_ent(_in))))
		(_port (_int D -1 0 6809(_ent(_in))))
		(_port (_int Z -1 0 6810(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 10563         1463644199873 Structure
(_unit VHDL (slice_36 0 6829(structure 0 6879))
	(_version vc6)
	(_time 1463644199874 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code b2e6e2e6e3e5efa4b1b5b7bff4ede0b1b4b5b1b4e1b4bb)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915900)
	)
	(_vital vital_level0)
	(_comp
		(lut40030
			(_object
				(_port (_int A -5 0 6915(_ent (_in))))
				(_port (_int B -5 0 6915(_ent (_in))))
				(_port (_int C -5 0 6915(_ent (_in))))
				(_port (_int D -5 0 6915(_ent (_in))))
				(_port (_int Z -5 0 6916(_ent (_out))))
			)
		)
		(lut40031
			(_object
				(_port (_int A -5 0 6919(_ent (_in))))
				(_port (_int B -5 0 6919(_ent (_in))))
				(_port (_int C -5 0 6919(_ent (_in))))
				(_port (_int D -5 0 6919(_ent (_in))))
				(_port (_int Z -5 0 6920(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 6910(_ent (_in))))
				(_port (_int D1 -5 0 6910(_ent (_in))))
				(_port (_int SD -5 0 6910(_ent (_in))))
				(_port (_int SP -5 0 6911(_ent (_in))))
				(_port (_int CK -5 0 6911(_ent (_in))))
				(_port (_int LSR -5 0 6911(_ent (_in))))
				(_port (_int Q -5 0 6912(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6904(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6907(_ent (_out))))
			)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_3_I_0_1_lut_4_lut 0 6923(_comp lut40030)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40030)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_2_I_0_1_lut_3_lut_4_lut 0 6925(_comp lut40031)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40031)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i5 0 6927(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 6930(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 6932(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i4 0 6934(_comp vmuxregsre0004)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 6939
		(_object
			(_prcs
				(line__6941(_arch 0 0 6941(_procedure_call (_trgt(15))(_sens(0)))))
				(line__6942(_arch 1 0 6942(_procedure_call (_trgt(16))(_sens(1)))))
				(line__6943(_arch 2 0 6943(_procedure_call (_trgt(17))(_sens(2)))))
				(line__6944(_arch 3 0 6944(_procedure_call (_trgt(18))(_sens(3)))))
				(line__6945(_arch 4 0 6945(_procedure_call (_trgt(19))(_sens(4)))))
				(line__6946(_arch 5 0 6946(_procedure_call (_trgt(20))(_sens(5)))))
				(line__6947(_arch 6 0 6947(_procedure_call (_trgt(21))(_sens(6)))))
				(line__6948(_arch 7 0 6948(_procedure_call (_trgt(22))(_sens(7)))))
				(line__6949(_arch 8 0 6949(_procedure_call (_trgt(23))(_sens(8)))))
				(line__6950(_arch 9 0 6950(_procedure_call (_trgt(25))(_sens(9)))))
				(line__6951(_arch 10 0 6951(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 6955
		(_object
			(_prcs
				(line__6957(_arch 11 0 6957(_procedure_call (_trgt(24))(_sens(23)))))
				(line__6958(_arch 12 0 6958(_procedure_call (_trgt(26))(_sens(25)))))
				(line__6959(_arch 13 0 6959(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6832 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6833 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6834 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6835(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6835(_ent gms(_string \"SLICE_36"\))))
		(_gen (_int tipd_D1 -3 0 6837(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6838(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6839(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6840(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6841(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6842(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6843(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6844(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 6845(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 6846(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 6847(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6848(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6849(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6850(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6851(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6852(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6853(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6854(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6855(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 6856(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 6857(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 6858 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 6859 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 6860 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 6861 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 6862 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 6863 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 6864 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 6865 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 6866 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 6867 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6869(_ent(_in))))
		(_port (_int C1 -5 0 6869(_ent(_in))))
		(_port (_int B1 -5 0 6869(_ent(_in))))
		(_port (_int A1 -5 0 6870(_ent(_in))))
		(_port (_int D0 -5 0 6870(_ent(_in))))
		(_port (_int C0 -5 0 6870(_ent(_in))))
		(_port (_int B0 -5 0 6871(_ent(_in))))
		(_port (_int A0 -5 0 6871(_ent(_in))))
		(_port (_int M1 -5 0 6871(_ent(_in))))
		(_port (_int M0 -5 0 6872(_ent(_in))))
		(_port (_int CLK -5 0 6872(_ent(_in))))
		(_port (_int F0 -5 0 6872(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6873(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6873(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 6873(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6882(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6883(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6884(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6885(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6886(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6887(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6888(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6889(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 6890(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 6891(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 6892(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 6893(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 6894(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 6895(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6896(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6897(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6898(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 6899(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 6901(_arch(_uni))))
		(_sig (_int GNDI -5 0 6902(_arch(_uni))))
		(_var (_int F0_zd -5 0 6964(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 6965(_prcs 0)))
		(_var (_int Q0_zd -5 0 6966(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 6967(_prcs 0)))
		(_var (_int F1_zd -5 0 6968(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 6969(_prcs 0)))
		(_var (_int Q1_zd -5 0 6970(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 6971(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 6973(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 6974(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 6975(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 6976(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 6977(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 6978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 6962(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
I 000050 55 1714          1463644199889 Structure
(_unit VHDL (lut40032 0 7096(structure 0 7104))
	(_version vc6)
	(_time 1463644199890 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c194c195c59791d2c4c0d19e90c2c2c2c3c792c6c4)
	(_ent
		(_time 1463643915910)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7106(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0010010000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0010010000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7097(_ent(_in))))
		(_port (_int B -1 0 7097(_ent(_in))))
		(_port (_int C -1 0 7097(_ent(_in))))
		(_port (_int D -1 0 7097(_ent(_in))))
		(_port (_int Z -1 0 7098(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 1714          1463644199895 Structure
(_unit VHDL (lut40033 0 7117(structure 0 7125))
	(_version vc6)
	(_time 1463644199896 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c194c195c59791d2c4c0d19e90c2c2c2c2c792c6c4)
	(_ent
		(_time 1463643915916)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7127(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7118(_ent(_in))))
		(_port (_int B -1 0 7118(_ent(_in))))
		(_port (_int C -1 0 7118(_ent(_in))))
		(_port (_int D -1 0 7118(_ent(_in))))
		(_port (_int Z -1 0 7119(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
I 000050 55 9263          1463644199905 Structure
(_unit VHDL (slice_37 0 7138(structure 0 7183))
	(_version vc6)
	(_time 1463644199906 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code d185818383868cc78683c488d6d2d2d2d6d6d2d782)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915926)
	)
	(_vital vital_level0)
	(_comp
		(lut40032
			(_object
				(_port (_int A -5 0 7216(_ent (_in))))
				(_port (_int B -5 0 7216(_ent (_in))))
				(_port (_int C -5 0 7216(_ent (_in))))
				(_port (_int D -5 0 7216(_ent (_in))))
				(_port (_int Z -5 0 7217(_ent (_out))))
			)
		)
		(lut40033
			(_object
				(_port (_int A -5 0 7220(_ent (_in))))
				(_port (_int B -5 0 7220(_ent (_in))))
				(_port (_int C -5 0 7220(_ent (_in))))
				(_port (_int D -5 0 7220(_ent (_in))))
				(_port (_int Z -5 0 7221(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 7211(_ent (_in))))
				(_port (_int D1 -5 0 7211(_ent (_in))))
				(_port (_int SD -5 0 7211(_ent (_in))))
				(_port (_int SP -5 0 7212(_ent (_in))))
				(_port (_int CK -5 0 7212(_ent (_in))))
				(_port (_int LSR -5 0 7212(_ent (_in))))
				(_port (_int Q -5 0 7213(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 7205(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 7208(_ent (_out))))
			)
		)
	)
	(_inst FSM_lcd_arbiter_2_bdd_4_lut_rep_7 0 7224(_comp lut40032)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40032)
		)
	)
	(_inst i693_3_lut_rep_4_4_lut 0 7226(_comp lut40033)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40033)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i6 0 7228(_comp vmuxregsre0004)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 7231(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 7233(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7237
		(_object
			(_prcs
				(line__7239(_arch 0 0 7239(_procedure_call (_trgt(13))(_sens(0)))))
				(line__7240(_arch 1 0 7240(_procedure_call (_trgt(14))(_sens(1)))))
				(line__7241(_arch 2 0 7241(_procedure_call (_trgt(15))(_sens(2)))))
				(line__7242(_arch 3 0 7242(_procedure_call (_trgt(16))(_sens(3)))))
				(line__7243(_arch 4 0 7243(_procedure_call (_trgt(17))(_sens(4)))))
				(line__7244(_arch 5 0 7244(_procedure_call (_trgt(18))(_sens(5)))))
				(line__7245(_arch 6 0 7245(_procedure_call (_trgt(19))(_sens(6)))))
				(line__7246(_arch 7 0 7246(_procedure_call (_trgt(20))(_sens(7)))))
				(line__7247(_arch 8 0 7247(_procedure_call (_trgt(21))(_sens(8)))))
				(line__7248(_arch 9 0 7248(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 7252
		(_object
			(_prcs
				(line__7254(_arch 10 0 7254(_procedure_call (_trgt(22))(_sens(21)))))
				(line__7255(_arch 11 0 7255(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7141 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7142 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 7143 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 7144(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7144(_ent gms(_string \"SLICE_37"\))))
		(_gen (_int tipd_D1 -3 0 7146(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 7147(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 7148(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 7149(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 7150(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 7151(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 7152(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 7153(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 7154(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 7155(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 7156(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 7157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 7158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 7159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 7160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 7161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 7162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 7163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 7164(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 7165 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 7166 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 7167 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 7168 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 7169 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 7170 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 7171 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 7173(_ent(_in))))
		(_port (_int C1 -5 0 7173(_ent(_in))))
		(_port (_int B1 -5 0 7173(_ent(_in))))
		(_port (_int A1 -5 0 7174(_ent(_in))))
		(_port (_int D0 -5 0 7174(_ent(_in))))
		(_port (_int C0 -5 0 7174(_ent(_in))))
		(_port (_int B0 -5 0 7175(_ent(_in))))
		(_port (_int A0 -5 0 7175(_ent(_in))))
		(_port (_int M0 -5 0 7175(_ent(_in))))
		(_port (_int CLK -5 0 7176(_ent(_in))))
		(_port (_int F0 -5 0 7176(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 7176(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 7177(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 7186(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 7187(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 7188(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 7189(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 7190(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 7191(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 7192(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 7193(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 7194(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 7195(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 7196(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 7197(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 7198(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 7199(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 7200(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 7202(_arch(_uni))))
		(_sig (_int GNDI -5 0 7203(_arch(_uni))))
		(_var (_int F0_zd -5 0 7260(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 7261(_prcs 0)))
		(_var (_int Q0_zd -5 0 7262(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 7263(_prcs 0)))
		(_var (_int F1_zd -5 0 7264(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 7265(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 7267(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 7268(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 7269(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 7270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 7258(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
I 000050 55 1110          1463644199920 Structure
(_unit VHDL (xo2iobuf 0 7362(structure 0 7369))
	(_version vc6)
	(_time 1463644199921 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e0b4bbb3b6b2b6f6e8e6a6bab3e7e5e6e6e7e8e6b6)
	(_ent
		(_time 1463643915941)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 7371(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 7363(_ent(_in))))
		(_port (_int T -1 0 7363(_ent(_in))))
		(_port (_int PAD -1 0 7363(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 3011          1463644199926 Structure
(_unit VHDL (lcd_bus_8_b 0 7381(structure 0 7398))
	(_version vc6)
	(_time 1463644199927 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code e0b5e0b3e3b7b0f5b2e0f2bbb4e7e3e5b6e3e8e5b6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915957)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7409(_ent (_in))))
				(_port (_int T -4 0 7409(_ent (_in))))
				(_port (_int PAD -4 0 7409(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7406(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 7412(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7414(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7418
		(_object
			(_prcs
				(line__7420(_arch 0 0 7420(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7384 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7385 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7386 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7387(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7387(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 7389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 7390(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7392(_ent(_in))))
		(_port (_int lcdbus8 -4 0 7392(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7401(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 7402(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7404(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 7424(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 7425(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7423(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644199936 Structure
(_unit VHDL (lcd_bus_9_b 0 7454(structure 0 7471))
	(_version vc6)
	(_time 1463644199937 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f0a5f0a0f3a7a0e5a2f0e2aba4f7f3f5a6f3f9f5a6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915972)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7482(_ent (_in))))
				(_port (_int T -4 0 7482(_ent (_in))))
				(_port (_int PAD -4 0 7482(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7479(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 7485(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7487(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7491
		(_object
			(_prcs
				(line__7493(_arch 0 0 7493(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7457 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7458 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7459 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7460(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7460(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 7462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 7463(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7465(_ent(_in))))
		(_port (_int lcdbus9 -4 0 7465(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7474(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 7475(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7477(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 7497(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 7498(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7496(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644199942 Structure
(_unit VHDL (lcd_bus_4_b 0 7527(structure 0 7544))
	(_version vc6)
	(_time 1463644199943 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f0a5f0a0f3a7a0e5a2f0e2aba4f7f3f5a6f3f4f5a6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915978)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7555(_ent (_in))))
				(_port (_int T -4 0 7555(_ent (_in))))
				(_port (_int PAD -4 0 7555(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7552(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 7558(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7560(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7564
		(_object
			(_prcs
				(line__7566(_arch 0 0 7566(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7530 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7531 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7532 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7533(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7533(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 7535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 7536(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7538(_ent(_in))))
		(_port (_int lcdbus4 -4 0 7538(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7547(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 7548(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7550(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 7570(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 7571(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7569(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644199951 Structure
(_unit VHDL (lcd_bus_5_b 0 7600(structure 0 7617))
	(_version vc6)
	(_time 1463644199952 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 00550706035750155200125b540703055603050556)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915988)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7628(_ent (_in))))
				(_port (_int T -4 0 7628(_ent (_in))))
				(_port (_int PAD -4 0 7628(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7625(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 7631(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7633(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7637
		(_object
			(_prcs
				(line__7639(_arch 0 0 7639(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7604 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7605 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7606(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 7608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 7609(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7611(_ent(_in))))
		(_port (_int lcdbus5 -4 0 7611(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7620(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 7621(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7623(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 7643(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 7644(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7642(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644199957 Structure
(_unit VHDL (lcd_bus_6_b 0 7673(structure 0 7690))
	(_version vc6)
	(_time 1463644199958 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 00550706035750155200125b540703055603060556)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915994)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7701(_ent (_in))))
				(_port (_int T -4 0 7701(_ent (_in))))
				(_port (_int PAD -4 0 7701(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7698(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 7704(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7706(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7710
		(_object
			(_prcs
				(line__7712(_arch 0 0 7712(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7676 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7677 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7678 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7679(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7679(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 7681(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 7682(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7684(_ent(_in))))
		(_port (_int lcdbus6 -4 0 7684(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7693(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 7694(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7696(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 7716(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 7717(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7715(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644199967 Structure
(_unit VHDL (lcd_bus_7_b 0 7746(structure 0 7763))
	(_version vc6)
	(_time 1463644199968 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0f5a08095a585f1a5d0f1d545b080c0a590c080a59)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916008)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7774(_ent (_in))))
				(_port (_int T -4 0 7774(_ent (_in))))
				(_port (_int PAD -4 0 7774(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7771(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 7777(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7779(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7783
		(_object
			(_prcs
				(line__7785(_arch 0 0 7785(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7749 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7750 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7751 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7752(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7752(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 7754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 7755(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7757(_ent(_in))))
		(_port (_int lcdbus7 -4 0 7757(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7766(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 7767(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7769(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 7789(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 7790(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7788(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644199983 Structure
(_unit VHDL (lcd_bus_12_b 0 7819(structure 0 7836))
	(_version vc6)
	(_time 1463644199984 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1f4a18184a484f0a4d1f0d444b181c1a491c1e1c1d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916019)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7847(_ent (_in))))
				(_port (_int T -4 0 7847(_ent (_in))))
				(_port (_int PAD -4 0 7847(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7844(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 7850(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7852(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7856
		(_object
			(_prcs
				(line__7858(_arch 0 0 7858(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7822 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7823 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7824 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7825(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7825(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 7827(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 7828(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7830(_ent(_in))))
		(_port (_int lcdbus12 -4 0 7830(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7839(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 7840(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7842(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 7862(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 7863(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7861(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644199998 Structure
(_unit VHDL (lcd_bus_3_b 0 7892(structure 0 7909))
	(_version vc6)
	(_time 1463644199999 2016.05.19 09:49:59)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2e7b292a78797e3b7c2e3c757a292d2b782d2d2b78)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916035)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7920(_ent (_in))))
				(_port (_int T -4 0 7920(_ent (_in))))
				(_port (_int PAD -4 0 7920(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7917(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 7923(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7925(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7929
		(_object
			(_prcs
				(line__7931(_arch 0 0 7931(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7895 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7896 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7897 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7898(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7898(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 7900(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 7901(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7903(_ent(_in))))
		(_port (_int lcdbus3 -4 0 7903(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7912(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 7913(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7915(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 7935(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 7936(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7934(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644200029 Structure
(_unit VHDL (lcd_bus_2_b 0 7965(structure 0 7982))
	(_version vc6)
	(_time 1463644200042 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 5d085a5e0a0a0d480f5d4f06095a5e580b5e5f580b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916041)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7993(_ent (_in))))
				(_port (_int T -4 0 7993(_ent (_in))))
				(_port (_int PAD -4 0 7993(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7990(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 7996(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7998(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8002
		(_object
			(_prcs
				(line__8004(_arch 0 0 8004(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7968 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7969 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7970 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7971(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7971(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 7973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 7974(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7976(_ent(_in))))
		(_port (_int lcdbus2 -4 0 7976(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7985(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 7986(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7988(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 8008(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 8009(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8007(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644200061 Structure
(_unit VHDL (lcd_bus_11_b 0 8038(structure 0 8055))
	(_version vc6)
	(_time 1463644200062 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 6d386a6d3a3a3d783f6d7f36396a6e683b6e6c6e6c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916050)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8066(_ent (_in))))
				(_port (_int T -4 0 8066(_ent (_in))))
				(_port (_int PAD -4 0 8066(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8063(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 8069(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8071(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8075
		(_object
			(_prcs
				(line__8077(_arch 0 0 8077(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8042 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8043 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8044(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 8046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 8047(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8049(_ent(_in))))
		(_port (_int lcdbus11 -4 0 8049(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8058(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 8059(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8061(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 8081(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 8082(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8080(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644200090 Structure
(_unit VHDL (lcd_bus_13_b 0 8111(structure 0 8128))
	(_version vc6)
	(_time 1463644200091 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 8cd98b82dcdbdc99de8c9ed7d88b8f89da8f8d8f8f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916056)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8139(_ent (_in))))
				(_port (_int T -4 0 8139(_ent (_in))))
				(_port (_int PAD -4 0 8139(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8136(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 8142(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8144(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8148
		(_object
			(_prcs
				(line__8150(_arch 0 0 8150(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8114 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8115 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8116 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8117(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8117(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 8119(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 8120(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8122(_ent(_in))))
		(_port (_int lcdbus13 -4 0 8122(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 8132(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8134(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 8154(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 8155(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8153(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644200121 Structure
(_unit VHDL (lcd_bus_14_b 0 8184(structure 0 8201))
	(_version vc6)
	(_time 1463644200122 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code abfeacfcfafcfbbef9abb9f0ffaca8aefda8aaa8af)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916066)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8212(_ent (_in))))
				(_port (_int T -4 0 8212(_ent (_in))))
				(_port (_int PAD -4 0 8212(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8209(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 8215(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8217(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8221
		(_object
			(_prcs
				(line__8223(_arch 0 0 8223(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8187 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8188 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8189 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8190(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8190(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 8192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 8193(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8195(_ent(_in))))
		(_port (_int lcdbus14 -4 0 8195(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8204(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 8205(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8207(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 8227(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 8228(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8226(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644200168 Structure
(_unit VHDL (lcd_bus_15_b 0 8257(structure 0 8274))
	(_version vc6)
	(_time 1463644200169 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code da8fdd88888d8acf88dac8818eddd9df8cd9dbd9df)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916072)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8285(_ent (_in))))
				(_port (_int T -4 0 8285(_ent (_in))))
				(_port (_int PAD -4 0 8285(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8282(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 8288(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8290(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8294
		(_object
			(_prcs
				(line__8296(_arch 0 0 8296(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8260 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8261 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8262 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8263(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8263(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 8265(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 8266(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8268(_ent(_in))))
		(_port (_int lcdbus15 -4 0 8268(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8277(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 8278(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8280(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 8300(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 8301(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8299(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3022          1463644200185 Structure
(_unit VHDL (lcd_bus_10_b 0 8330(structure 0 8347))
	(_version vc6)
	(_time 1463644200186 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code eabfedb9b8bdbaffb8eaf8b1beede9efbce9ebe9ea)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916086)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8358(_ent (_in))))
				(_port (_int T -4 0 8358(_ent (_in))))
				(_port (_int PAD -4 0 8358(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8355(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 8361(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8363(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8367
		(_object
			(_prcs
				(line__8369(_arch 0 0 8369(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8333 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8334 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8335 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8336(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8336(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 8338(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 8339(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8341(_ent(_in))))
		(_port (_int lcdbus10 -4 0 8341(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8350(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 8351(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8353(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 8373(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 8374(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8372(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644200201 Structure
(_unit VHDL (lcd_bus_1_b 0 8403(structure 0 8420))
	(_version vc6)
	(_time 1463644200202 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f9acfea9f3aea9ecabf9eba2adfefafcaffaf8fcaf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916097)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8431(_ent (_in))))
				(_port (_int T -4 0 8431(_ent (_in))))
				(_port (_int PAD -4 0 8431(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8428(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 8434(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8436(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8440
		(_object
			(_prcs
				(line__8442(_arch 0 0 8442(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8406 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8407 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8408 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8409(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8409(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 8411(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 8412(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8414(_ent(_in))))
		(_port (_int lcdbus1 -4 0 8414(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 8424(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8426(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 8446(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 8447(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8445(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3011          1463644200217 Structure
(_unit VHDL (lcd_bus_0_b 0 8476(structure 0 8493))
	(_version vc6)
	(_time 1463644200218 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 095c0f0f035e591c5b091b525d0e0a0c5f0a090c5f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916103)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8504(_ent (_in))))
				(_port (_int T -4 0 8504(_ent (_in))))
				(_port (_int PAD -4 0 8504(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8501(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 8507(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8509(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8513
		(_object
			(_prcs
				(line__8515(_arch 0 0 8515(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8479 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8480 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8481 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8482(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8482(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 8484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 8485(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8487(_ent(_in))))
		(_port (_int lcdbus0 -4 0 8487(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8496(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 8497(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8499(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 8519(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 8520(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8518(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2984          1463644200232 Structure
(_unit VHDL (lcd_rsb 0 8549(structure 0 8566))
	(_version vc6)
	(_time 1463644200233 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 184d1e1f134f480d4a190a434a1e1a1e4b1e1b1e1c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916113)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8577(_ent (_in))))
				(_port (_int T -4 0 8577(_ent (_in))))
				(_port (_int PAD -4 0 8577(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8574(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 8580(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8582(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8586
		(_object
			(_prcs
				(line__8588(_arch 0 0 8588(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8552 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8553 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8554 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8555(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8555(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 8557(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 8558(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8560(_ent(_in))))
		(_port (_int lcdrs -4 0 8560(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8569(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 8570(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8572(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 8592(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 8593(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8591(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2984          1463644200238 Structure
(_unit VHDL (lcd_wrb 0 8622(structure 0 8639))
	(_version vc6)
	(_time 1463644200239 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 184d1e1f134f480d4a190f434b1e1a1e4b1e1b1e1c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916128)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8650(_ent (_in))))
				(_port (_int T -4 0 8650(_ent (_in))))
				(_port (_int PAD -4 0 8650(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8647(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 8653(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8655(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8659
		(_object
			(_prcs
				(line__8661(_arch 0 0 8661(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8625 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8626 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8627 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8628(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8628(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 8630(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 8631(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8633(_ent(_in))))
		(_port (_int lcdwr -4 0 8633(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 8643(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8645(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 8665(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 8666(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8664(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
I 000050 55 3018          1463644200248 Structure
(_unit VHDL (lcd_resetb 0 8695(structure 0 8712))
	(_version vc6)
	(_time 1463644200249 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 287d2e2c237f783d7a293a727c2f2b2e2d2f2c2e2a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916134)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8723(_ent (_in))))
				(_port (_int T -4 0 8723(_ent (_in))))
				(_port (_int PAD -4 0 8723(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8720(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 8726(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8728(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8732
		(_object
			(_prcs
				(line__8734(_arch 0 0 8734(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8698 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8699 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8700 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8701(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8701(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 8703(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 8704(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8706(_ent(_in))))
		(_port (_int lcdreset -4 0 8706(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8715(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 8716(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8718(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 8738(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 8739(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8737(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2984          1463644200254 Structure
(_unit VHDL (lcd_teb 0 8768(structure 0 8785))
	(_version vc6)
	(_time 1463644200255 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 287d2e2c237f783d7a293c727c2e2a2e7b2e2b2e2c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916144)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8796(_ent (_in))))
				(_port (_int T -4 0 8796(_ent (_in))))
				(_port (_int PAD -4 0 8796(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8793(_ent (_out))))
			)
		)
	)
	(_inst lcd_te_pad 0 8799(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdte_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8801(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8805
		(_object
			(_prcs
				(line__8807(_arch 0 0 8807(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8771 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8772 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8773 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8774(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8774(_ent(_string \"lcd_teB"\))))
		(_gen (_int tipd_PADDO -3 0 8776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdte -3 0 8777(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8779(_ent(_in))))
		(_port (_int lcdte -4 0 8779(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdte_out -4 0 8789(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8791(_arch(_uni))))
		(_var (_int lcdte_zd -4 0 8811(_prcs 0((i 1)))))
		(_var (_int lcdte_GlitchData -6 0 8812(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8810(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1952736108 101)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644200263 Structure
(_unit VHDL (leds_7_b 0 8841(structure 0 8858))
	(_version vc6)
	(_time 1463644200264 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 386d3e3d356f682f3f3b7e676e3d6e3e3a3e6b3e3d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916160)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8869(_ent (_in))))
				(_port (_int T -4 0 8869(_ent (_in))))
				(_port (_int PAD -4 0 8869(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8866(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_7 0 8872(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8874(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8878
		(_object
			(_prcs
				(line__8880(_arch 0 0 8880(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8844 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8845 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8846 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8847(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8847(_ent(_string \"leds_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 8849(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds7 -3 0 8850(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8852(_ent(_in))))
		(_port (_int leds7 -4 0 8852(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8861(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds7_out -4 0 8862(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8864(_arch(_uni))))
		(_var (_int leds7_zd -4 0 8884(_prcs 0((i 1)))))
		(_var (_int leds7_GlitchData -6 0 8885(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8883(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 55)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644200279 Structure
(_unit VHDL (leds_6_b 0 8914(structure 0 8931))
	(_version vc6)
	(_time 1463644200280 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 471241454510175040440118104211414541144142)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916166)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8942(_ent (_in))))
				(_port (_int T -4 0 8942(_ent (_in))))
				(_port (_int PAD -4 0 8942(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8939(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_6 0 8945(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8947(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8951
		(_object
			(_prcs
				(line__8953(_arch 0 0 8953(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8917 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8918 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8919 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8920(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8920(_ent(_string \"leds_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 8922(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds6 -3 0 8923(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8925(_ent(_in))))
		(_port (_int leds6 -4 0 8925(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8934(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds6_out -4 0 8935(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8937(_arch(_uni))))
		(_var (_int leds6_zd -4 0 8957(_prcs 0((i 1)))))
		(_var (_int leds6_GlitchData -6 0 8958(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8956(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 54)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644200293 Structure
(_unit VHDL (leds_5_b 0 8987(structure 0 9004))
	(_version vc6)
	(_time 1463644200294 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 570251545500074050541108035201515551045152)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916175)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9015(_ent (_in))))
				(_port (_int T -4 0 9015(_ent (_in))))
				(_port (_int PAD -4 0 9015(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9012(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_5 0 9018(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9020(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9024
		(_object
			(_prcs
				(line__9026(_arch 0 0 9026(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8990 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8991 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8992 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8993(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8993(_ent(_string \"leds_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 8995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds5 -3 0 8996(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8998(_ent(_in))))
		(_port (_int leds5 -4 0 8998(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds5_out -4 0 9008(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9010(_arch(_uni))))
		(_var (_int leds5_zd -4 0 9030(_prcs 0((i 1)))))
		(_var (_int leds5_GlitchData -6 0 9031(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9029(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 53)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644200308 Structure
(_unit VHDL (leds_4_b 0 9060(structure 0 9077))
	(_version vc6)
	(_time 1463644200309 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 663360666531367161652039336330606460356063)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916181)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9088(_ent (_in))))
				(_port (_int T -4 0 9088(_ent (_in))))
				(_port (_int PAD -4 0 9088(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9085(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_4 0 9091(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9093(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9097
		(_object
			(_prcs
				(line__9099(_arch 0 0 9099(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9063 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9064 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9065 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9066(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9066(_ent(_string \"leds_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 9068(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds4 -3 0 9069(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9071(_ent(_in))))
		(_port (_int leds4 -4 0 9071(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds4_out -4 0 9081(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9083(_arch(_uni))))
		(_var (_int leds4_zd -4 0 9103(_prcs 0((i 1)))))
		(_var (_int leds4_GlitchData -6 0 9104(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9102(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 52)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644200314 Structure
(_unit VHDL (leds_3_b 0 9133(structure 0 9150))
	(_version vc6)
	(_time 1463644200315 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 663360666531367161652039346330606460356063)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916191)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9161(_ent (_in))))
				(_port (_int T -4 0 9161(_ent (_in))))
				(_port (_int PAD -4 0 9161(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9158(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_3 0 9164(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9166(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9170
		(_object
			(_prcs
				(line__9172(_arch 0 0 9172(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9136 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9137 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9138 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9139(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9139(_ent(_string \"leds_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 9141(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds3 -3 0 9142(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9144(_ent(_in))))
		(_port (_int leds3 -4 0 9144(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds3_out -4 0 9154(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9156(_arch(_uni))))
		(_var (_int leds3_zd -4 0 9176(_prcs 0((i 1)))))
		(_var (_int leds3_GlitchData -6 0 9177(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9175(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 51)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644200326 Structure
(_unit VHDL (leds_2_b 0 9206(structure 0 9223))
	(_version vc6)
	(_time 1463644200327 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 762370777521266171753029257320707470257073)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916197)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9234(_ent (_in))))
				(_port (_int T -4 0 9234(_ent (_in))))
				(_port (_int PAD -4 0 9234(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9231(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_2 0 9237(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9239(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9243
		(_object
			(_prcs
				(line__9245(_arch 0 0 9245(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9209 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9210 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9211 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9212(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9212(_ent(_string \"leds_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 9214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds2 -3 0 9215(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9217(_ent(_in))))
		(_port (_int leds2 -4 0 9217(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9226(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds2_out -4 0 9227(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9229(_arch(_uni))))
		(_var (_int leds2_zd -4 0 9249(_prcs 0((i 1)))))
		(_var (_int leds2_GlitchData -6 0 9250(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9248(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 50)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644200341 Structure
(_unit VHDL (leds_1_b 0 9279(structure 0 9296))
	(_version vc6)
	(_time 1463644200342 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 86d3808885d1d6918185c0d9d683d0808480d58083)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916206)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9307(_ent (_in))))
				(_port (_int T -4 0 9307(_ent (_in))))
				(_port (_int PAD -4 0 9307(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9304(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_1 0 9310(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9312(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9316
		(_object
			(_prcs
				(line__9318(_arch 0 0 9318(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9282 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9283 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9284 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9285(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9285(_ent(_string \"leds_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 9287(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds1 -3 0 9288(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9290(_ent(_in))))
		(_port (_int leds1 -4 0 9290(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9299(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds1_out -4 0 9300(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9302(_arch(_uni))))
		(_var (_int leds1_zd -4 0 9322(_prcs 0((i 1)))))
		(_var (_int leds1_GlitchData -6 0 9323(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9321(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 49)
	)
	(_model . Structure 2 -1)
)
I 000050 55 2985          1463644200347 Structure
(_unit VHDL (leds_0_b 0 9352(structure 0 9369))
	(_version vc6)
	(_time 1463644200348 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 86d3808885d1d6918185c0d9d783d0808480d58083)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916212)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9380(_ent (_in))))
				(_port (_int T -4 0 9380(_ent (_in))))
				(_port (_int PAD -4 0 9380(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9377(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_0 0 9383(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9385(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9389
		(_object
			(_prcs
				(line__9391(_arch 0 0 9391(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9355 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9356 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9357 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9358(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9358(_ent(_string \"leds_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 9360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds0 -3 0 9361(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9363(_ent(_in))))
		(_port (_int leds0 -4 0 9363(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9372(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds0_out -4 0 9373(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9375(_arch(_uni))))
		(_var (_int leds0_zd -4 0 9395(_prcs 0((i 1)))))
		(_var (_int leds0_GlitchData -6 0 9396(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9394(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 48)
	)
	(_model . Structure 2 -1)
)
I 000050 55 1383          1463644200357 Structure
(_unit VHDL (oschb 0 9425(structure 0 9432))
	(_version vc6)
	(_time 1463644200358 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 95c0969b93c2c2839c9287cf9292969396939d9397)
	(_ent
		(_time 1463643916222)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.osch
			(_object
				(_type (_int ~STRING~15128 1 2005(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int NOM_FREQ 0 1 2005(_ent(_string \"2.08"\))))
				(_port (_int STDBY -1 1 2007(_ent (_in))))
				(_port (_int OSC -1 1 2008(_ent (_out))))
				(_port (_int SEDSTDBY -1 1 2008(_ent (_out))))
			)
		)
	)
	(_inst INST10 0 9434(_comp .machxo2.components.osch)
		(_gen
			((NOM_FREQ)(_string \"20.46"\))
		)
		(_port
			((STDBY)(STDBY))
			((OSC)(OSC))
			((SEDSTDBY)(SEDSTDBY))
		)
		(_use (_ent machxo2 osch)
			(_gen
				((NOM_FREQ)(_string \"20.46"\))
			)
		)
	)
	(_object
		(_port (_int STDBY -1 0 9426(_ent(_in))))
		(_port (_int OSC -1 0 9426(_ent(_out))))
		(_port (_int SEDSTDBY -1 0 9426(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1729          1463644200363 Structure
(_unit VHDL (inst_clk 0 9445(structure 0 9459))
	(_version vc6)
	(_time 1463644200364 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 95c0c99ac5c3c2829296d3cfc793c693c7939c93c0)
	(_ent
		(_time 1463643916228)
	)
	(_vital vital_level0)
	(_comp
		(OSCHB
			(_object
				(_port (_int STDBY -3 0 9467(_ent (_in))))
				(_port (_int OSC -3 0 9467(_ent (_out))))
				(_port (_int SEDSTDBY -3 0 9467(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -3 0 9464(_ent (_out))))
			)
		)
	)
	(_inst inst_clk_OSCH 0 9470(_comp OSCHB)
		(_port
			((STDBY)(GNDI))
			((OSC)(OSC_out))
			((SEDSTDBY)(_open))
		)
		(_use (_ent . OSCHB)
		)
	)
	(_inst DRIVEGND 0 9472(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9476
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9451(_ent(_string \"inst_clk"\))))
		(_port (_int OSC -3 0 9453(_ent(_out))))
		(_sig (_int OSC_out -3 0 9460(_arch(_uni((i 1))))))
		(_sig (_int GNDI -3 0 9462(_arch(_uni))))
		(_prcs
			(VitalBehavior(_arch 0 0 9480(_prcs (_simple)(_trgt(0))(_sens(1)))))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_model . Structure 1 -1)
)
I 000050 55 1271          1463644200373 Structure
(_unit VHDL (gsr5mode 0 9502(structure 0 9509))
	(_version vc6)
	(_time 1463644200374 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a5f0f7f3a3f3f3b6a1a0e1ffa2a3a1a3a0a3a2a2a6)
	(_ent
		(_time 1463643916238)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 9512(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 9514(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 9503(_ent(_in))))
		(_sig (_int GSRMODE -1 0 9510(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000050 55 1782          1463644200388 Structure
(_unit VHDL (gsr_instb 0 9524(structure 0 9540))
	(_version vc6)
	(_time 1463644200389 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code b4e1e6e1b3e2e2a1e1b6adeeb0b3b7b3b0b2b6b2b3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916253)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 9546(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 9549(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 9553
		(_object
			(_prcs
				(line__9555(_arch 0 0 9555(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9527 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9528 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9529 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9530(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9530(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 9532(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 9534(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 9543(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 9558(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
I 000050 55 37200         1463644200449 Structure
(_unit VHDL (main 0 9579(structure 0 9588))
	(_version vc6)
	(_time 1463644200450 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code f3a6f2a3f1a4aee5a6f7a6a0e2a9abf5a6f5a7f5f2f5fa)
	(_ent
		(_time 1463643916269)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int A1 -1 0 9681(_ent (_in))))
				(_port (_int DI1 -1 0 9681(_ent (_in))))
				(_port (_int LSR -1 0 9681(_ent (_in))))
				(_port (_int CLK -1 0 9682(_ent (_in))))
				(_port (_int F1 -1 0 9682(_ent (_out))))
				(_port (_int Q1 -1 0 9682(_ent (_out))))
				(_port (_int FCO -1 0 9683(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int A0 -1 0 9686(_ent (_in))))
				(_port (_int DI0 -1 0 9686(_ent (_in))))
				(_port (_int LSR -1 0 9686(_ent (_in))))
				(_port (_int CLK -1 0 9687(_ent (_in))))
				(_port (_int FCI -1 0 9687(_ent (_in))))
				(_port (_int F0 -1 0 9687(_ent (_out))))
				(_port (_int Q0 -1 0 9688(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int A0 -1 0 9691(_ent (_in))))
				(_port (_int DI0 -1 0 9691(_ent (_in))))
				(_port (_int CE -1 0 9691(_ent (_in))))
				(_port (_int CLK -1 0 9692(_ent (_in))))
				(_port (_int FCI -1 0 9692(_ent (_in))))
				(_port (_int F0 -1 0 9692(_ent (_out))))
				(_port (_int Q0 -1 0 9693(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int A1 -1 0 9696(_ent (_in))))
				(_port (_int A0 -1 0 9696(_ent (_in))))
				(_port (_int DI1 -1 0 9696(_ent (_in))))
				(_port (_int DI0 -1 0 9697(_ent (_in))))
				(_port (_int CE -1 0 9697(_ent (_in))))
				(_port (_int CLK -1 0 9697(_ent (_in))))
				(_port (_int FCI -1 0 9698(_ent (_in))))
				(_port (_int F0 -1 0 9698(_ent (_out))))
				(_port (_int Q0 -1 0 9698(_ent (_out))))
				(_port (_int F1 -1 0 9699(_ent (_out))))
				(_port (_int Q1 -1 0 9699(_ent (_out))))
				(_port (_int FCO -1 0 9699(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int A1 -1 0 9702(_ent (_in))))
				(_port (_int A0 -1 0 9702(_ent (_in))))
				(_port (_int DI1 -1 0 9702(_ent (_in))))
				(_port (_int DI0 -1 0 9703(_ent (_in))))
				(_port (_int CE -1 0 9703(_ent (_in))))
				(_port (_int CLK -1 0 9703(_ent (_in))))
				(_port (_int FCI -1 0 9704(_ent (_in))))
				(_port (_int F0 -1 0 9704(_ent (_out))))
				(_port (_int Q0 -1 0 9704(_ent (_out))))
				(_port (_int F1 -1 0 9705(_ent (_out))))
				(_port (_int Q1 -1 0 9705(_ent (_out))))
				(_port (_int FCO -1 0 9705(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int A1 -1 0 9708(_ent (_in))))
				(_port (_int A0 -1 0 9708(_ent (_in))))
				(_port (_int DI1 -1 0 9708(_ent (_in))))
				(_port (_int DI0 -1 0 9709(_ent (_in))))
				(_port (_int LSR -1 0 9709(_ent (_in))))
				(_port (_int CLK -1 0 9709(_ent (_in))))
				(_port (_int FCI -1 0 9710(_ent (_in))))
				(_port (_int F0 -1 0 9710(_ent (_out))))
				(_port (_int Q0 -1 0 9710(_ent (_out))))
				(_port (_int F1 -1 0 9711(_ent (_out))))
				(_port (_int Q1 -1 0 9711(_ent (_out))))
				(_port (_int FCO -1 0 9711(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int A1 -1 0 9714(_ent (_in))))
				(_port (_int A0 -1 0 9714(_ent (_in))))
				(_port (_int DI1 -1 0 9714(_ent (_in))))
				(_port (_int DI0 -1 0 9715(_ent (_in))))
				(_port (_int CE -1 0 9715(_ent (_in))))
				(_port (_int CLK -1 0 9715(_ent (_in))))
				(_port (_int FCI -1 0 9716(_ent (_in))))
				(_port (_int F0 -1 0 9716(_ent (_out))))
				(_port (_int Q0 -1 0 9716(_ent (_out))))
				(_port (_int F1 -1 0 9717(_ent (_out))))
				(_port (_int Q1 -1 0 9717(_ent (_out))))
				(_port (_int FCO -1 0 9717(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int A1 -1 0 9720(_ent (_in))))
				(_port (_int DI1 -1 0 9720(_ent (_in))))
				(_port (_int CE -1 0 9720(_ent (_in))))
				(_port (_int CLK -1 0 9721(_ent (_in))))
				(_port (_int F1 -1 0 9721(_ent (_out))))
				(_port (_int Q1 -1 0 9721(_ent (_out))))
				(_port (_int FCO -1 0 9722(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int A1 -1 0 9725(_ent (_in))))
				(_port (_int A0 -1 0 9725(_ent (_in))))
				(_port (_int DI1 -1 0 9725(_ent (_in))))
				(_port (_int DI0 -1 0 9726(_ent (_in))))
				(_port (_int LSR -1 0 9726(_ent (_in))))
				(_port (_int CLK -1 0 9726(_ent (_in))))
				(_port (_int FCI -1 0 9727(_ent (_in))))
				(_port (_int F0 -1 0 9727(_ent (_out))))
				(_port (_int Q0 -1 0 9727(_ent (_out))))
				(_port (_int F1 -1 0 9728(_ent (_out))))
				(_port (_int Q1 -1 0 9728(_ent (_out))))
				(_port (_int FCO -1 0 9728(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int C0 -1 0 9731(_ent (_in))))
				(_port (_int B0 -1 0 9731(_ent (_in))))
				(_port (_int A0 -1 0 9731(_ent (_in))))
				(_port (_int DI0 -1 0 9732(_ent (_in))))
				(_port (_int M1 -1 0 9732(_ent (_in))))
				(_port (_int CLK -1 0 9732(_ent (_in))))
				(_port (_int F0 -1 0 9733(_ent (_out))))
				(_port (_int Q0 -1 0 9733(_ent (_out))))
				(_port (_int Q1 -1 0 9733(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int C0 -1 0 9736(_ent (_in))))
				(_port (_int B0 -1 0 9736(_ent (_in))))
				(_port (_int DI0 -1 0 9736(_ent (_in))))
				(_port (_int CE -1 0 9737(_ent (_in))))
				(_port (_int CLK -1 0 9737(_ent (_in))))
				(_port (_int F0 -1 0 9737(_ent (_out))))
				(_port (_int Q0 -1 0 9738(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D0 -1 0 9741(_ent (_in))))
				(_port (_int C0 -1 0 9741(_ent (_in))))
				(_port (_int A0 -1 0 9741(_ent (_in))))
				(_port (_int DI0 -1 0 9742(_ent (_in))))
				(_port (_int CE -1 0 9742(_ent (_in))))
				(_port (_int CLK -1 0 9742(_ent (_in))))
				(_port (_int F0 -1 0 9743(_ent (_out))))
				(_port (_int Q0 -1 0 9743(_ent (_out))))
			)
		)
		(inst_lcd_sender_SLICE_14
			(_object
				(_port (_int D0 -1 0 9746(_ent (_in))))
				(_port (_int C0 -1 0 9746(_ent (_in))))
				(_port (_int B0 -1 0 9746(_ent (_in))))
				(_port (_int A0 -1 0 9747(_ent (_in))))
				(_port (_int DI0 -1 0 9747(_ent (_in))))
				(_port (_int M1 -1 0 9747(_ent (_in))))
				(_port (_int CLK -1 0 9748(_ent (_in))))
				(_port (_int F0 -1 0 9748(_ent (_out))))
				(_port (_int Q0 -1 0 9748(_ent (_out))))
				(_port (_int Q1 -1 0 9749(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 9752(_ent (_in))))
				(_port (_int C1 -1 0 9752(_ent (_in))))
				(_port (_int D0 -1 0 9752(_ent (_in))))
				(_port (_int C0 -1 0 9753(_ent (_in))))
				(_port (_int A0 -1 0 9753(_ent (_in))))
				(_port (_int DI0 -1 0 9753(_ent (_in))))
				(_port (_int LSR -1 0 9754(_ent (_in))))
				(_port (_int CLK -1 0 9754(_ent (_in))))
				(_port (_int F0 -1 0 9754(_ent (_out))))
				(_port (_int Q0 -1 0 9755(_ent (_out))))
				(_port (_int F1 -1 0 9755(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int DI0 -1 0 9758(_ent (_in))))
				(_port (_int LSR -1 0 9758(_ent (_in))))
				(_port (_int CLK -1 0 9758(_ent (_in))))
				(_port (_int F0 -1 0 9759(_ent (_out))))
				(_port (_int Q0 -1 0 9759(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int DI0 -1 0 9762(_ent (_in))))
				(_port (_int LSR -1 0 9762(_ent (_in))))
				(_port (_int CLK -1 0 9762(_ent (_in))))
				(_port (_int F0 -1 0 9763(_ent (_out))))
				(_port (_int Q0 -1 0 9763(_ent (_out))))
			)
		)
		(SLICE_20
			(_object
				(_port (_int DI0 -1 0 9766(_ent (_in))))
				(_port (_int LSR -1 0 9766(_ent (_in))))
				(_port (_int CLK -1 0 9766(_ent (_in))))
				(_port (_int F0 -1 0 9767(_ent (_out))))
				(_port (_int Q0 -1 0 9767(_ent (_out))))
			)
		)
		(SLICE_22
			(_object
				(_port (_int DI0 -1 0 9770(_ent (_in))))
				(_port (_int LSR -1 0 9770(_ent (_in))))
				(_port (_int CLK -1 0 9770(_ent (_in))))
				(_port (_int F0 -1 0 9771(_ent (_out))))
				(_port (_int Q0 -1 0 9771(_ent (_out))))
			)
		)
		(SLICE_24
			(_object
				(_port (_int DI0 -1 0 9774(_ent (_in))))
				(_port (_int LSR -1 0 9774(_ent (_in))))
				(_port (_int CLK -1 0 9774(_ent (_in))))
				(_port (_int F0 -1 0 9775(_ent (_out))))
				(_port (_int Q0 -1 0 9775(_ent (_out))))
			)
		)
		(SLICE_26
			(_object
				(_port (_int DI0 -1 0 9778(_ent (_in))))
				(_port (_int LSR -1 0 9778(_ent (_in))))
				(_port (_int CLK -1 0 9778(_ent (_in))))
				(_port (_int F0 -1 0 9779(_ent (_out))))
				(_port (_int Q0 -1 0 9779(_ent (_out))))
				(_port (_int F1 -1 0 9779(_ent (_out))))
			)
		)
		(SLICE_27
			(_object
				(_port (_int D0 -1 0 9782(_ent (_in))))
				(_port (_int B0 -1 0 9782(_ent (_in))))
				(_port (_int LSR -1 0 9782(_ent (_in))))
				(_port (_int F0 -1 0 9783(_ent (_out))))
				(_port (_int Q0 -1 0 9783(_ent (_out))))
				(_port (_int F1 -1 0 9783(_ent (_out))))
			)
		)
		(i832_SLICE_28
			(_object
				(_port (_int D1 -1 0 9786(_ent (_in))))
				(_port (_int C1 -1 0 9786(_ent (_in))))
				(_port (_int B1 -1 0 9786(_ent (_in))))
				(_port (_int A1 -1 0 9787(_ent (_in))))
				(_port (_int D0 -1 0 9787(_ent (_in))))
				(_port (_int C0 -1 0 9787(_ent (_in))))
				(_port (_int B0 -1 0 9788(_ent (_in))))
				(_port (_int A0 -1 0 9788(_ent (_in))))
				(_port (_int M0 -1 0 9788(_ent (_in))))
				(_port (_int OFX0 -1 0 9789(_ent (_out))))
			)
		)
		(i828_SLICE_29
			(_object
				(_port (_int D1 -1 0 9792(_ent (_in))))
				(_port (_int C1 -1 0 9792(_ent (_in))))
				(_port (_int B1 -1 0 9792(_ent (_in))))
				(_port (_int A1 -1 0 9793(_ent (_in))))
				(_port (_int D0 -1 0 9793(_ent (_in))))
				(_port (_int C0 -1 0 9793(_ent (_in))))
				(_port (_int B0 -1 0 9794(_ent (_in))))
				(_port (_int A0 -1 0 9794(_ent (_in))))
				(_port (_int M0 -1 0 9794(_ent (_in))))
				(_port (_int OFX0 -1 0 9795(_ent (_out))))
			)
		)
		(SLICE_30
			(_object
				(_port (_int D1 -1 0 9798(_ent (_in))))
				(_port (_int C1 -1 0 9798(_ent (_in))))
				(_port (_int B1 -1 0 9798(_ent (_in))))
				(_port (_int A1 -1 0 9799(_ent (_in))))
				(_port (_int D0 -1 0 9799(_ent (_in))))
				(_port (_int A0 -1 0 9799(_ent (_in))))
				(_port (_int LSR -1 0 9800(_ent (_in))))
				(_port (_int F0 -1 0 9800(_ent (_out))))
				(_port (_int Q0 -1 0 9800(_ent (_out))))
				(_port (_int F1 -1 0 9801(_ent (_out))))
			)
		)
		(SLICE_31
			(_object
				(_port (_int D1 -1 0 9804(_ent (_in))))
				(_port (_int C1 -1 0 9804(_ent (_in))))
				(_port (_int D0 -1 0 9804(_ent (_in))))
				(_port (_int C0 -1 0 9805(_ent (_in))))
				(_port (_int B0 -1 0 9805(_ent (_in))))
				(_port (_int A0 -1 0 9805(_ent (_in))))
				(_port (_int F0 -1 0 9806(_ent (_out))))
				(_port (_int F1 -1 0 9806(_ent (_out))))
			)
		)
		(SLICE_32
			(_object
				(_port (_int D1 -1 0 9809(_ent (_in))))
				(_port (_int C1 -1 0 9809(_ent (_in))))
				(_port (_int B1 -1 0 9809(_ent (_in))))
				(_port (_int A1 -1 0 9810(_ent (_in))))
				(_port (_int D0 -1 0 9810(_ent (_in))))
				(_port (_int C0 -1 0 9810(_ent (_in))))
				(_port (_int B0 -1 0 9811(_ent (_in))))
				(_port (_int A0 -1 0 9811(_ent (_in))))
				(_port (_int LSR -1 0 9811(_ent (_in))))
				(_port (_int F0 -1 0 9812(_ent (_out))))
				(_port (_int Q0 -1 0 9812(_ent (_out))))
				(_port (_int F1 -1 0 9812(_ent (_out))))
			)
		)
		(SLICE_33
			(_object
				(_port (_int D1 -1 0 9815(_ent (_in))))
				(_port (_int C1 -1 0 9815(_ent (_in))))
				(_port (_int D0 -1 0 9815(_ent (_in))))
				(_port (_int C0 -1 0 9816(_ent (_in))))
				(_port (_int B0 -1 0 9816(_ent (_in))))
				(_port (_int A0 -1 0 9816(_ent (_in))))
				(_port (_int LSR -1 0 9817(_ent (_in))))
				(_port (_int F0 -1 0 9817(_ent (_out))))
				(_port (_int Q0 -1 0 9817(_ent (_out))))
				(_port (_int F1 -1 0 9818(_ent (_out))))
			)
		)
		(SLICE_34
			(_object
				(_port (_int D1 -1 0 9821(_ent (_in))))
				(_port (_int C1 -1 0 9821(_ent (_in))))
				(_port (_int D0 -1 0 9821(_ent (_in))))
				(_port (_int C0 -1 0 9822(_ent (_in))))
				(_port (_int B0 -1 0 9822(_ent (_in))))
				(_port (_int A0 -1 0 9822(_ent (_in))))
				(_port (_int LSR -1 0 9823(_ent (_in))))
				(_port (_int F0 -1 0 9823(_ent (_out))))
				(_port (_int Q0 -1 0 9823(_ent (_out))))
				(_port (_int F1 -1 0 9824(_ent (_out))))
			)
		)
		(SLICE_35
			(_object
				(_port (_int D1 -1 0 9827(_ent (_in))))
				(_port (_int C1 -1 0 9827(_ent (_in))))
				(_port (_int B1 -1 0 9827(_ent (_in))))
				(_port (_int A1 -1 0 9828(_ent (_in))))
				(_port (_int D0 -1 0 9828(_ent (_in))))
				(_port (_int C0 -1 0 9828(_ent (_in))))
				(_port (_int B0 -1 0 9829(_ent (_in))))
				(_port (_int A0 -1 0 9829(_ent (_in))))
				(_port (_int LSR -1 0 9829(_ent (_in))))
				(_port (_int F0 -1 0 9830(_ent (_out))))
				(_port (_int Q0 -1 0 9830(_ent (_out))))
				(_port (_int F1 -1 0 9830(_ent (_out))))
			)
		)
		(SLICE_36
			(_object
				(_port (_int D1 -1 0 9833(_ent (_in))))
				(_port (_int C1 -1 0 9833(_ent (_in))))
				(_port (_int B1 -1 0 9833(_ent (_in))))
				(_port (_int A1 -1 0 9834(_ent (_in))))
				(_port (_int D0 -1 0 9834(_ent (_in))))
				(_port (_int C0 -1 0 9834(_ent (_in))))
				(_port (_int B0 -1 0 9835(_ent (_in))))
				(_port (_int A0 -1 0 9835(_ent (_in))))
				(_port (_int M1 -1 0 9835(_ent (_in))))
				(_port (_int M0 -1 0 9836(_ent (_in))))
				(_port (_int CLK -1 0 9836(_ent (_in))))
				(_port (_int F0 -1 0 9836(_ent (_out))))
				(_port (_int Q0 -1 0 9837(_ent (_out))))
				(_port (_int F1 -1 0 9837(_ent (_out))))
				(_port (_int Q1 -1 0 9837(_ent (_out))))
			)
		)
		(SLICE_37
			(_object
				(_port (_int D1 -1 0 9840(_ent (_in))))
				(_port (_int C1 -1 0 9840(_ent (_in))))
				(_port (_int B1 -1 0 9840(_ent (_in))))
				(_port (_int A1 -1 0 9841(_ent (_in))))
				(_port (_int D0 -1 0 9841(_ent (_in))))
				(_port (_int C0 -1 0 9841(_ent (_in))))
				(_port (_int B0 -1 0 9842(_ent (_in))))
				(_port (_int A0 -1 0 9842(_ent (_in))))
				(_port (_int M0 -1 0 9842(_ent (_in))))
				(_port (_int CLK -1 0 9843(_ent (_in))))
				(_port (_int F0 -1 0 9843(_ent (_out))))
				(_port (_int Q0 -1 0 9843(_ent (_out))))
				(_port (_int F1 -1 0 9844(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 9847(_ent (_in))))
				(_port (_int lcdbus8 -1 0 9847(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 9850(_ent (_in))))
				(_port (_int lcdbus9 -1 0 9850(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 9853(_ent (_in))))
				(_port (_int lcdbus4 -1 0 9853(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 9856(_ent (_in))))
				(_port (_int lcdbus5 -1 0 9856(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 9859(_ent (_in))))
				(_port (_int lcdbus6 -1 0 9859(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 9862(_ent (_in))))
				(_port (_int lcdbus7 -1 0 9862(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 9865(_ent (_in))))
				(_port (_int lcdbus12 -1 0 9865(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 9868(_ent (_in))))
				(_port (_int lcdbus3 -1 0 9868(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 9871(_ent (_in))))
				(_port (_int lcdbus2 -1 0 9871(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 9874(_ent (_in))))
				(_port (_int lcdbus11 -1 0 9874(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 9877(_ent (_in))))
				(_port (_int lcdbus13 -1 0 9877(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 9880(_ent (_in))))
				(_port (_int lcdbus14 -1 0 9880(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 9883(_ent (_in))))
				(_port (_int lcdbus15 -1 0 9883(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 9886(_ent (_in))))
				(_port (_int lcdbus10 -1 0 9886(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 9889(_ent (_in))))
				(_port (_int lcdbus1 -1 0 9889(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 9892(_ent (_in))))
				(_port (_int lcdbus0 -1 0 9892(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 9895(_ent (_in))))
				(_port (_int lcdrs -1 0 9895(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 9898(_ent (_in))))
				(_port (_int lcdwr -1 0 9898(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 9901(_ent (_in))))
				(_port (_int lcdreset -1 0 9901(_ent (_out))))
			)
		)
		(lcd_teB
			(_object
				(_port (_int PADDO -1 0 9904(_ent (_in))))
				(_port (_int lcdte -1 0 9904(_ent (_out))))
			)
		)
		(leds_7_B
			(_object
				(_port (_int PADDO -1 0 9907(_ent (_in))))
				(_port (_int leds7 -1 0 9907(_ent (_out))))
			)
		)
		(leds_6_B
			(_object
				(_port (_int PADDO -1 0 9910(_ent (_in))))
				(_port (_int leds6 -1 0 9910(_ent (_out))))
			)
		)
		(leds_5_B
			(_object
				(_port (_int PADDO -1 0 9913(_ent (_in))))
				(_port (_int leds5 -1 0 9913(_ent (_out))))
			)
		)
		(leds_4_B
			(_object
				(_port (_int PADDO -1 0 9916(_ent (_in))))
				(_port (_int leds4 -1 0 9916(_ent (_out))))
			)
		)
		(leds_3_B
			(_object
				(_port (_int PADDO -1 0 9919(_ent (_in))))
				(_port (_int leds3 -1 0 9919(_ent (_out))))
			)
		)
		(leds_2_B
			(_object
				(_port (_int PADDO -1 0 9922(_ent (_in))))
				(_port (_int leds2 -1 0 9922(_ent (_out))))
			)
		)
		(leds_1_B
			(_object
				(_port (_int PADDO -1 0 9925(_ent (_in))))
				(_port (_int leds1 -1 0 9925(_ent (_out))))
			)
		)
		(leds_0_B
			(_object
				(_port (_int PADDO -1 0 9928(_ent (_in))))
				(_port (_int leds0 -1 0 9928(_ent (_out))))
			)
		)
		(inst_clk
			(_object
				(_port (_int OSC -1 0 9931(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 9934(_ent (_in))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 9937(_comp SLICE_0)
		(_port
			((A1)(n6))
			((DI1)(n35))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((F1)(n35))
			((Q1)(n6))
			((FCO)(n1061))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 9940(_comp SLICE_1)
		(_port
			((A0)(count_5))
			((DI0)(n30))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1063))
			((F0)(n30))
			((Q0)(count_5))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 9943(_comp SLICE_2)
		(_port
			((A0)(tmp_7))
			((DI0)(n38))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1060))
			((F0)(n38))
			((Q0)(tmp_7))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 9946(_comp SLICE_3)
		(_port
			((A1)(tmp_6))
			((A0)(tmp_5))
			((DI1)(n39))
			((DI0)(n40))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1059))
			((F0)(n40))
			((Q0)(tmp_5))
			((F1)(n39))
			((Q1)(tmp_6))
			((FCO)(n1060))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 9950(_comp SLICE_4)
		(_port
			((A1)(tmp_2))
			((A0)(tmp_1))
			((DI1)(n43))
			((DI0)(n44))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1057))
			((F0)(n44))
			((Q0)(tmp_1))
			((F1)(n43))
			((Q1)(tmp_2))
			((FCO)(n1058))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 9954(_comp SLICE_5)
		(_port
			((A1)(count_4))
			((A0)(count_3))
			((DI1)(n31))
			((DI0)(n32))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1062))
			((F0)(n32))
			((Q0)(count_3))
			((F1)(n31))
			((Q1)(count_4))
			((FCO)(n1063))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 9958(_comp SLICE_6)
		(_port
			((A1)(tmp_4))
			((A0)(tmp_3))
			((DI1)(n41))
			((DI0)(n42))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1058))
			((F0)(n42))
			((Q0)(tmp_3))
			((F1)(n41))
			((Q1)(tmp_4))
			((FCO)(n1059))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 9962(_comp SLICE_7)
		(_port
			((A1)(tmp_0))
			((DI1)(n45))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((F1)(n45))
			((Q1)(tmp_0))
			((FCO)(n1057))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 9965(_comp SLICE_8)
		(_port
			((A1)(count_2))
			((A0)(count_1))
			((DI1)(n33))
			((DI0)(n34))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1061))
			((F0)(n34))
			((Q0)(count_1))
			((F1)(n33))
			((Q1)(count_2))
			((FCO)(n1062))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_11I 0 9969(_comp SLICE_11)
		(_port
			((C0)(n577))
			((B0)(n576))
			((A0)(n343))
			((DI0)(clk133_enable_10))
			((M1)(inst_lcd_sender_n338))
			((CLK)(clk133))
			((F0)(clk133_enable_10))
			((Q0)(inst_lcd_sender_n342))
			((Q1)(inst_lcd_sender_n358))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 9973(_comp SLICE_12)
		(_port
			((C0)(n580))
			((B0)(n581))
			((DI0)(n1124))
			((CE)(clk133_enable_10))
			((CLK)(clk133))
			((F0)(n1124))
			((Q0)(lcd_rs_c))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 9976(_comp SLICE_13)
		(_port
			((D0)(n1096))
			((C0)(tmp_0))
			((A0)(lcd_te_c))
			((DI0)(lcd_te_N_87))
			((CE)(clk133_enable_8))
			((CLK)(clk133))
			((F0)(lcd_te_N_87))
			((Q0)(lcd_te_c))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst inst_lcd_sender_SLICE_14I 0 9980(_comp inst_lcd_sender_SLICE_14)
		(_port
			((D0)(inst_lcd_sender_n341))
			((C0)(inst_lcd_sender_n358))
			((B0)(lcd_wr_c))
			((A0)(clk133_enable_10))
			((DI0)(inst_lcd_sender_lcd_wr_N_152))
			((M1)(inst_lcd_sender_n342))
			((CLK)(clk133))
			((F0)(inst_lcd_sender_lcd_wr_N_152))
			((Q0)(lcd_wr_c))
			((Q1)(inst_lcd_sender_n341))
		)
		(_use (_ent . inst_lcd_sender_SLICE_14)
		)
	)
	(_inst SLICE_15I 0 9986(_comp SLICE_15)
		(_port
			((D1)(n577))
			((C1)(n576))
			((D0)(n577))
			((C0)(n576))
			((A0)(n343))
			((DI0)(n565))
			((LSR)(inst_lcd_sender_n358))
			((CLK)(clk133))
			((F0)(n565))
			((Q0)(n343))
			((F1)(n1125))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 9990(_comp SLICE_16)
		(_port
			((DI0)(n1139_001_BUF1))
			((LSR)(n1122))
			((CLK)(FSM_lcd_arbiter_3_N_2_0))
			((F0)(n1139_001_BUF1))
			((Q0)(n572))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst SLICE_18I 0 9993(_comp SLICE_18)
		(_port
			((DI0)(n1139_000_BUF1))
			((LSR)(lcd_sender_go_N_100))
			((CLK)(lcd_sender_go_N_100))
			((F0)(n1139_000_BUF1))
			((Q0)(n576))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst SLICE_20I 0 9996(_comp SLICE_20)
		(_port
			((DI0)(n1139))
			((LSR)(lcd_sender_data1command0_N_92))
			((CLK)(lcd_sender_data1command0_N_92))
			((F0)(n1139))
			((Q0)(n580))
		)
		(_use (_ent . SLICE_20)
		)
	)
	(_inst SLICE_22I 0 9999(_comp SLICE_22)
		(_port
			((DI0)(n1139_004_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_17))
			((CLK)(leds_c_generated_1))
			((F0)(n1139_004_BUF1))
			((Q0)(n584))
		)
		(_use (_ent . SLICE_22)
		)
	)
	(_inst SLICE_24I 0 10002(_comp SLICE_24)
		(_port
			((DI0)(n1139_003_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_14))
			((CLK)(leds_c_generated_2))
			((F0)(n1139_003_BUF1))
			((Q0)(n588))
		)
		(_use (_ent . SLICE_24)
		)
	)
	(_inst SLICE_26I 0 10005(_comp SLICE_26)
		(_port
			((DI0)(n1139_002_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_11))
			((CLK)(leds_c_generated_3))
			((F0)(n1139_002_BUF1))
			((Q0)(n592))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_26)
		)
	)
	(_inst SLICE_27I 0 10009(_comp SLICE_27)
		(_port
			((D0)(count_2))
			((B0)(count_1))
			((LSR)(leds_c_generated_3))
			((F0)(n4))
			((Q0)(n593))
			((F1)(VCC_net))
		)
		(_use (_ent . SLICE_27)
		)
	)
	(_inst i832_SLICE_28I 0 10012(_comp i832_SLICE_28)
		(_port
			((D1)(n592))
			((C1)(n577))
			((B1)(n593))
			((A1)(n576))
			((D0)(n1129))
			((C0)(n1127))
			((B0)(n1125))
			((A0)(n1128))
			((M0)(n1126))
			((OFX0)(lcd_sender_go_N_100))
		)
		(_use (_ent . i832_SLICE_28)
		)
	)
	(_inst i828_SLICE_29I 0 10015(_comp i828_SLICE_29)
		(_port
			((D1)(n581))
			((C1)(n592))
			((B1)(n580))
			((A1)(n593))
			((D0)(n1128))
			((C0)(n1129))
			((B0)(n1124))
			((A0)(n1127))
			((M0)(n1126))
			((OFX0)(lcd_sender_data1command0_N_92))
		)
		(_use (_ent . i828_SLICE_29)
		)
	)
	(_inst SLICE_30I 0 10019(_comp SLICE_30)
		(_port
			((D1)(n1126))
			((C1)(n1127))
			((B1)(n1128))
			((A1)(n1129))
			((D0)(n572))
			((A0)(n573))
			((LSR)(leds_c_generated_2))
			((F0)(n1129))
			((Q0)(n589))
			((F1)(FSM_lcd_arbiter_3_N_2_0))
		)
		(_use (_ent . SLICE_30)
		)
	)
	(_inst SLICE_31I 0 10023(_comp SLICE_31)
		(_port
			((D1)(n593))
			((C1)(n592))
			((D0)(n1126))
			((C0)(n1128))
			((B0)(n1129))
			((A0)(n1127))
			((F0)(n1122))
			((F1)(n1128))
		)
		(_use (_ent . SLICE_31)
		)
	)
	(_inst SLICE_32I 0 10026(_comp SLICE_32)
		(_port
			((D1)(tmp_5))
			((C1)(n12))
			((B1)(tmp_4))
			((A1)(tmp_7))
			((D0)(tmp_6))
			((C0)(tmp_3))
			((B0)(tmp_2))
			((A0)(tmp_1))
			((LSR)(leds_c_generated_1))
			((F0)(n12))
			((Q0)(n585))
			((F1)(n1096))
		)
		(_use (_ent . SLICE_32)
		)
	)
	(_inst SLICE_33I 0 10030(_comp SLICE_33)
		(_port
			((D1)(n585))
			((C1)(n584))
			((D0)(n1126))
			((C0)(n1128))
			((B0)(n1127))
			((A0)(n1129))
			((LSR)(lcd_sender_go_N_100))
			((F0)(FSM_lcd_arbiter_3_N_17))
			((Q0)(n577))
			((F1)(n1127))
		)
		(_use (_ent . SLICE_33)
		)
	)
	(_inst SLICE_34I 0 10034(_comp SLICE_34)
		(_port
			((D1)(n588))
			((C1)(n589))
			((D0)(n1129))
			((C0)(n1126))
			((B0)(n1128))
			((A0)(n1127))
			((LSR)(lcd_sender_data1command0_N_92))
			((F0)(leds_c_generated_1))
			((Q0)(n581))
			((F1)(n1126))
		)
		(_use (_ent . SLICE_34)
		)
	)
	(_inst SLICE_35I 0 10038(_comp SLICE_35)
		(_port
			((D1)(count_5))
			((C1)(count_3))
			((B1)(n4))
			((A1)(count_4))
			((D0)(tmp_0))
			((C0)(clk133_enable_8))
			((B0)(lcd_te_c))
			((A0)(n1096))
			((LSR)(FSM_lcd_arbiter_3_N_2_0))
			((F0)(clk133_enable_9))
			((Q0)(n573))
			((F1)(clk133_enable_8))
		)
		(_use (_ent . SLICE_35)
		)
	)
	(_inst SLICE_36I 0 10043(_comp SLICE_36)
		(_port
			((D1)(n1128))
			((C1)(n1126))
			((B1)(n1127))
			((A1)(n1129))
			((D0)(n1128))
			((C0)(n1126))
			((B0)(n1127))
			((A0)(n1129))
			((M1)(inst_lcd_sender_n340))
			((M0)(inst_lcd_sender_n341))
			((CLK)(clk133))
			((F0)(FSM_lcd_arbiter_3_N_14))
			((Q0)(inst_lcd_sender_n340))
			((F1)(FSM_lcd_arbiter_3_N_11))
			((Q1)(inst_lcd_sender_n339))
		)
		(_use (_ent . SLICE_36)
		)
	)
	(_inst SLICE_37I 0 10049(_comp SLICE_37)
		(_port
			((D1)(n1129))
			((C1)(n1127))
			((B1)(n1128))
			((A1)(n1126))
			((D0)(n1129))
			((C0)(n1127))
			((B0)(n1128))
			((A0)(n1126))
			((M0)(inst_lcd_sender_n339))
			((CLK)(clk133))
			((F0)(leds_c_generated_2))
			((Q0)(inst_lcd_sender_n338))
			((F1)(leds_c_generated_3))
		)
		(_use (_ent . SLICE_37)
		)
	)
	(_inst lcd_bus_8_I 0 10054(_comp lcd_bus_8_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_9_I 0 10056(_comp lcd_bus_9_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_4_I 0 10058(_comp lcd_bus_4_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_5_I 0 10060(_comp lcd_bus_5_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_6_I 0 10062(_comp lcd_bus_6_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_7_I 0 10064(_comp lcd_bus_7_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_12_I 0 10066(_comp lcd_bus_12_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_3_I 0 10068(_comp lcd_bus_3_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 10070(_comp lcd_bus_2_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_11_I 0 10072(_comp lcd_bus_11_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_13_I 0 10074(_comp lcd_bus_13_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_14_I 0 10076(_comp lcd_bus_14_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_15_I 0 10078(_comp lcd_bus_15_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_10_I 0 10080(_comp lcd_bus_10_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_1_I 0 10082(_comp lcd_bus_1_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 10084(_comp lcd_bus_0_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_rsI 0 10086(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 10088(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst lcd_resetI 0 10090(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_teI 0 10092(_comp lcd_teB)
		(_port
			((PADDO)(lcd_te_c))
			((lcdte)(lcd_te))
		)
		(_use (_ent . lcd_teB)
		)
	)
	(_inst leds_7_I 0 10094(_comp leds_7_B)
		(_port
			((PADDO)(VCC_net))
			((leds7)(leds(7)))
		)
		(_use (_ent . leds_7_B)
		)
	)
	(_inst leds_6_I 0 10096(_comp leds_6_B)
		(_port
			((PADDO)(VCC_net))
			((leds6)(leds(6)))
		)
		(_use (_ent . leds_6_B)
		)
	)
	(_inst leds_5_I 0 10098(_comp leds_5_B)
		(_port
			((PADDO)(VCC_net))
			((leds5)(leds(5)))
		)
		(_use (_ent . leds_5_B)
		)
	)
	(_inst leds_4_I 0 10100(_comp leds_4_B)
		(_port
			((PADDO)(VCC_net))
			((leds4)(leds(4)))
		)
		(_use (_ent . leds_4_B)
		)
	)
	(_inst leds_3_I 0 10102(_comp leds_3_B)
		(_port
			((PADDO)(VCC_net))
			((leds3)(leds(3)))
		)
		(_use (_ent . leds_3_B)
		)
	)
	(_inst leds_2_I 0 10104(_comp leds_2_B)
		(_port
			((PADDO)(VCC_net))
			((leds2)(leds(2)))
		)
		(_use (_ent . leds_2_B)
		)
	)
	(_inst leds_1_I 0 10106(_comp leds_1_B)
		(_port
			((PADDO)(VCC_net))
			((leds1)(leds(1)))
		)
		(_use (_ent . leds_1_B)
		)
	)
	(_inst leds_0_I 0 10108(_comp leds_0_B)
		(_port
			((PADDO)(VCC_net))
			((leds0)(leds(0)))
		)
		(_use (_ent . leds_0_B)
		)
	)
	(_inst inst_clkI 0 10110(_comp inst_clk)
		(_port
			((OSC)(clk133))
		)
		(_use (_ent . inst_clk)
		)
	)
	(_inst GSR_INST 0 10112(_comp GSR_INSTB)
		(_port
			((GSRNET)(lcd_te_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst PUR_INST 0 10114(_comp .machxo2.components.pur)
		(_port
			((pur)(VCC_net))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9580(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 9580(_ent(_out))))
		(_port (_int lcd_rs -1 0 9580(_ent(_out))))
		(_port (_int lcd_wr -1 0 9581(_ent(_out))))
		(_port (_int lcd_reset -1 0 9581(_ent(_out))))
		(_port (_int lcd_te -1 0 9582(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9582(_array -1 ((_dto i 7 i 0)))))
		(_port (_int leds 1 0 9582(_ent(_out))))
		(_sig (_int n6 -1 0 9589(_arch(_uni))))
		(_sig (_int n35 -1 0 9590(_arch(_uni))))
		(_sig (_int clk133_enable_8 -1 0 9591(_arch(_uni))))
		(_sig (_int clk133 -1 0 9592(_arch(_uni))))
		(_sig (_int n1061 -1 0 9593(_arch(_uni))))
		(_sig (_int count_5 -1 0 9594(_arch(_uni))))
		(_sig (_int n30 -1 0 9595(_arch(_uni))))
		(_sig (_int n1063 -1 0 9596(_arch(_uni))))
		(_sig (_int tmp_7 -1 0 9597(_arch(_uni))))
		(_sig (_int n38 -1 0 9598(_arch(_uni))))
		(_sig (_int clk133_enable_9 -1 0 9599(_arch(_uni))))
		(_sig (_int n1060 -1 0 9600(_arch(_uni))))
		(_sig (_int tmp_6 -1 0 9601(_arch(_uni))))
		(_sig (_int tmp_5 -1 0 9602(_arch(_uni))))
		(_sig (_int n39 -1 0 9603(_arch(_uni))))
		(_sig (_int n40 -1 0 9604(_arch(_uni))))
		(_sig (_int n1059 -1 0 9605(_arch(_uni))))
		(_sig (_int tmp_2 -1 0 9606(_arch(_uni))))
		(_sig (_int tmp_1 -1 0 9607(_arch(_uni))))
		(_sig (_int n43 -1 0 9608(_arch(_uni))))
		(_sig (_int n44 -1 0 9609(_arch(_uni))))
		(_sig (_int n1057 -1 0 9610(_arch(_uni))))
		(_sig (_int n1058 -1 0 9611(_arch(_uni))))
		(_sig (_int count_4 -1 0 9612(_arch(_uni))))
		(_sig (_int count_3 -1 0 9613(_arch(_uni))))
		(_sig (_int n31 -1 0 9614(_arch(_uni))))
		(_sig (_int n32 -1 0 9615(_arch(_uni))))
		(_sig (_int n1062 -1 0 9616(_arch(_uni))))
		(_sig (_int tmp_4 -1 0 9617(_arch(_uni))))
		(_sig (_int tmp_3 -1 0 9618(_arch(_uni))))
		(_sig (_int n41 -1 0 9619(_arch(_uni))))
		(_sig (_int n42 -1 0 9620(_arch(_uni))))
		(_sig (_int tmp_0 -1 0 9621(_arch(_uni))))
		(_sig (_int n45 -1 0 9622(_arch(_uni))))
		(_sig (_int count_2 -1 0 9623(_arch(_uni))))
		(_sig (_int count_1 -1 0 9624(_arch(_uni))))
		(_sig (_int n33 -1 0 9625(_arch(_uni))))
		(_sig (_int n34 -1 0 9626(_arch(_uni))))
		(_sig (_int n577 -1 0 9627(_arch(_uni))))
		(_sig (_int n576 -1 0 9628(_arch(_uni))))
		(_sig (_int n343 -1 0 9629(_arch(_uni))))
		(_sig (_int clk133_enable_10 -1 0 9630(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n338 -1 0 9631(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n342 -1 0 9632(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n358 -1 0 9633(_arch(_uni))))
		(_sig (_int n580 -1 0 9634(_arch(_uni))))
		(_sig (_int n581 -1 0 9635(_arch(_uni))))
		(_sig (_int n1124 -1 0 9636(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 9637(_arch(_uni))))
		(_sig (_int n1096 -1 0 9638(_arch(_uni))))
		(_sig (_int lcd_te_c -1 0 9639(_arch(_uni))))
		(_sig (_int lcd_te_N_87 -1 0 9640(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n341 -1 0 9641(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 9642(_arch(_uni))))
		(_sig (_int inst_lcd_sender_lcd_wr_N_152 -1 0 9643(_arch(_uni))))
		(_sig (_int n565 -1 0 9644(_arch(_uni))))
		(_sig (_int n1125 -1 0 9645(_arch(_uni))))
		(_sig (_int n1139_001_BUF1 -1 0 9646(_arch(_uni))))
		(_sig (_int n1122 -1 0 9647(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_2_0 -1 0 9648(_arch(_uni))))
		(_sig (_int n572 -1 0 9649(_arch(_uni))))
		(_sig (_int n1139_000_BUF1 -1 0 9650(_arch(_uni))))
		(_sig (_int lcd_sender_go_N_100 -1 0 9651(_arch(_uni))))
		(_sig (_int n1139 -1 0 9652(_arch(_uni))))
		(_sig (_int lcd_sender_data1command0_N_92 -1 0 9653(_arch(_uni))))
		(_sig (_int n1139_004_BUF1 -1 0 9654(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_17 -1 0 9655(_arch(_uni))))
		(_sig (_int leds_c_generated_1 -1 0 9656(_arch(_uni))))
		(_sig (_int n584 -1 0 9657(_arch(_uni))))
		(_sig (_int n1139_003_BUF1 -1 0 9658(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_14 -1 0 9659(_arch(_uni))))
		(_sig (_int leds_c_generated_2 -1 0 9660(_arch(_uni))))
		(_sig (_int n588 -1 0 9661(_arch(_uni))))
		(_sig (_int n1139_002_BUF1 -1 0 9662(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_11 -1 0 9663(_arch(_uni))))
		(_sig (_int leds_c_generated_3 -1 0 9664(_arch(_uni))))
		(_sig (_int n592 -1 0 9665(_arch(_uni))))
		(_sig (_int GND_net -1 0 9666(_arch(_uni))))
		(_sig (_int n4 -1 0 9667(_arch(_uni))))
		(_sig (_int n593 -1 0 9668(_arch(_uni))))
		(_sig (_int VCC_net -1 0 9669(_arch(_uni))))
		(_sig (_int n1129 -1 0 9670(_arch(_uni))))
		(_sig (_int n1127 -1 0 9671(_arch(_uni))))
		(_sig (_int n1128 -1 0 9672(_arch(_uni))))
		(_sig (_int n1126 -1 0 9673(_arch(_uni))))
		(_sig (_int n573 -1 0 9674(_arch(_uni))))
		(_sig (_int n589 -1 0 9675(_arch(_uni))))
		(_sig (_int n12 -1 0 9676(_arch(_uni))))
		(_sig (_int n585 -1 0 9677(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n340 -1 0 9678(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n339 -1 0 9679(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000032 55 368 0 structure_con
(_configuration VHDL (structure_con 0 10121 (main))
	(_version vc6)
	(_time 1463644200495 2016.05.19 09:50:00)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 227677272474743527213179772527252024272774)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2407          1463644200776 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463644200777 2016.05.19 09:50:00)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 3a693e3f6e6c6d2d3d6e28606e3c6f3c393c323d3e)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int en -1 0 34(_ent (_in))))
				(_port (_int sender_go -1 0 35(_ent (_in))))
				(_port (_int sender_data1command0 -1 0 36(_ent (_in))))
				(_port (_int sender_payload 0 0 37(_ent (_in))))
				(_port (_int lcd_bus 1 0 38(_ent (_out))))
				(_port (_int lcd_rs -1 0 39(_ent (_out))))
				(_port (_int lcd_wr -1 0 40(_ent (_out))))
				(_port (_int sender_busy -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
			((sender_go)(sender_go))
			((sender_data1command0)(sender_data1command0))
			((sender_payload)(sender_payload))
			((lcd_bus)(lcd_bus))
			((lcd_rs)(lcd_rs))
			((lcd_wr)(lcd_wr))
			((sender_busy)(sender_busy))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((en)(en))
				((sender_go)(sender_go))
				((sender_data1command0)(sender_data1command0))
				((sender_payload)(sender_payload))
				((lcd_bus)(lcd_bus))
				((lcd_rs)(lcd_rs))
				((lcd_wr)(lcd_wr))
				((sender_busy)(sender_busy))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 45(_arch(_uni))))
		(_sig (_int rst -1 0 46(_arch(_uni))))
		(_sig (_int en -1 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 50(_arch(_uni))))
		(_sig (_int sender_busy -1 0 51(_arch(_uni))))
		(_sig (_int sender_go -1 0 52(_arch(_uni))))
		(_sig (_int sender_data1command0 -1 0 53(_arch(_uni))))
		(_sig (_int sender_payload 2 0 54(_arch(_uni))))
		(_prcs
			(tb(_arch 0 0 74(_prcs )))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
I 000049 55 1185          1463644200825 behavior
(_unit VHDL (testbench 0 25(behavior 1 28))
	(_version vc6)
	(_time 1463644200826 2016.05.19 09:50:00)
	(_source (\./../../lcd_sender_tb.vhd\(\./../../clk_div2_tb.vhd\)))
	(_parameters tan)
	(_code 693a6d69653f3e7e6f3e7b333d6f3c6f6a6f616e6d)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(clk_div2
			(_object
				(_port (_int clkin -1 1 32(_ent (_in))))
				(_port (_int rst -1 1 33(_ent (_in))))
				(_port (_int clkout -1 1 34(_ent (_out))))
			)
		)
	)
	(_inst uut 1 49(_comp clk_div2)
		(_port
			((clkin)(clk))
			((rst)(reset))
			((clkout)(clkout))
		)
		(_use (_implicit)
			(_port
				((clkin)(clkin))
				((rst)(rst))
				((clkout)(clkout))
			)
		)
	)
	(_object
		(_sig (_int clkout -1 1 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 1 40(_arch(_uni((i 2))))))
		(_sig (_int reset -1 1 41(_arch(_uni((i 3))))))
		(_prcs
			(line__45(_arch 0 1 45(_assignment (_trgt(1))(_sens(1)))))
			(line__46(_arch 1 1 46(_assignment (_trgt(2)))))
			(tb(_arch 2 1 57(_prcs )))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1185          1463644244956 behavior
(_unit VHDL (testbench 0 25(behavior 1 28))
	(_version vc6)
	(_time 1463644244957 2016.05.19 09:50:44)
	(_source (\./../../lcd_sender_tb.vhd\(\./../../clk_div2_tb.vhd\)))
	(_parameters tan)
	(_code cece999b9e9899d9c899dc949ac89bc8cdc8c6c9ca)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(clk_div2
			(_object
				(_port (_int clkin -1 1 32(_ent (_in))))
				(_port (_int rst -1 1 33(_ent (_in))))
				(_port (_int clkout -1 1 34(_ent (_out))))
			)
		)
	)
	(_inst uut 1 49(_comp clk_div2)
		(_port
			((clkin)(clk))
			((rst)(reset))
			((clkout)(clkout))
		)
		(_use (_implicit)
			(_port
				((clkin)(clkin))
				((rst)(rst))
				((clkout)(clkout))
			)
		)
	)
	(_object
		(_sig (_int clkout -1 1 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 1 40(_arch(_uni((i 2))))))
		(_sig (_int reset -1 1 41(_arch(_uni((i 3))))))
		(_prcs
			(line__45(_arch 0 1 45(_assignment (_trgt(1))(_sens(1)))))
			(line__46(_arch 1 1 46(_assignment (_trgt(2)))))
			(tb(_arch 2 1 57(_prcs )))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
V 000050 55 1901          1463644337469 Structure
(_unit VHDL (vmuxregsre 0 17(structure 0 26))
	(_version vc6)
	(_time 1463644337470 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2a782a2e2f7c7b3d232e38707e2c2d2d292d282c2f)
	(_ent
		(_time 1463643915146)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3iy
			(_object
				(_type (_int ~STRING~1572 1 811(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 811(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 813(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 814(_ent (_in((i 1))))))
				(_port (_int sp -1 1 815(_ent (_in((i 1))))))
				(_port (_int ck -1 1 816(_ent (_in((i 1))))))
				(_port (_int sd -1 1 817(_ent (_in((i 1))))))
				(_port (_int cd -1 1 818(_ent (_in((i 1))))))
				(_port (_int q -1 1 819(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 28(_comp .machxo2.components.fl1p3iy)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3iy)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 18(_ent(_in))))
		(_port (_int D1 -1 0 18(_ent(_in))))
		(_port (_int SD -1 0 18(_ent(_in))))
		(_port (_int SP -1 0 19(_ent(_in))))
		(_port (_int CK -1 0 19(_ent(_in))))
		(_port (_int LSR -1 0 19(_ent(_in))))
		(_port (_int Q -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 831           1463644337482 Structure
(_unit VHDL (vcc 0 39(structure 0 46))
	(_version vc6)
	(_time 1463644337483 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3a683a3f686d6d2d3d3c2960683d3c3c393c393d3c)
	(_ent
		(_time 1463643915163)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 48(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 40(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3041          1463644337488 Structure
(_unit VHDL (ccu2b0 0 58(structure 0 68))
	(_version vc6)
	(_time 1463644337489 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 3a693f3f686c6b29393a28656b3c393c393d3f3938)
	(_ent
		(_time 1463643915177)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 70(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000000000"\))
			((init1)(_string \"0000010101010101"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000000000"\))
				((init1)(_string \"0000010101010101"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 59(_ent(_in))))
		(_port (_int B0 -1 0 59(_ent(_in))))
		(_port (_int C0 -1 0 59(_ent(_in))))
		(_port (_int D0 -1 0 60(_ent(_in))))
		(_port (_int A1 -1 0 60(_ent(_in))))
		(_port (_int B1 -1 0 60(_ent(_in))))
		(_port (_int C1 -1 0 61(_ent(_in))))
		(_port (_int D1 -1 0 61(_ent(_in))))
		(_port (_int CI -1 0 61(_ent(_in))))
		(_port (_int S0 -1 0 62(_ent(_out))))
		(_port (_int S1 -1 0 62(_ent(_out))))
		(_port (_int CO1 -1 0 62(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 831           1463644337500 Structure
(_unit VHDL (gnd 0 83(structure 0 90))
	(_version vc6)
	(_time 1463644337501 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4a194b484e1d1a5c4c4c0f101f4c4d4c1f4c4e4c4d)
	(_ent
		(_time 1463643915183)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 92(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 84(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 7999          1463644337515 Structure
(_unit VHDL (slice_0 0 102(structure 0 139))
	(_version vc6)
	(_time 1463644337516 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 590b5c5a030e044f0e564c005e5a595e5a5f0a5f50)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915192)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 156(_ent (_in))))
				(_port (_int D1 -5 0 156(_ent (_in))))
				(_port (_int SD -5 0 156(_ent (_in))))
				(_port (_int SP -5 0 157(_ent (_in))))
				(_port (_int CK -5 0 157(_ent (_in))))
				(_port (_int LSR -5 0 157(_ent (_in))))
				(_port (_int Q -5 0 158(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 161(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 164(_ent (_in))))
				(_port (_int B0 -5 0 164(_ent (_in))))
				(_port (_int C0 -5 0 164(_ent (_in))))
				(_port (_int D0 -5 0 165(_ent (_in))))
				(_port (_int A1 -5 0 165(_ent (_in))))
				(_port (_int B1 -5 0 165(_ent (_in))))
				(_port (_int C1 -5 0 166(_ent (_in))))
				(_port (_int D1 -5 0 166(_ent (_in))))
				(_port (_int CI -5 0 166(_ent (_in))))
				(_port (_int S0 -5 0 167(_ent (_out))))
				(_port (_int S1 -5 0 167(_ent (_out))))
				(_port (_int CO1 -5 0 167(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 170(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i0 0 173(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 176(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_add_4_1 0 178(_comp ccu2B0)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 182(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 186
		(_object
			(_prcs
				(line__188(_arch 0 0 188(_procedure_call (_trgt(7))(_sens(0)))))
				(line__189(_arch 1 0 189(_procedure_call (_trgt(8))(_sens(1)))))
				(line__190(_arch 2 0 190(_procedure_call (_trgt(10))(_sens(2)))))
				(line__191(_arch 3 0 191(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 195
		(_object
			(_prcs
				(line__197(_arch 4 0 197(_procedure_call (_trgt(9))(_sens(8)))))
				(line__198(_arch 5 0 198(_procedure_call (_trgt(11))(_sens(10)))))
				(line__199(_arch 6 0 199(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 106 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 107 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 108(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_A1 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 116(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 129 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 131(_ent(_in))))
		(_port (_int DI1 -5 0 131(_ent(_in))))
		(_port (_int LSR -5 0 131(_ent(_in))))
		(_port (_int CLK -5 0 132(_ent(_in))))
		(_port (_int F1 -5 0 132(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 132(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 133(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 142(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 143(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 144(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 148(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 149(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 150(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 151(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 153(_arch(_uni))))
		(_sig (_int GNDI -5 0 154(_arch(_uni))))
		(_var (_int F1_zd -5 0 204(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 205(_prcs 0)))
		(_var (_int Q1_zd -5 0 206(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 207(_prcs 0)))
		(_var (_int FCO_zd -5 0 208(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 209(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 211(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 212(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 213(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 214(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 215(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 216(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 217(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 218(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 202(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(5395276)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
V 000050 55 3058          1463644337531 Structure
(_unit VHDL (ccu20001 0 322(structure 0 332))
	(_version vc6)
	(_time 1463644337532 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 693a6c69633f387a6a6c7936386a696a686f6a6f6a)
	(_ent
		(_time 1463643915208)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 334(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"0000000000000000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"0000000000000000"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 323(_ent(_in))))
		(_port (_int B0 -1 0 323(_ent(_in))))
		(_port (_int C0 -1 0 323(_ent(_in))))
		(_port (_int D0 -1 0 324(_ent(_in))))
		(_port (_int A1 -1 0 324(_ent(_in))))
		(_port (_int B1 -1 0 324(_ent(_in))))
		(_port (_int C1 -1 0 325(_ent(_in))))
		(_port (_int D1 -1 0 325(_ent(_in))))
		(_port (_int CI -1 0 325(_ent(_in))))
		(_port (_int S0 -1 0 326(_ent(_out))))
		(_port (_int S1 -1 0 326(_ent(_out))))
		(_port (_int CO1 -1 0 326(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8032          1463644337547 Structure
(_unit VHDL (slice_1 0 347(structure 0 385))
	(_version vc6)
	(_time 1463644337548 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 782a7d79232f256e2f7a6d217f7b797f7b7e2b7e71)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915214)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 402(_ent (_in))))
				(_port (_int D1 -5 0 402(_ent (_in))))
				(_port (_int SD -5 0 402(_ent (_in))))
				(_port (_int SP -5 0 403(_ent (_in))))
				(_port (_int CK -5 0 403(_ent (_in))))
				(_port (_int LSR -5 0 403(_ent (_in))))
				(_port (_int Q -5 0 404(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 407(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 413(_ent (_in))))
				(_port (_int B0 -5 0 413(_ent (_in))))
				(_port (_int C0 -5 0 413(_ent (_in))))
				(_port (_int D0 -5 0 414(_ent (_in))))
				(_port (_int A1 -5 0 414(_ent (_in))))
				(_port (_int B1 -5 0 414(_ent (_in))))
				(_port (_int C1 -5 0 415(_ent (_in))))
				(_port (_int D1 -5 0 415(_ent (_in))))
				(_port (_int CI -5 0 415(_ent (_in))))
				(_port (_int S0 -5 0 416(_ent (_out))))
				(_port (_int S1 -5 0 416(_ent (_out))))
				(_port (_int CO1 -5 0 416(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 410(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i5 0 419(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 422(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_add_4_7 0 424(_comp ccu20001)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_inst DRIVEGND 0 428(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 432
		(_object
			(_prcs
				(line__434(_arch 0 0 434(_procedure_call (_trgt(7))(_sens(0)))))
				(line__435(_arch 1 0 435(_procedure_call (_trgt(8))(_sens(1)))))
				(line__436(_arch 2 0 436(_procedure_call (_trgt(10))(_sens(2)))))
				(line__437(_arch 3 0 437(_procedure_call (_trgt(12))(_sens(3)))))
				(line__438(_arch 4 0 438(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 442
		(_object
			(_prcs
				(line__444(_arch 5 0 444(_procedure_call (_trgt(9))(_sens(8)))))
				(line__445(_arch 6 0 445(_procedure_call (_trgt(11))(_sens(10)))))
				(line__446(_arch 7 0 446(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 350 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 351 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 352 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 353(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 353(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_A0 -3 0 355(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 356(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 357(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 358(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 359(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 361(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 362(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 363 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 364 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 365 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 366 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 367 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 368 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 369 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 370 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 371 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 372 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 373 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 374 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 375 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 377(_ent(_in))))
		(_port (_int DI0 -5 0 377(_ent(_in))))
		(_port (_int LSR -5 0 377(_ent(_in))))
		(_port (_int CLK -5 0 378(_ent(_in))))
		(_port (_int FCI -5 0 378(_ent(_in))))
		(_port (_int F0 -5 0 378(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 379(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 388(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 389(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 390(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 391(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 392(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 393(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 394(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 395(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 396(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 397(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 399(_arch(_uni))))
		(_sig (_int GNDI -5 0 400(_arch(_uni))))
		(_var (_int F0_zd -5 0 451(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 452(_prcs 0)))
		(_var (_int Q0_zd -5 0 453(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 454(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 456(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 457(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 458(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 459(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 460(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 461(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 462(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 463(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 449(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1915          1463644337562 Structure
(_unit VHDL (vmuxregsre0002 0 562(structure 0 571))
	(_version vc6)
	(_time 1463644337563 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 88da8886d4ded99f818c9ad2dc8e8f8f8b8f8a8e8d)
	(_ent
		(_time 1463643915239)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 573(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 563(_ent(_in))))
		(_port (_int D1 -1 0 563(_ent(_in))))
		(_port (_int SD -1 0 563(_ent(_in))))
		(_port (_int SP -1 0 564(_ent(_in))))
		(_port (_int CK -1 0 564(_ent(_in))))
		(_port (_int LSR -1 0 564(_ent(_in))))
		(_port (_int Q -1 0 565(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 7720          1463644337593 Structure
(_unit VHDL (slice_2 0 584(structure 0 619))
	(_version vc6)
	(_time 1463644337594 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code a7f5a2f0f3f0fab1f7a2b2fea0a4a5a0a4a1f4a1ae)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915317)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 648(_ent (_in))))
				(_port (_int D1 -5 0 648(_ent (_in))))
				(_port (_int SD -5 0 648(_ent (_in))))
				(_port (_int SP -5 0 649(_ent (_in))))
				(_port (_int CK -5 0 649(_ent (_in))))
				(_port (_int LSR -5 0 649(_ent (_in))))
				(_port (_int Q -5 0 650(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 636(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 639(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 642(_ent (_in))))
				(_port (_int B0 -5 0 642(_ent (_in))))
				(_port (_int C0 -5 0 642(_ent (_in))))
				(_port (_int D0 -5 0 643(_ent (_in))))
				(_port (_int A1 -5 0 643(_ent (_in))))
				(_port (_int B1 -5 0 643(_ent (_in))))
				(_port (_int C1 -5 0 644(_ent (_in))))
				(_port (_int D1 -5 0 644(_ent (_in))))
				(_port (_int CI -5 0 644(_ent (_in))))
				(_port (_int S0 -5 0 645(_ent (_out))))
				(_port (_int S1 -5 0 645(_ent (_out))))
				(_port (_int CO1 -5 0 645(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i7 0 653(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 656(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 658(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_add_4_9 0 660(_comp ccu20001)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_block WireDelay 0 666
		(_object
			(_prcs
				(line__668(_arch 0 0 668(_procedure_call (_trgt(7))(_sens(0)))))
				(line__669(_arch 1 0 669(_procedure_call (_trgt(8))(_sens(1)))))
				(line__670(_arch 2 0 670(_procedure_call (_trgt(10))(_sens(2)))))
				(line__671(_arch 3 0 671(_procedure_call (_trgt(12))(_sens(3)))))
				(line__672(_arch 4 0 672(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 676
		(_object
			(_prcs
				(line__678(_arch 5 0 678(_procedure_call (_trgt(9))(_sens(8)))))
				(line__679(_arch 6 0 679(_procedure_call (_trgt(11))(_sens(10)))))
				(line__680(_arch 7 0 680(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 587 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 588 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 589 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 590(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 590(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_A0 -3 0 592(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 593(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 594(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 595(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 596(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 598(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 599(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 600 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 601 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 602 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 603 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 604 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 605 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 606 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 607 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 608 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 609 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 611(_ent(_in))))
		(_port (_int DI0 -5 0 611(_ent(_in))))
		(_port (_int CE -5 0 611(_ent(_in))))
		(_port (_int CLK -5 0 612(_ent(_in))))
		(_port (_int FCI -5 0 612(_ent(_in))))
		(_port (_int F0 -5 0 612(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 613(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 622(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 623(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 624(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 625(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 626(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 627(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 628(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 629(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 630(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 631(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 633(_arch(_uni))))
		(_sig (_int GNDI -5 0 634(_arch(_uni))))
		(_var (_int F0_zd -5 0 685(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 686(_prcs 0)))
		(_var (_int Q0_zd -5 0 687(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 688(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 690(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 691(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 692(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 693(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 694(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 695(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 683(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
V 000050 55 3058          1463644337609 Structure
(_unit VHDL (ccu20003 0 782(structure 0 792))
	(_version vc6)
	(_time 1463644337610 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b7e4b2e3b3e1e6a4b4b2a7e8e6b4b7b4b4b1b4b1b4)
	(_ent
		(_time 1463643915337)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 794(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"1111101010101010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"1111101010101010"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 783(_ent(_in))))
		(_port (_int B0 -1 0 783(_ent(_in))))
		(_port (_int C0 -1 0 783(_ent(_in))))
		(_port (_int D0 -1 0 784(_ent(_in))))
		(_port (_int A1 -1 0 784(_ent(_in))))
		(_port (_int B1 -1 0 784(_ent(_in))))
		(_port (_int C1 -1 0 785(_ent(_in))))
		(_port (_int D1 -1 0 785(_ent(_in))))
		(_port (_int CI -1 0 785(_ent(_in))))
		(_port (_int S0 -1 0 786(_ent(_out))))
		(_port (_int S1 -1 0 786(_ent(_out))))
		(_port (_int CO1 -1 0 786(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 10045         1463644337638 Structure
(_unit VHDL (slice_3 0 807(structure 0 855))
	(_version vc6)
	(_time 1463644337639 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code d684d38483818bc0d5d1d282908984d1d5d085d0dfd0d5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915348)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 884(_ent (_in))))
				(_port (_int D1 -5 0 884(_ent (_in))))
				(_port (_int SD -5 0 884(_ent (_in))))
				(_port (_int SP -5 0 885(_ent (_in))))
				(_port (_int CK -5 0 885(_ent (_in))))
				(_port (_int LSR -5 0 885(_ent (_in))))
				(_port (_int Q -5 0 886(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 878(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 881(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 889(_ent (_in))))
				(_port (_int B0 -5 0 889(_ent (_in))))
				(_port (_int C0 -5 0 889(_ent (_in))))
				(_port (_int D0 -5 0 890(_ent (_in))))
				(_port (_int A1 -5 0 890(_ent (_in))))
				(_port (_int B1 -5 0 890(_ent (_in))))
				(_port (_int C1 -5 0 891(_ent (_in))))
				(_port (_int D1 -5 0 891(_ent (_in))))
				(_port (_int CI -5 0 891(_ent (_in))))
				(_port (_int S0 -5 0 892(_ent (_out))))
				(_port (_int S1 -5 0 892(_ent (_out))))
				(_port (_int CO1 -5 0 892(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i6 0 895(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 898(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 900(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i5 0 902(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_7 0 905(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 911
		(_object
			(_prcs
				(line__913(_arch 0 0 913(_procedure_call (_trgt(12))(_sens(0)))))
				(line__914(_arch 1 0 914(_procedure_call (_trgt(13))(_sens(1)))))
				(line__915(_arch 2 0 915(_procedure_call (_trgt(14))(_sens(2)))))
				(line__916(_arch 3 0 916(_procedure_call (_trgt(16))(_sens(3)))))
				(line__917(_arch 4 0 917(_procedure_call (_trgt(18))(_sens(4)))))
				(line__918(_arch 5 0 918(_procedure_call (_trgt(20))(_sens(5)))))
				(line__919(_arch 6 0 919(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 923
		(_object
			(_prcs
				(line__925(_arch 7 0 925(_procedure_call (_trgt(15))(_sens(14)))))
				(line__926(_arch 8 0 926(_procedure_call (_trgt(17))(_sens(16)))))
				(line__927(_arch 9 0 927(_procedure_call (_trgt(19))(_sens(18)))))
				(line__928(_arch 10 0 928(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 810 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 811 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 812 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 813(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 813(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_A1 -3 0 815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 826(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 827(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 828(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 829(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 830(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 831(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 832 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 833 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 834 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 835 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 836 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 837 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 838 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 839 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 840 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 841 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 842 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 843 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 844 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 846(_ent(_in))))
		(_port (_int A0 -5 0 846(_ent(_in))))
		(_port (_int DI1 -5 0 846(_ent(_in))))
		(_port (_int DI0 -5 0 847(_ent(_in))))
		(_port (_int CE -5 0 847(_ent(_in))))
		(_port (_int CLK -5 0 847(_ent(_in))))
		(_port (_int FCI -5 0 848(_ent(_in))))
		(_port (_int F0 -5 0 848(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 848(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 849(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 849(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 849(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 858(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 859(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 860(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 861(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 862(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 863(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 864(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 865(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 866(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 867(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 868(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 869(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 870(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 871(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 872(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 873(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 875(_arch(_uni))))
		(_sig (_int GNDI -5 0 876(_arch(_uni))))
		(_var (_int F0_zd -5 0 933(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 934(_prcs 0)))
		(_var (_int Q0_zd -5 0 935(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 936(_prcs 0)))
		(_var (_int F1_zd -5 0 937(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 938(_prcs 0)))
		(_var (_int Q1_zd -5 0 939(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 940(_prcs 0)))
		(_var (_int FCO_zd -5 0 941(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 942(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 944(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 945(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 946(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 947(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 948(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 949(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 950(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 951(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 931(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 10181         1463644337654 Structure
(_unit VHDL (slice_4 0 1092(structure 0 1140))
	(_version vc6)
	(_time 1463644337655 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code e6b4e3b5b3b1bbf0e5e1e2b2a0b9b3e1e5e0b5e0efe0e5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915354)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 1169(_ent (_in))))
				(_port (_int D1 -5 0 1169(_ent (_in))))
				(_port (_int SD -5 0 1169(_ent (_in))))
				(_port (_int SP -5 0 1170(_ent (_in))))
				(_port (_int CK -5 0 1170(_ent (_in))))
				(_port (_int LSR -5 0 1170(_ent (_in))))
				(_port (_int Q -5 0 1171(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1163(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1166(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1174(_ent (_in))))
				(_port (_int B0 -5 0 1174(_ent (_in))))
				(_port (_int C0 -5 0 1174(_ent (_in))))
				(_port (_int D0 -5 0 1175(_ent (_in))))
				(_port (_int A1 -5 0 1175(_ent (_in))))
				(_port (_int B1 -5 0 1175(_ent (_in))))
				(_port (_int C1 -5 0 1176(_ent (_in))))
				(_port (_int D1 -5 0 1176(_ent (_in))))
				(_port (_int CI -5 0 1176(_ent (_in))))
				(_port (_int S0 -5 0 1177(_ent (_out))))
				(_port (_int S1 -5 0 1177(_ent (_out))))
				(_port (_int CO1 -5 0 1177(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i2 0 1180(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 1183(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1185(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i1 0 1187(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_3 0 1190(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 1196
		(_object
			(_prcs
				(line__1198(_arch 0 0 1198(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1199(_arch 1 0 1199(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1200(_arch 2 0 1200(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1201(_arch 3 0 1201(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1202(_arch 4 0 1202(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1203(_arch 5 0 1203(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1204(_arch 6 0 1204(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1208
		(_object
			(_prcs
				(line__1210(_arch 7 0 1210(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1211(_arch 8 0 1211(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1212(_arch 9 0 1212(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1213(_arch 10 0 1213(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1095 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1096 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1097 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1098(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1098(_ent gms(_string \"SLICE_4"\))))
		(_gen (_int tipd_A1 -3 0 1100(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1101(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1102(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1103(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1104(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1105(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1106(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1107(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1108(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1109(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1116(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1117 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1118 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1119 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1120 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1121 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1122 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1123 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1124 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1125 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1126 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1129 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1131(_ent(_in))))
		(_port (_int A0 -5 0 1131(_ent(_in))))
		(_port (_int DI1 -5 0 1131(_ent(_in))))
		(_port (_int DI0 -5 0 1132(_ent(_in))))
		(_port (_int CE -5 0 1132(_ent(_in))))
		(_port (_int CLK -5 0 1132(_ent(_in))))
		(_port (_int FCI -5 0 1133(_ent(_in))))
		(_port (_int F0 -5 0 1133(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1133(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1134(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1134(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1134(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1143(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1144(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1145(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1146(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1147(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1148(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1149(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1150(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1151(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1152(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1154(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1155(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1156(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1157(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1158(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1160(_arch(_uni))))
		(_sig (_int GNDI -5 0 1161(_arch(_uni))))
		(_var (_int F0_zd -5 0 1218(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1219(_prcs 0)))
		(_var (_int Q0_zd -5 0 1220(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1221(_prcs 0)))
		(_var (_int F1_zd -5 0 1222(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1223(_prcs 0)))
		(_var (_int Q1_zd -5 0 1224(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1225(_prcs 0)))
		(_var (_int FCO_zd -5 0 1226(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1227(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1229(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1230(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1231(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1232(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1233(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1234(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1235(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1236(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1216(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 10497         1463644337671 Structure
(_unit VHDL (slice_5 0 1377(structure 0 1428))
	(_version vc6)
	(_time 1463644337672 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f5a7f0a5a3a2a8e3f6f2f2a2b3aaa1f2f6f3a6f3fcf3f6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915368)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1451(_ent (_in))))
				(_port (_int D1 -5 0 1451(_ent (_in))))
				(_port (_int SD -5 0 1451(_ent (_in))))
				(_port (_int SP -5 0 1452(_ent (_in))))
				(_port (_int CK -5 0 1452(_ent (_in))))
				(_port (_int LSR -5 0 1452(_ent (_in))))
				(_port (_int Q -5 0 1453(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1456(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1462(_ent (_in))))
				(_port (_int B0 -5 0 1462(_ent (_in))))
				(_port (_int C0 -5 0 1462(_ent (_in))))
				(_port (_int D0 -5 0 1463(_ent (_in))))
				(_port (_int A1 -5 0 1463(_ent (_in))))
				(_port (_int B1 -5 0 1463(_ent (_in))))
				(_port (_int C1 -5 0 1464(_ent (_in))))
				(_port (_int D1 -5 0 1464(_ent (_in))))
				(_port (_int CI -5 0 1464(_ent (_in))))
				(_port (_int S0 -5 0 1465(_ent (_out))))
				(_port (_int S1 -5 0 1465(_ent (_out))))
				(_port (_int CO1 -5 0 1465(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1459(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i4 0 1468(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1471(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_i3 0 1473(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_179_180_add_4_5 0 1476(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 1480(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1484
		(_object
			(_prcs
				(line__1486(_arch 0 0 1486(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1487(_arch 1 0 1487(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1488(_arch 2 0 1488(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1489(_arch 3 0 1489(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1490(_arch 4 0 1490(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1491(_arch 5 0 1491(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1492(_arch 6 0 1492(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1496
		(_object
			(_prcs
				(line__1498(_arch 7 0 1498(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1499(_arch 8 0 1499(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1500(_arch 9 0 1500(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1501(_arch 10 0 1501(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1381 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1382 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1383(_ent gms(_string \"SLICE_5"\))))
		(_gen (_int tipd_A1 -3 0 1385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1390(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1391(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1392(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1401(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1402 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1403 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1404 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1405 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1406 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1409 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1410 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1411 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1412 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1413 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1414 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1415 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1416 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1417 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1419(_ent(_in))))
		(_port (_int A0 -5 0 1419(_ent(_in))))
		(_port (_int DI1 -5 0 1419(_ent(_in))))
		(_port (_int DI0 -5 0 1420(_ent(_in))))
		(_port (_int LSR -5 0 1420(_ent(_in))))
		(_port (_int CLK -5 0 1420(_ent(_in))))
		(_port (_int FCI -5 0 1421(_ent(_in))))
		(_port (_int F0 -5 0 1421(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1421(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1422(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1422(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1422(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1431(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1432(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1433(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1434(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1435(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1436(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1437(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1438(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1439(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1440(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1441(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1442(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1443(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1444(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1445(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1446(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1448(_arch(_uni))))
		(_sig (_int GNDI -5 0 1449(_arch(_uni))))
		(_var (_int F0_zd -5 0 1506(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1507(_prcs 0)))
		(_var (_int Q0_zd -5 0 1508(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1509(_prcs 0)))
		(_var (_int F1_zd -5 0 1510(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1511(_prcs 0)))
		(_var (_int Q1_zd -5 0 1512(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1513(_prcs 0)))
		(_var (_int FCO_zd -5 0 1514(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1515(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1517(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1518(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1519(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1520(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1521(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1522(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1523(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1524(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1525(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1526(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1504(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 10181         1463644337701 Structure
(_unit VHDL (slice_6 0 1679(structure 0 1727))
	(_version vc6)
	(_time 1463644337702 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 144610134343490217131040524b4313171247121d1217)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915380)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 1756(_ent (_in))))
				(_port (_int D1 -5 0 1756(_ent (_in))))
				(_port (_int SD -5 0 1756(_ent (_in))))
				(_port (_int SP -5 0 1757(_ent (_in))))
				(_port (_int CK -5 0 1757(_ent (_in))))
				(_port (_int LSR -5 0 1757(_ent (_in))))
				(_port (_int Q -5 0 1758(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1750(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1753(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 1761(_ent (_in))))
				(_port (_int B0 -5 0 1761(_ent (_in))))
				(_port (_int C0 -5 0 1761(_ent (_in))))
				(_port (_int D0 -5 0 1762(_ent (_in))))
				(_port (_int A1 -5 0 1762(_ent (_in))))
				(_port (_int B1 -5 0 1762(_ent (_in))))
				(_port (_int C1 -5 0 1763(_ent (_in))))
				(_port (_int D1 -5 0 1763(_ent (_in))))
				(_port (_int CI -5 0 1763(_ent (_in))))
				(_port (_int S0 -5 0 1764(_ent (_out))))
				(_port (_int S1 -5 0 1764(_ent (_out))))
				(_port (_int CO1 -5 0 1764(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i4 0 1767(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 1770(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 1772(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_i3 0 1774(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst tmp_181_add_4_5 0 1777(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_block WireDelay 0 1783
		(_object
			(_prcs
				(line__1785(_arch 0 0 1785(_procedure_call (_trgt(12))(_sens(0)))))
				(line__1786(_arch 1 0 1786(_procedure_call (_trgt(13))(_sens(1)))))
				(line__1787(_arch 2 0 1787(_procedure_call (_trgt(14))(_sens(2)))))
				(line__1788(_arch 3 0 1788(_procedure_call (_trgt(16))(_sens(3)))))
				(line__1789(_arch 4 0 1789(_procedure_call (_trgt(18))(_sens(4)))))
				(line__1790(_arch 5 0 1790(_procedure_call (_trgt(20))(_sens(5)))))
				(line__1791(_arch 6 0 1791(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 1795
		(_object
			(_prcs
				(line__1797(_arch 7 0 1797(_procedure_call (_trgt(15))(_sens(14)))))
				(line__1798(_arch 8 0 1798(_procedure_call (_trgt(17))(_sens(16)))))
				(line__1799(_arch 9 0 1799(_procedure_call (_trgt(19))(_sens(18)))))
				(line__1800(_arch 10 0 1800(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1682 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1683 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1684 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1685(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1685(_ent gms(_string \"SLICE_6"\))))
		(_gen (_int tipd_A1 -3 0 1687(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1688(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1690(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1691(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1692(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1693(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1694(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1695(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1696(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1697(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1698(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1699(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1700(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1701(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1702(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1703(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1704 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1705 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1706 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1707 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1708 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1709 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1710 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1711 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1712 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1713 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1714 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1715 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1716 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1718(_ent(_in))))
		(_port (_int A0 -5 0 1718(_ent(_in))))
		(_port (_int DI1 -5 0 1718(_ent(_in))))
		(_port (_int DI0 -5 0 1719(_ent(_in))))
		(_port (_int CE -5 0 1719(_ent(_in))))
		(_port (_int CLK -5 0 1719(_ent(_in))))
		(_port (_int FCI -5 0 1720(_ent(_in))))
		(_port (_int F0 -5 0 1720(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1720(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 1721(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1721(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1721(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1730(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 1731(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1732(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1733(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 1734(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1735(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 1736(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 1737(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1738(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1739(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1740(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1741(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1742(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 1743(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1744(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1745(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1747(_arch(_uni))))
		(_sig (_int GNDI -5 0 1748(_arch(_uni))))
		(_var (_int F0_zd -5 0 1805(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 1806(_prcs 0)))
		(_var (_int Q0_zd -5 0 1807(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 1808(_prcs 0)))
		(_var (_int F1_zd -5 0 1809(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1810(_prcs 0)))
		(_var (_int Q1_zd -5 0 1811(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1812(_prcs 0)))
		(_var (_int FCO_zd -5 0 1813(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1814(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1816(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1817(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 1818(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 1819(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 1820(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 1821(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1822(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1823(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 1803(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 7784          1463644337716 Structure
(_unit VHDL (slice_7 0 1964(structure 0 1998))
	(_version vc6)
	(_time 1463644337717 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2476202073737932742a317d23272323272277222d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915395)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 2027(_ent (_in))))
				(_port (_int D1 -5 0 2027(_ent (_in))))
				(_port (_int SD -5 0 2027(_ent (_in))))
				(_port (_int SP -5 0 2028(_ent (_in))))
				(_port (_int CK -5 0 2028(_ent (_in))))
				(_port (_int LSR -5 0 2028(_ent (_in))))
				(_port (_int Q -5 0 2029(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2015(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2024(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 2018(_ent (_in))))
				(_port (_int B0 -5 0 2018(_ent (_in))))
				(_port (_int C0 -5 0 2018(_ent (_in))))
				(_port (_int D0 -5 0 2019(_ent (_in))))
				(_port (_int A1 -5 0 2019(_ent (_in))))
				(_port (_int B1 -5 0 2019(_ent (_in))))
				(_port (_int C1 -5 0 2020(_ent (_in))))
				(_port (_int D1 -5 0 2020(_ent (_in))))
				(_port (_int CI -5 0 2020(_ent (_in))))
				(_port (_int S0 -5 0 2021(_ent (_out))))
				(_port (_int S1 -5 0 2021(_ent (_out))))
				(_port (_int CO1 -5 0 2021(_ent (_out))))
			)
		)
	)
	(_inst tmp_181_i0 0 2032(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 2035(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 2037(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst tmp_181_add_4_1 0 2039(_comp ccu2B0)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_block WireDelay 0 2045
		(_object
			(_prcs
				(line__2047(_arch 0 0 2047(_procedure_call (_trgt(7))(_sens(0)))))
				(line__2048(_arch 1 0 2048(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2049(_arch 2 0 2049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__2050(_arch 3 0 2050(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 2054
		(_object
			(_prcs
				(line__2056(_arch 4 0 2056(_procedure_call (_trgt(9))(_sens(8)))))
				(line__2057(_arch 5 0 2057(_procedure_call (_trgt(11))(_sens(10)))))
				(line__2058(_arch 6 0 2058(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1967 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1968 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1969 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1970(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1970(_ent gms(_string \"SLICE_7"\))))
		(_gen (_int tipd_A1 -3 0 1972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 1974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1978(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1979 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1980 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1981 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1982 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 1983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 1984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 1985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1988 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1990(_ent(_in))))
		(_port (_int DI1 -5 0 1990(_ent(_in))))
		(_port (_int CE -5 0 1990(_ent(_in))))
		(_port (_int CLK -5 0 1991(_ent(_in))))
		(_port (_int F1 -5 0 1991(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1991(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1992(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2001(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2002(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2003(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2004(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2005(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2006(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 2008(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2009(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2010(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2012(_arch(_uni))))
		(_sig (_int GNDI -5 0 2013(_arch(_uni))))
		(_var (_int F1_zd -5 0 2063(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2064(_prcs 0)))
		(_var (_int Q1_zd -5 0 2065(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2066(_prcs 0)))
		(_var (_int FCO_zd -5 0 2067(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2068(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2070(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 2061(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(17731)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
V 000050 55 10497         1463644337722 Structure
(_unit VHDL (slice_8 0 2167(structure 0 2218))
	(_version vc6)
	(_time 1463644337723 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 247620207373793227232373627b7d23272277222d2227)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915411)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2241(_ent (_in))))
				(_port (_int D1 -5 0 2241(_ent (_in))))
				(_port (_int SD -5 0 2241(_ent (_in))))
				(_port (_int SP -5 0 2242(_ent (_in))))
				(_port (_int CK -5 0 2242(_ent (_in))))
				(_port (_int LSR -5 0 2242(_ent (_in))))
				(_port (_int Q -5 0 2243(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2246(_ent (_out))))
			)
		)
		(ccu20003
			(_object
				(_port (_int A0 -5 0 2252(_ent (_in))))
				(_port (_int B0 -5 0 2252(_ent (_in))))
				(_port (_int C0 -5 0 2252(_ent (_in))))
				(_port (_int D0 -5 0 2253(_ent (_in))))
				(_port (_int A1 -5 0 2253(_ent (_in))))
				(_port (_int B1 -5 0 2253(_ent (_in))))
				(_port (_int C1 -5 0 2254(_ent (_in))))
				(_port (_int D1 -5 0 2254(_ent (_in))))
				(_port (_int CI -5 0 2254(_ent (_in))))
				(_port (_int S0 -5 0 2255(_ent (_out))))
				(_port (_int S1 -5 0 2255(_ent (_out))))
				(_port (_int CO1 -5 0 2255(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2249(_ent (_out))))
			)
		)
	)
	(_inst count_179_180_i2 0 2258(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2261(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_179_180_i1 0 2263(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_179_180_add_4_3 0 2266(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 2270(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2274
		(_object
			(_prcs
				(line__2276(_arch 0 0 2276(_procedure_call (_trgt(12))(_sens(0)))))
				(line__2277(_arch 1 0 2277(_procedure_call (_trgt(13))(_sens(1)))))
				(line__2278(_arch 2 0 2278(_procedure_call (_trgt(14))(_sens(2)))))
				(line__2279(_arch 3 0 2279(_procedure_call (_trgt(16))(_sens(3)))))
				(line__2280(_arch 4 0 2280(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2281(_arch 5 0 2281(_procedure_call (_trgt(20))(_sens(5)))))
				(line__2282(_arch 6 0 2282(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 2286
		(_object
			(_prcs
				(line__2288(_arch 7 0 2288(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2289(_arch 8 0 2289(_procedure_call (_trgt(17))(_sens(16)))))
				(line__2290(_arch 9 0 2290(_procedure_call (_trgt(19))(_sens(18)))))
				(line__2291(_arch 10 0 2291(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2170 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2171 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2172 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2173(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2173(_ent gms(_string \"SLICE_8"\))))
		(_gen (_int tipd_A1 -3 0 2175(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2176(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 2177(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2178(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 2181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 2183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2184(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 2185(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 2186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 2189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 2190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 2191(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 2193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 2194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 2195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2203 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2204 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2205 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2206 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2207 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 2209(_ent(_in))))
		(_port (_int A0 -5 0 2209(_ent(_in))))
		(_port (_int DI1 -5 0 2209(_ent(_in))))
		(_port (_int DI0 -5 0 2210(_ent(_in))))
		(_port (_int LSR -5 0 2210(_ent(_in))))
		(_port (_int CLK -5 0 2210(_ent(_in))))
		(_port (_int FCI -5 0 2211(_ent(_in))))
		(_port (_int F0 -5 0 2211(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2211(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2212(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2212(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 2212(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2221(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2222(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2223(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2224(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 2225(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2226(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2227(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2228(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2229(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 2231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2232(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2233(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2234(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2235(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2236(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2238(_arch(_uni))))
		(_sig (_int GNDI -5 0 2239(_arch(_uni))))
		(_var (_int F0_zd -5 0 2296(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2297(_prcs 0)))
		(_var (_int Q0_zd -5 0 2298(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2299(_prcs 0)))
		(_var (_int F1_zd -5 0 2300(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2301(_prcs 0)))
		(_var (_int Q1_zd -5 0 2302(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2303(_prcs 0)))
		(_var (_int FCO_zd -5 0 2304(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2305(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2307(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2308(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2309(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2310(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2311(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2312(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2313(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2314(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2315(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2316(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 2294(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 1710          1463644337734 Structure
(_unit VHDL (lut4 0 2469(structure 0 2477))
	(_version vc6)
	(_time 1463644337735 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 34676030356264273130776f603330373032673331)
	(_ent
		(_time 1463643915417)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2479(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000000010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000000010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2470(_ent(_in))))
		(_port (_int B -1 0 2470(_ent(_in))))
		(_port (_int C -1 0 2470(_ent(_in))))
		(_port (_int D -1 0 2470(_ent(_in))))
		(_port (_int Z -1 0 2471(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1923          1463644337740 Structure
(_unit VHDL (vmuxregsre0004 0 2490(structure 0 2499))
	(_version vc6)
	(_time 1463644337741 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 34663531646265233d30266e603233333733363231)
	(_ent
		(_time 1463643915426)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 2501(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 2491(_ent(_in))))
		(_port (_int D1 -1 0 2491(_ent(_in))))
		(_port (_int SD -1 0 2491(_ent(_in))))
		(_port (_int SP -1 0 2492(_ent(_in))))
		(_port (_int CK -1 0 2492(_ent(_in))))
		(_port (_int LSR -1 0 2492(_ent(_in))))
		(_port (_int Q -1 0 2493(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 8234          1463644337749 Structure
(_unit VHDL (slice_11 0 2512(structure 0 2550))
	(_version vc6)
	(_time 1463644337750 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 4311474113141e551440561a444042404244404510)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915432)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 2575(_ent (_in))))
				(_port (_int B -5 0 2575(_ent (_in))))
				(_port (_int C -5 0 2575(_ent (_in))))
				(_port (_int D -5 0 2575(_ent (_in))))
				(_port (_int Z -5 0 2576(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2572(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 2579(_ent (_in))))
				(_port (_int D1 -5 0 2579(_ent (_in))))
				(_port (_int SD -5 0 2579(_ent (_in))))
				(_port (_int SP -5 0 2580(_ent (_in))))
				(_port (_int CK -5 0 2580(_ent (_in))))
				(_port (_int LSR -5 0 2580(_ent (_in))))
				(_port (_int Q -5 0 2581(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2569(_ent (_out))))
			)
		)
	)
	(_inst i234_2_lut_3_lut 0 2584(_comp lut4)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst DRIVEGND 0 2586(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i7 0 2588(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 2591(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i2 0 2593(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 2598
		(_object
			(_prcs
				(line__2600(_arch 0 0 2600(_procedure_call (_trgt(9))(_sens(0)))))
				(line__2601(_arch 1 0 2601(_procedure_call (_trgt(10))(_sens(1)))))
				(line__2602(_arch 2 0 2602(_procedure_call (_trgt(11))(_sens(2)))))
				(line__2603(_arch 3 0 2603(_procedure_call (_trgt(12))(_sens(3)))))
				(line__2604(_arch 4 0 2604(_procedure_call (_trgt(14))(_sens(4)))))
				(line__2605(_arch 5 0 2605(_procedure_call (_trgt(16))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 2609
		(_object
			(_prcs
				(line__2611(_arch 6 0 2611(_procedure_call (_trgt(13))(_sens(12)))))
				(line__2612(_arch 7 0 2612(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2613(_arch 8 0 2613(_procedure_call (_trgt(17))(_sens(16)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2515 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2516 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2517 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2518(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2518(_ent gms(_string \"SLICE_11"\))))
		(_gen (_int tipd_C0 -3 0 2520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2523(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 2524(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2525(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2527(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2530(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 2535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 2536 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 2537 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2538 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2539 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2540 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 2542(_ent(_in))))
		(_port (_int B0 -5 0 2542(_ent(_in))))
		(_port (_int A0 -5 0 2542(_ent(_in))))
		(_port (_int DI0 -5 0 2543(_ent(_in))))
		(_port (_int M1 -5 0 2543(_ent(_in))))
		(_port (_int CLK -5 0 2543(_ent(_in))))
		(_port (_int F0 -5 0 2544(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2544(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2544(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 2553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2554(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2555(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2556(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2557(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 2558(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 2559(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2560(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2562(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2563(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2564(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2566(_arch(_uni))))
		(_sig (_int VCCI -5 0 2567(_arch(_uni))))
		(_var (_int F0_zd -5 0 2618(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2619(_prcs 0)))
		(_var (_int Q0_zd -5 0 2620(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2621(_prcs 0)))
		(_var (_int Q1_zd -5 0 2622(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2623(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2625(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2626(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 2627(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 2628(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2629(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2630(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 2616(_prcs (_simple)(_trgt(6)(7)(8))(_sens(9)(10)(11)(13)(15)(17)(18)(19)(20))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 10 -1)
)
V 000050 55 1714          1463644337765 Structure
(_unit VHDL (lut40005 0 2728(structure 0 2736))
	(_version vc6)
	(_time 1463644337766 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 53000751550503405652430c025053505655005456)
	(_ent
		(_time 1463643915442)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2738(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000011000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000011000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2729(_ent(_in))))
		(_port (_int B -1 0 2729(_ent(_in))))
		(_port (_int C -1 0 2729(_ent(_in))))
		(_port (_int D -1 0 2729(_ent(_in))))
		(_port (_int Z -1 0 2730(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7381          1463644337779 Structure
(_unit VHDL (slice_12 0 2749(structure 0 2784))
	(_version vc6)
	(_time 1463644337780 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 6230666233353f743332773b656163616065616431)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915448)
	)
	(_vital vital_level0)
	(_comp
		(lut40005
			(_object
				(_port (_int A -5 0 2812(_ent (_in))))
				(_port (_int B -5 0 2812(_ent (_in))))
				(_port (_int C -5 0 2812(_ent (_in))))
				(_port (_int D -5 0 2812(_ent (_in))))
				(_port (_int Z -5 0 2813(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2804(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 2807(_ent (_in))))
				(_port (_int D1 -5 0 2807(_ent (_in))))
				(_port (_int SD -5 0 2807(_ent (_in))))
				(_port (_int SP -5 0 2808(_ent (_in))))
				(_port (_int CK -5 0 2808(_ent (_in))))
				(_port (_int LSR -5 0 2808(_ent (_in))))
				(_port (_int Q -5 0 2809(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2801(_ent (_out))))
			)
		)
	)
	(_inst i710_2_lut_rep_8 0 2816(_comp lut40005)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40005)
		)
	)
	(_inst DRIVEGND 0 2818(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_rs_50 0 2820(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 2823(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 2827
		(_object
			(_prcs
				(line__2829(_arch 0 0 2829(_procedure_call (_trgt(7))(_sens(0)))))
				(line__2830(_arch 1 0 2830(_procedure_call (_trgt(8))(_sens(1)))))
				(line__2831(_arch 2 0 2831(_procedure_call (_trgt(9))(_sens(2)))))
				(line__2832(_arch 3 0 2832(_procedure_call (_trgt(11))(_sens(3)))))
				(line__2833(_arch 4 0 2833(_procedure_call (_trgt(13))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 2837
		(_object
			(_prcs
				(line__2839(_arch 5 0 2839(_procedure_call (_trgt(10))(_sens(9)))))
				(line__2840(_arch 6 0 2840(_procedure_call (_trgt(12))(_sens(11)))))
				(line__2841(_arch 7 0 2841(_procedure_call (_trgt(14))(_sens(13)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2752 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2753 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2754 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2755(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2755(_ent gms(_string \"SLICE_12"\))))
		(_gen (_int tipd_C0 -3 0 2757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 2763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2764(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2765 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2766 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2767 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2768 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2769 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2770 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2771 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2772 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2774 \0 ns\ (_ent((ns 0)))))
		(_port (_int C0 -5 0 2776(_ent(_in))))
		(_port (_int B0 -5 0 2776(_ent(_in))))
		(_port (_int DI0 -5 0 2776(_ent(_in))))
		(_port (_int CE -5 0 2777(_ent(_in))))
		(_port (_int CLK -5 0 2777(_ent(_in))))
		(_port (_int F0 -5 0 2777(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2778(_ent(_out)(_param_out))))
		(_sig (_int C0_ipd -5 0 2787(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 2788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 2789(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2790(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 2791(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 2792(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2793(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2795(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2796(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 2798(_arch(_uni))))
		(_sig (_int VCCI -5 0 2799(_arch(_uni))))
		(_var (_int F0_zd -5 0 2846(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2847(_prcs 0)))
		(_var (_int Q0_zd -5 0 2848(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2849(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2851(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2852(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 2853(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 2854(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2855(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2856(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2844(_prcs (_simple)(_trgt(5)(6))(_sens(7)(8)(10)(12)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1714          1463644337794 Structure
(_unit VHDL (lut40006 0 2943(structure 0 2951))
	(_version vc6)
	(_time 1463644337795 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 72212672752422617773622d237172717474217577)
	(_ent
		(_time 1463643915458)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 2953(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 2944(_ent(_in))))
		(_port (_int B -1 0 2944(_ent(_in))))
		(_port (_int C -1 0 2944(_ent(_in))))
		(_port (_int D -1 0 2944(_ent(_in))))
		(_port (_int Z -1 0 2945(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7688          1463644337800 Structure
(_unit VHDL (slice_13 0 2964(structure 0 3001))
	(_version vc6)
	(_time 1463644337809 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 82d0868cd3d5df94d28297db8581838181858184d1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915464)
	)
	(_vital vital_level0)
	(_comp
		(lut40006
			(_object
				(_port (_int A -5 0 3030(_ent (_in))))
				(_port (_int B -5 0 3030(_ent (_in))))
				(_port (_int C -5 0 3030(_ent (_in))))
				(_port (_int D -5 0 3030(_ent (_in))))
				(_port (_int Z -5 0 3031(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3022(_ent (_out))))
			)
		)
		(vmuxregsre0002
			(_object
				(_port (_int D0 -5 0 3025(_ent (_in))))
				(_port (_int D1 -5 0 3025(_ent (_in))))
				(_port (_int SD -5 0 3025(_ent (_in))))
				(_port (_int SP -5 0 3026(_ent (_in))))
				(_port (_int CK -5 0 3026(_ent (_in))))
				(_port (_int LSR -5 0 3026(_ent (_in))))
				(_port (_int Q -5 0 3027(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3019(_ent (_out))))
			)
		)
	)
	(_inst i827_3_lut 0 3034(_comp lut40006)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40006)
		)
	)
	(_inst DRIVEGND 0 3036(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst reset_startup_71 0 3038(_comp vmuxregsre0002)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0002)
		)
	)
	(_inst DRIVEVCC 0 3041(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3045
		(_object
			(_prcs
				(line__3047(_arch 0 0 3047(_procedure_call (_trgt(8))(_sens(0)))))
				(line__3048(_arch 1 0 3048(_procedure_call (_trgt(9))(_sens(1)))))
				(line__3049(_arch 2 0 3049(_procedure_call (_trgt(10))(_sens(2)))))
				(line__3050(_arch 3 0 3050(_procedure_call (_trgt(11))(_sens(3)))))
				(line__3051(_arch 4 0 3051(_procedure_call (_trgt(13))(_sens(4)))))
				(line__3052(_arch 5 0 3052(_procedure_call (_trgt(15))(_sens(5)))))
			)
		)
	)
	(_block SignalDelay 0 3056
		(_object
			(_prcs
				(line__3058(_arch 6 0 3058(_procedure_call (_trgt(12))(_sens(11)))))
				(line__3059(_arch 7 0 3059(_procedure_call (_trgt(14))(_sens(13)))))
				(line__3060(_arch 8 0 3060(_procedure_call (_trgt(16))(_sens(15)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2967 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2968 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2969 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2970(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2970(_ent gms(_string \"SLICE_13"\))))
		(_gen (_int tipd_D0 -3 0 2972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 2973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 2976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 2978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 2979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2981(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2982 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2983 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2984 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2985 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 2986 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 2987 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 2988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2991 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 2993(_ent(_in))))
		(_port (_int C0 -5 0 2993(_ent(_in))))
		(_port (_int A0 -5 0 2993(_ent(_in))))
		(_port (_int DI0 -5 0 2994(_ent(_in))))
		(_port (_int CE -5 0 2994(_ent(_in))))
		(_port (_int CLK -5 0 2994(_ent(_in))))
		(_port (_int F0 -5 0 2995(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2995(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 3004(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3005(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3006(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3007(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3008(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 3009(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 3010(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3011(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3014(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3016(_arch(_uni))))
		(_sig (_int VCCI -5 0 3017(_arch(_uni))))
		(_var (_int F0_zd -5 0 3065(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3066(_prcs 0)))
		(_var (_int Q0_zd -5 0 3067(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3068(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3070(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3071(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 3072(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 3073(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 3063(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(12)(14)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 10 -1)
)
V 000050 55 1714          1463644337814 Structure
(_unit VHDL (lut40007 0 3165(structure 0 3173))
	(_version vc6)
	(_time 1463644337815 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 82d1d68d85d4d291878392ddd38182818584d18587)
	(_ent
		(_time 1463643915477)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3175(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111100000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111100000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3166(_ent(_in))))
		(_port (_int B -1 0 3166(_ent(_in))))
		(_port (_int C -1 0 3166(_ent(_in))))
		(_port (_int D -1 0 3166(_ent(_in))))
		(_port (_int Z -1 0 3167(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8606          1463644337827 Structure
(_unit VHDL (inst_lcd_sender_slice_14 0 3186(structure 0 3227))
	(_version vc6)
	(_time 1463644337828 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 91c29f9ec5c7c686c1c0d7cb939792979594c79692)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915493)
	)
	(_vital vital_level0)
	(_comp
		(lut40007
			(_object
				(_port (_int A -5 0 3258(_ent (_in))))
				(_port (_int B -5 0 3258(_ent (_in))))
				(_port (_int C -5 0 3258(_ent (_in))))
				(_port (_int D -5 0 3258(_ent (_in))))
				(_port (_int Z -5 0 3259(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 3253(_ent (_in))))
				(_port (_int D1 -5 0 3253(_ent (_in))))
				(_port (_int SD -5 0 3253(_ent (_in))))
				(_port (_int SP -5 0 3254(_ent (_in))))
				(_port (_int CK -5 0 3254(_ent (_in))))
				(_port (_int LSR -5 0 3254(_ent (_in))))
				(_port (_int Q -5 0 3255(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3247(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3250(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i238_4_lut 0 3262(_comp lut40007)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40007)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i3 0 3264(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 3267(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 3269(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_wr_48 0 3271(_comp vmuxregsre0004)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 3276
		(_object
			(_prcs
				(line__3278(_arch 0 0 3278(_procedure_call (_trgt(10))(_sens(0)))))
				(line__3279(_arch 1 0 3279(_procedure_call (_trgt(11))(_sens(1)))))
				(line__3280(_arch 2 0 3280(_procedure_call (_trgt(12))(_sens(2)))))
				(line__3281(_arch 3 0 3281(_procedure_call (_trgt(13))(_sens(3)))))
				(line__3282(_arch 4 0 3282(_procedure_call (_trgt(14))(_sens(4)))))
				(line__3283(_arch 5 0 3283(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3284(_arch 6 0 3284(_procedure_call (_trgt(18))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3288
		(_object
			(_prcs
				(line__3290(_arch 7 0 3290(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3291(_arch 8 0 3291(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3292(_arch 9 0 3292(_procedure_call (_trgt(19))(_sens(18)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3189 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3190 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3191 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3192(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3192(_ent gms(_string \"inst_lcd_sender_SLICE_14"\))))
		(_gen (_int tipd_D0 -3 0 3194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 3199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3201(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3202(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 3203(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3204(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3205(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 3206(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3207 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3208 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3209 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3210 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 3211 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 3212 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 3213 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3214 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3215 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3216 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 3218(_ent(_in))))
		(_port (_int C0 -5 0 3218(_ent(_in))))
		(_port (_int B0 -5 0 3218(_ent(_in))))
		(_port (_int A0 -5 0 3219(_ent(_in))))
		(_port (_int DI0 -5 0 3219(_ent(_in))))
		(_port (_int M1 -5 0 3219(_ent(_in))))
		(_port (_int CLK -5 0 3220(_ent(_in))))
		(_port (_int F0 -5 0 3220(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3220(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3221(_ent(_out)(_param_out))))
		(_sig (_int D0_ipd -5 0 3230(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3231(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 3232(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3233(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3234(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3235(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 3236(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 3237(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3238(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3239(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3240(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3241(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3242(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3244(_arch(_uni))))
		(_sig (_int GNDI -5 0 3245(_arch(_uni))))
		(_var (_int F0_zd -5 0 3297(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3298(_prcs 0)))
		(_var (_int Q0_zd -5 0 3299(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3300(_prcs 0)))
		(_var (_int Q1_zd -5 0 3301(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3302(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3304(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3305(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 3306(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 3307(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3308(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3309(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 3295(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(15)(17)(19)(20)(21)(22))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(12358)
		(12369)
		(12625)
	)
	(_model . Structure 11 -1)
)
V 000050 55 1714          1463644337843 Structure
(_unit VHDL (lut40008 0 3410(structure 0 3418))
	(_version vc6)
	(_time 1463644337844 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a1f2f5f7a5f7f1b2a4a0b1fef0a2a1a2a9a7f2a6a4)
	(_ent
		(_time 1463643915504)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3420(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3411(_ent(_in))))
		(_port (_int B -1 0 3411(_ent(_in))))
		(_port (_int C -1 0 3411(_ent(_in))))
		(_port (_int D -1 0 3411(_ent(_in))))
		(_port (_int Z -1 0 3412(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1714          1463644337859 Structure
(_unit VHDL (lut40009 0 3431(structure 0 3439))
	(_version vc6)
	(_time 1463644337860 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b0e3e4e5b5e6e0a3b5b1a0efe1b3b0b3b9b6e3b7b5)
	(_ent
		(_time 1463643915510)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3441(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000101010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000101010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3432(_ent(_in))))
		(_port (_int B -1 0 3432(_ent(_in))))
		(_port (_int C -1 0 3432(_ent(_in))))
		(_port (_int D -1 0 3432(_ent(_in))))
		(_port (_int Z -1 0 3433(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1923          1463644337872 Structure
(_unit VHDL (vmuxregsre0010 0 3452(structure 0 3461))
	(_version vc6)
	(_time 1463644337873 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c092c195949691d7c9c4d29a94c6c7c7c3c7c2c6c5)
	(_ent
		(_time 1463643915520)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3jy
			(_object
				(_type (_int ~STRING~1573 1 824(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 824(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 826(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 827(_ent (_in((i 1))))))
				(_port (_int sp -1 1 828(_ent (_in((i 1))))))
				(_port (_int ck -1 1 829(_ent (_in((i 1))))))
				(_port (_int sd -1 1 830(_ent (_in((i 1))))))
				(_port (_int pd -1 1 831(_ent (_in((i 1))))))
				(_port (_int q -1 1 832(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 3463(_comp .machxo2.components.fl1p3jy)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3jy)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 3453(_ent(_in))))
		(_port (_int D1 -1 0 3453(_ent(_in))))
		(_port (_int SD -1 0 3453(_ent(_in))))
		(_port (_int SP -1 0 3454(_ent(_in))))
		(_port (_int CK -1 0 3454(_ent(_in))))
		(_port (_int LSR -1 0 3454(_ent(_in))))
		(_port (_int Q -1 0 3455(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 9335          1463644337903 Structure
(_unit VHDL (slice_15 0 3474(structure 0 3519))
	(_version vc6)
	(_time 1463644337904 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code df8ddb8dda8882c98addca86d8dcdedcdad8dcd98c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915526)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 3546(_ent (_in))))
				(_port (_int B -5 0 3546(_ent (_in))))
				(_port (_int C -5 0 3546(_ent (_in))))
				(_port (_int D -5 0 3546(_ent (_in))))
				(_port (_int Z -5 0 3547(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3543(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -5 0 3550(_ent (_in))))
				(_port (_int B -5 0 3550(_ent (_in))))
				(_port (_int C -5 0 3550(_ent (_in))))
				(_port (_int D -5 0 3550(_ent (_in))))
				(_port (_int Z -5 0 3551(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 3554(_ent (_in))))
				(_port (_int D1 -5 0 3554(_ent (_in))))
				(_port (_int SD -5 0 3554(_ent (_in))))
				(_port (_int SP -5 0 3555(_ent (_in))))
				(_port (_int CK -5 0 3555(_ent (_in))))
				(_port (_int LSR -5 0 3555(_ent (_in))))
				(_port (_int Q -5 0 3556(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3540(_ent (_out))))
			)
		)
	)
	(_inst i707_2_lut_rep_9 0 3559(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 3561(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i287_2_lut_3_lut 0 3563(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i1 0 3565(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 3568(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3572
		(_object
			(_prcs
				(line__3574(_arch 0 0 3574(_procedure_call (_trgt(11))(_sens(0)))))
				(line__3575(_arch 1 0 3575(_procedure_call (_trgt(12))(_sens(1)))))
				(line__3576(_arch 2 0 3576(_procedure_call (_trgt(13))(_sens(2)))))
				(line__3577(_arch 3 0 3577(_procedure_call (_trgt(14))(_sens(3)))))
				(line__3578(_arch 4 0 3578(_procedure_call (_trgt(15))(_sens(4)))))
				(line__3579(_arch 5 0 3579(_procedure_call (_trgt(16))(_sens(5)))))
				(line__3580(_arch 6 0 3580(_procedure_call (_trgt(18))(_sens(6)))))
				(line__3581(_arch 7 0 3581(_procedure_call (_trgt(20))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 3585
		(_object
			(_prcs
				(line__3587(_arch 8 0 3587(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3588(_arch 9 0 3588(_procedure_call (_trgt(19))(_sens(18)))))
				(line__3589(_arch 10 0 3589(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3477 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3478 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3479 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3480(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3480(_ent gms(_string \"SLICE_15"\))))
		(_gen (_int tipd_D1 -3 0 3482(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 3483(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 3484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 3485(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3486(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 3490(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 3491(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 3492(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 3493(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3494(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3495(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3496 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3497 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3498 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3499 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3500 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3501 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3502 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3503 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3504 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3505 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3506 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3508 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 3510(_ent(_in))))
		(_port (_int C1 -5 0 3510(_ent(_in))))
		(_port (_int D0 -5 0 3510(_ent(_in))))
		(_port (_int C0 -5 0 3511(_ent(_in))))
		(_port (_int A0 -5 0 3511(_ent(_in))))
		(_port (_int DI0 -5 0 3511(_ent(_in))))
		(_port (_int LSR -5 0 3512(_ent(_in))))
		(_port (_int CLK -5 0 3512(_ent(_in))))
		(_port (_int F0 -5 0 3512(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3513(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3513(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 3522(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 3523(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 3524(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 3525(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3526(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3527(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3528(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3529(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3530(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3531(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3532(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3533(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3534(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3535(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3537(_arch(_uni))))
		(_sig (_int VCCI -5 0 3538(_arch(_uni))))
		(_var (_int F0_zd -5 0 3594(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3595(_prcs 0)))
		(_var (_int Q0_zd -5 0 3596(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3597(_prcs 0)))
		(_var (_int F1_zd -5 0 3598(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3599(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3601(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3602(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3603(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3604(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3605(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3606(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3607(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3608(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 3592(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(17)(19)(21)(22)(23)(24))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 12 -1)
)
V 000050 55 1714          1463644337921 Structure
(_unit VHDL (lut40011 0 3721(structure 0 3729))
	(_version vc6)
	(_time 1463644337922 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code efbcbbbdbcb9bffceaeeffb0beeceeeceee9bce8ea)
	(_ent
		(_time 1463643915536)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 3731(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 3722(_ent(_in))))
		(_port (_int B -1 0 3722(_ent(_in))))
		(_port (_int C -1 0 3722(_ent(_in))))
		(_port (_int D -1 0 3722(_ent(_in))))
		(_port (_int Z -1 0 3723(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 2302          1463644337937 Structure
(_unit VHDL (vmuxregsre0012 0 3742(structure 0 3751))
	(_version vc6)
	(_time 1463644337938 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code feacffaeffa8afe9f7ffeca4aaf8f9f9fdf9fcf8fb)
	(_ent
		(_time 1463643915542)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 3754(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 3756(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 3743(_ent(_in))))
		(_port (_int D1 -1 0 3743(_ent(_in))))
		(_port (_int SD -1 0 3743(_ent(_in))))
		(_port (_int SP -1 0 3744(_ent(_in))))
		(_port (_int CK -1 0 3744(_ent(_in))))
		(_port (_int LSR -1 0 3744(_ent(_in))))
		(_port (_int Q -1 0 3745(_ent(_out))))
		(_sig (_int GATE -1 0 3752(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 6990          1463644337952 Structure
(_unit VHDL (slice_16 0 3767(structure 0 3801))
	(_version vc6)
	(_time 1463644337953 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0e5c0508085953185f5d1b57090d0f0d08090d085d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915555)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 3822(_ent (_in))))
				(_port (_int B -5 0 3822(_ent (_in))))
				(_port (_int C -5 0 3822(_ent (_in))))
				(_port (_int D -5 0 3822(_ent (_in))))
				(_port (_int Z -5 0 3823(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3819(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 3826(_ent (_in))))
				(_port (_int D1 -5 0 3826(_ent (_in))))
				(_port (_int SD -5 0 3826(_ent (_in))))
				(_port (_int SP -5 0 3827(_ent (_in))))
				(_port (_int CK -5 0 3827(_ent (_in))))
				(_port (_int LSR -5 0 3827(_ent (_in))))
				(_port (_int Q -5 0 3828(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3816(_ent (_out))))
			)
		)
	)
	(_inst n1139_001_BUF1_BUF1 0 3831(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 3833(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i294 0 3835(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 3838(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 3842
		(_object
			(_prcs
				(line__3844(_arch 0 0 3844(_procedure_call (_trgt(5))(_sens(0)))))
				(line__3845(_arch 1 0 3845(_procedure_call (_trgt(7))(_sens(1)))))
				(line__3846(_arch 2 0 3846(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 3850
		(_object
			(_prcs
				(line__3852(_arch 3 0 3852(_procedure_call (_trgt(6))(_sens(5)))))
				(line__3853(_arch 4 0 3853(_procedure_call (_trgt(8))(_sens(7)))))
				(line__3854(_arch 5 0 3854(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3770 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3771 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3772 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3773(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3773(_ent gms(_string \"SLICE_16"\))))
		(_gen (_int tipd_DI0 -3 0 3775(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3777(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3778(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3779(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3780 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3781 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3782 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3783 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3784 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3785 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3786 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3787 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3788 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3789 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3792 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 3794(_ent(_in))))
		(_port (_int LSR -5 0 3794(_ent(_in))))
		(_port (_int CLK -5 0 3794(_ent(_in))))
		(_port (_int F0 -5 0 3795(_ent(_out))))
		(_port (_int Q0 -5 0 3795(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 3804(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3805(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3806(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3807(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 3808(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3809(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3810(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3811(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 3813(_arch(_uni))))
		(_sig (_int VCCI -5 0 3814(_arch(_uni))))
		(_var (_int Q0_zd -5 0 3858(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3859(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3861(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3862(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3863(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3864(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3865(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3866(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3867(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3868(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 3857(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 986           1463644337968 Structure
(_unit VHDL (inverter 0 3960(structure 0 3967))
	(_version vc6)
	(_time 1463644337969 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 1e4d1f191e484c081a190c454b181b191c1817184b)
	(_ent
		(_time 1463643915567)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 3969(_comp .machxo2.components.inv)
		(_port
			((a)(I))
			((z)(Z))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int I -1 0 3961(_ent(_in))))
		(_port (_int Z -1 0 3961(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 7306          1463644337974 Structure
(_unit VHDL (slice_18 0 3979(structure 0 4013))
	(_version vc6)
	(_time 1463644337975 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1e4c1519184943084e1c0b47191d1f1d16191d184d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915582)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4035(_ent (_in))))
				(_port (_int B -5 0 4035(_ent (_in))))
				(_port (_int C -5 0 4035(_ent (_in))))
				(_port (_int D -5 0 4035(_ent (_in))))
				(_port (_int Z -5 0 4036(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4032(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4039(_ent (_in))))
				(_port (_int D1 -5 0 4039(_ent (_in))))
				(_port (_int SD -5 0 4039(_ent (_in))))
				(_port (_int SP -5 0 4040(_ent (_in))))
				(_port (_int CK -5 0 4040(_ent (_in))))
				(_port (_int LSR -5 0 4040(_ent (_in))))
				(_port (_int Q -5 0 4041(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4029(_ent (_out))))
			)
		)
		(inverter
			(_object
				(_port (_int I -5 0 4044(_ent (_in))))
				(_port (_int Z -5 0 4044(_ent (_out))))
			)
		)
	)
	(_inst n1139_000_BUF1_BUF1 0 4047(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4049(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i298 0 4051(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4054(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst LSR_INVERTERIN 0 4056(_comp inverter)
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_ent . inverter)
		)
	)
	(_block WireDelay 0 4060
		(_object
			(_prcs
				(line__4062(_arch 0 0 4062(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4063(_arch 1 0 4063(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4064(_arch 2 0 4064(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4068
		(_object
			(_prcs
				(line__4070(_arch 3 0 4070(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4071(_arch 4 0 4071(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4072(_arch 5 0 4072(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3982 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3983 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3984 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3985(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3985(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_DI0 -3 0 3987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 3990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3991(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3994 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3995 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3996 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3997 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3998 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3999 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4000 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4002 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4003 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4004 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4006(_ent(_in))))
		(_port (_int LSR -5 0 4006(_ent(_in))))
		(_port (_int CLK -5 0 4006(_ent(_in))))
		(_port (_int F0 -5 0 4007(_ent(_out))))
		(_port (_int Q0 -5 0 4007(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4016(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4017(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4018(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4019(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4020(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4021(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4022(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4023(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4025(_arch(_uni))))
		(_sig (_int VCCI -5 0 4026(_arch(_uni))))
		(_sig (_int LSR_NOTIN -5 0 4027(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4076(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4077(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4079(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4080(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4081(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4082(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4083(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4084(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4085(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4086(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4075(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 7293          1463644337983 Structure
(_unit VHDL (slice_20 0 4178(structure 0 4212))
	(_version vc6)
	(_time 1463644337984 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2d7f26292a7a703b7d2f38742a2e2f2e2d2a2e2b7e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915588)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4234(_ent (_in))))
				(_port (_int B -5 0 4234(_ent (_in))))
				(_port (_int C -5 0 4234(_ent (_in))))
				(_port (_int D -5 0 4234(_ent (_in))))
				(_port (_int Z -5 0 4235(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4231(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4238(_ent (_in))))
				(_port (_int D1 -5 0 4238(_ent (_in))))
				(_port (_int SD -5 0 4238(_ent (_in))))
				(_port (_int SP -5 0 4239(_ent (_in))))
				(_port (_int CK -5 0 4239(_ent (_in))))
				(_port (_int LSR -5 0 4239(_ent (_in))))
				(_port (_int Q -5 0 4240(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4228(_ent (_out))))
			)
		)
		(inverter
			(_object
				(_port (_int I -5 0 4243(_ent (_in))))
				(_port (_int Z -5 0 4243(_ent (_out))))
			)
		)
	)
	(_inst m1_lut 0 4246(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4248(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i302 0 4250(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_NOTIN))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4253(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst LSR_INVERTERIN 0 4255(_comp inverter)
		(_port
			((I)(LSR_dly))
			((Z)(LSR_NOTIN))
		)
		(_use (_ent . inverter)
		)
	)
	(_block WireDelay 0 4259
		(_object
			(_prcs
				(line__4261(_arch 0 0 4261(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4262(_arch 1 0 4262(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4263(_arch 2 0 4263(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4267
		(_object
			(_prcs
				(line__4269(_arch 3 0 4269(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4270(_arch 4 0 4270(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4271(_arch 5 0 4271(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4181 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4182 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4183 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4184(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4184(_ent gms(_string \"SLICE_20"\))))
		(_gen (_int tipd_DI0 -3 0 4186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4190(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4191 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4194 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4195 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4196 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4197 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4198 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4199 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4200 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4201 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4202 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4203 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4205(_ent(_in))))
		(_port (_int LSR -5 0 4205(_ent(_in))))
		(_port (_int CLK -5 0 4205(_ent(_in))))
		(_port (_int F0 -5 0 4206(_ent(_out))))
		(_port (_int Q0 -5 0 4206(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4215(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4216(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4217(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4218(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4219(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4220(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4221(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4222(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4224(_arch(_uni))))
		(_sig (_int VCCI -5 0 4225(_arch(_uni))))
		(_sig (_int LSR_NOTIN -5 0 4226(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4275(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4276(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4278(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4279(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4280(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4281(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4282(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4283(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4284(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4285(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4274(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 6990          1463644337989 Structure
(_unit VHDL (slice_22 0 4377(structure 0 4411))
	(_version vc6)
	(_time 1463644337990 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 2d7f26292a7a703b7c7e38742a2e2f2e2f2a2e2b7e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915598)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4432(_ent (_in))))
				(_port (_int B -5 0 4432(_ent (_in))))
				(_port (_int C -5 0 4432(_ent (_in))))
				(_port (_int D -5 0 4432(_ent (_in))))
				(_port (_int Z -5 0 4433(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4429(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4436(_ent (_in))))
				(_port (_int D1 -5 0 4436(_ent (_in))))
				(_port (_int SD -5 0 4436(_ent (_in))))
				(_port (_int SP -5 0 4437(_ent (_in))))
				(_port (_int CK -5 0 4437(_ent (_in))))
				(_port (_int LSR -5 0 4437(_ent (_in))))
				(_port (_int Q -5 0 4438(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4426(_ent (_out))))
			)
		)
	)
	(_inst n1139_004_BUF1_BUF1 0 4441(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4443(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i306 0 4445(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4448(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4452
		(_object
			(_prcs
				(line__4454(_arch 0 0 4454(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4455(_arch 1 0 4455(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4456(_arch 2 0 4456(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4460
		(_object
			(_prcs
				(line__4462(_arch 3 0 4462(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4463(_arch 4 0 4463(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4464(_arch 5 0 4464(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4380 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4381 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4382 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4383(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4383(_ent gms(_string \"SLICE_22"\))))
		(_gen (_int tipd_DI0 -3 0 4385(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4386(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4387(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4388(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4389(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4390 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4391 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4392 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4393 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4394 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4395 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4396 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4397 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4398 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4399 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4400 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4401 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4402 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4404(_ent(_in))))
		(_port (_int LSR -5 0 4404(_ent(_in))))
		(_port (_int CLK -5 0 4404(_ent(_in))))
		(_port (_int F0 -5 0 4405(_ent(_out))))
		(_port (_int Q0 -5 0 4405(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4414(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4415(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4416(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4417(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4418(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4419(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4420(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4421(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4423(_arch(_uni))))
		(_sig (_int VCCI -5 0 4424(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4468(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4469(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4471(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4472(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4473(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4474(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4475(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4476(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4477(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4478(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4467(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 6990          1463644337999 Structure
(_unit VHDL (slice_24 0 4570(structure 0 4604))
	(_version vc6)
	(_time 1463644338000 2016.05.19 09:52:17)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 3d6f36383a6a602b6c6e28643a3e3f3e393a3e3b6e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915614)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 4625(_ent (_in))))
				(_port (_int B -5 0 4625(_ent (_in))))
				(_port (_int C -5 0 4625(_ent (_in))))
				(_port (_int D -5 0 4625(_ent (_in))))
				(_port (_int Z -5 0 4626(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4622(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4629(_ent (_in))))
				(_port (_int D1 -5 0 4629(_ent (_in))))
				(_port (_int SD -5 0 4629(_ent (_in))))
				(_port (_int SP -5 0 4630(_ent (_in))))
				(_port (_int CK -5 0 4630(_ent (_in))))
				(_port (_int LSR -5 0 4630(_ent (_in))))
				(_port (_int Q -5 0 4631(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4619(_ent (_out))))
			)
		)
	)
	(_inst n1139_003_BUF1_BUF1 0 4634(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 4636(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i310 0 4638(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4641(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4645
		(_object
			(_prcs
				(line__4647(_arch 0 0 4647(_procedure_call (_trgt(5))(_sens(0)))))
				(line__4648(_arch 1 0 4648(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4649(_arch 2 0 4649(_procedure_call (_trgt(9))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4653
		(_object
			(_prcs
				(line__4655(_arch 3 0 4655(_procedure_call (_trgt(6))(_sens(5)))))
				(line__4656(_arch 4 0 4656(_procedure_call (_trgt(8))(_sens(7)))))
				(line__4657(_arch 5 0 4657(_procedure_call (_trgt(10))(_sens(9)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4573 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4574 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4575 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4576(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4576(_ent gms(_string \"SLICE_24"\))))
		(_gen (_int tipd_DI0 -3 0 4578(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4579(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4580(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4581(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4582(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4583 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4584 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4585 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4586 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4587 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4588 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4589 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4590 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4591 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4592 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4593 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4594 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4595 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4597(_ent(_in))))
		(_port (_int LSR -5 0 4597(_ent(_in))))
		(_port (_int CLK -5 0 4597(_ent(_in))))
		(_port (_int F0 -5 0 4598(_ent(_out))))
		(_port (_int Q0 -5 0 4598(_ent(_out)(_param_out))))
		(_sig (_int DI0_ipd -5 0 4607(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4608(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4609(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4610(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4611(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4612(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4613(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4614(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4616(_arch(_uni))))
		(_sig (_int VCCI -5 0 4617(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4661(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4662(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4664(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4665(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4666(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4667(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4668(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4669(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4670(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4671(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4660(_prcs (_simple)(_trgt(3)(4))(_sens(6)(8)(10)(11)(12))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 1714          1463644338015 Structure
(_unit VHDL (lut40013 0 4763(structure 0 4771))
	(_version vc6)
	(_time 1463644338016 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 4c1f174f1a1a1c5f494d5c131d4f4d4f4f4a1f4b49)
	(_ent
		(_time 1463643915629)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4773(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4764(_ent(_in))))
		(_port (_int B -1 0 4764(_ent(_in))))
		(_port (_int C -1 0 4764(_ent(_in))))
		(_port (_int D -1 0 4764(_ent(_in))))
		(_port (_int Z -1 0 4765(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7522          1463644338028 Structure
(_unit VHDL (slice_26 0 4784(structure 0 4818))
	(_version vc6)
	(_time 1463644338029 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 5c0e575f5c0b014a0c5c49055b5f5e5f5a5b5f5a0f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915645)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -5 0 4849(_ent (_in))))
				(_port (_int B -5 0 4849(_ent (_in))))
				(_port (_int C -5 0 4849(_ent (_in))))
				(_port (_int D -5 0 4849(_ent (_in))))
				(_port (_int Z -5 0 4850(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4837(_ent (_out))))
			)
		)
		(lut40011
			(_object
				(_port (_int A -5 0 4840(_ent (_in))))
				(_port (_int B -5 0 4840(_ent (_in))))
				(_port (_int C -5 0 4840(_ent (_in))))
				(_port (_int D -5 0 4840(_ent (_in))))
				(_port (_int Z -5 0 4841(_ent (_out))))
			)
		)
		(vmuxregsre0012
			(_object
				(_port (_int D0 -5 0 4844(_ent (_in))))
				(_port (_int D1 -5 0 4844(_ent (_in))))
				(_port (_int SD -5 0 4844(_ent (_in))))
				(_port (_int SP -5 0 4845(_ent (_in))))
				(_port (_int CK -5 0 4845(_ent (_in))))
				(_port (_int LSR -5 0 4845(_ent (_in))))
				(_port (_int Q -5 0 4846(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4834(_ent (_out))))
			)
		)
	)
	(_inst i1 0 4853(_comp lut40013)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst DRIVEGND 0 4855(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst n1139_002_BUF1_BUF1 0 4857(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i314 0 4859(_comp vmuxregsre0012)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0012)
		)
	)
	(_inst DRIVEVCC 0 4862(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 4866
		(_object
			(_prcs
				(line__4868(_arch 0 0 4868(_procedure_call (_trgt(6))(_sens(0)))))
				(line__4869(_arch 1 0 4869(_procedure_call (_trgt(8))(_sens(1)))))
				(line__4870(_arch 2 0 4870(_procedure_call (_trgt(10))(_sens(2)))))
			)
		)
	)
	(_block SignalDelay 0 4874
		(_object
			(_prcs
				(line__4876(_arch 3 0 4876(_procedure_call (_trgt(7))(_sens(6)))))
				(line__4877(_arch 4 0 4877(_procedure_call (_trgt(9))(_sens(8)))))
				(line__4878(_arch 5 0 4878(_procedure_call (_trgt(11))(_sens(10)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4787 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4788 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4789 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4790(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4790(_ent gms(_string \"SLICE_26"\))))
		(_gen (_int tipd_DI0 -3 0 4792(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4793(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4794(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 4795(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4796(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4797 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4798 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4799 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4800 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4801 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4802 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4803 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4804 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4805 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4806 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4807 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4808 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4809 \0 ns\ (_ent((ns 0)))))
		(_port (_int DI0 -5 0 4811(_ent(_in))))
		(_port (_int LSR -5 0 4811(_ent(_in))))
		(_port (_int CLK -5 0 4811(_ent(_in))))
		(_port (_int F0 -5 0 4812(_ent(_out))))
		(_port (_int Q0 -5 0 4812(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 4812(_ent(_out))))
		(_sig (_int DI0_ipd -5 0 4821(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4822(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4823(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4824(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int CLK_ipd -5 0 4825(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4827(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4828(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 4829(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 4831(_arch(_uni))))
		(_sig (_int VCCI -5 0 4832(_arch(_uni))))
		(_var (_int Q0_zd -5 0 4882(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4883(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4885(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4886(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4887(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4888(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4889(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4890(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4891(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4892(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 4881(_prcs (_simple)(_trgt(3)(4)(5))(_sens(7)(9)(11)(12)(13)(14))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12369)
	)
	(_model . Structure 7 -1)
)
V 000050 55 1714          1463644338044 Structure
(_unit VHDL (lut40014 0 4985(structure 0 4993))
	(_version vc6)
	(_time 1463644338045 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6c3f376d3a3a3c7f696d7c333d6f6d6f686a3f6b69)
	(_ent
		(_time 1463643915660)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 4995(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 4986(_ent(_in))))
		(_port (_int B -1 0 4986(_ent(_in))))
		(_port (_int C -1 0 4986(_ent(_in))))
		(_port (_int D -1 0 4986(_ent(_in))))
		(_port (_int Z -1 0 4987(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1925          1463644338050 Structure
(_unit VHDL (vmuxregsre0015 0 5006(structure 0 5015))
	(_version vc6)
	(_time 1463644338051 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 6c3e626c6b3a3d7b65687e36386a6b6b6f6b6e6a69)
	(_ent
		(_time 1463643915666)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 5017(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5007(_ent(_in))))
		(_port (_int D1 -1 0 5007(_ent(_in))))
		(_port (_int SD -1 0 5007(_ent(_in))))
		(_port (_int SP -1 0 5008(_ent(_in))))
		(_port (_int CK -1 0 5008(_ent(_in))))
		(_port (_int LSR -1 0 5008(_ent(_in))))
		(_port (_int Q -1 0 5009(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 5921          1463644338061 Structure
(_unit VHDL (slice_27 0 5028(structure 0 5053))
	(_version vc6)
	(_time 1463644338062 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7b29707a7a2c266d70786e227c7879787c7c787d28)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915676)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 5072(_ent (_in))))
				(_port (_int B -5 0 5072(_ent (_in))))
				(_port (_int C -5 0 5072(_ent (_in))))
				(_port (_int D -5 0 5072(_ent (_in))))
				(_port (_int Z -5 0 5073(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5069(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -5 0 5076(_ent (_in))))
				(_port (_int B -5 0 5076(_ent (_in))))
				(_port (_int C -5 0 5076(_ent (_in))))
				(_port (_int D -5 0 5076(_ent (_in))))
				(_port (_int Z -5 0 5077(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 5080(_ent (_in))))
				(_port (_int D1 -5 0 5080(_ent (_in))))
				(_port (_int SD -5 0 5080(_ent (_in))))
				(_port (_int SP -5 0 5081(_ent (_in))))
				(_port (_int CK -5 0 5081(_ent (_in))))
				(_port (_int LSR -5 0 5081(_ent (_in))))
				(_port (_int Q -5 0 5082(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5066(_ent (_out))))
			)
		)
	)
	(_inst i2 0 5085(_comp lut40011)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst DRIVEGND 0 5087(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut 0 5089(_comp lut40014)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_inst FSM_lcd_arbiter_i3_315_316_set 0 5091(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 5094(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 5098
		(_object
			(_prcs
				(line__5100(_arch 0 0 5100(_procedure_call (_trgt(6))(_sens(0)))))
				(line__5101(_arch 1 0 5101(_procedure_call (_trgt(7))(_sens(1)))))
				(line__5102(_arch 2 0 5102(_procedure_call (_trgt(8))(_sens(2)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5031 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5032 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5033 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5034(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5034(_ent(_string \"SLICE_27"\))))
		(_gen (_int tipd_D0 -3 0 5036(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5039(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5042 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5043 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5044 \0 ns\ (_ent((ns 0)))))
		(_port (_int D0 -5 0 5046(_ent(_in))))
		(_port (_int B0 -5 0 5046(_ent(_in))))
		(_port (_int LSR -5 0 5046(_ent(_in))))
		(_port (_int F0 -5 0 5047(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5047(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5047(_ent(_out))))
		(_sig (_int D0_ipd -5 0 5056(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 5057(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 5058(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5059(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5060(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5061(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 5063(_arch(_uni))))
		(_sig (_int VCCI -5 0 5064(_arch(_uni))))
		(_var (_int F0_zd -5 0 5106(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 5107(_prcs 0)))
		(_var (_int Q0_zd -5 0 5108(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 5109(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 5111(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 5112(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 3 0 5105(_prcs (_simple)(_trgt(3)(4)(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 4 -1)
)
V 000050 55 1714          1463644338077 Structure
(_unit VHDL (lut40016 0 5164(structure 0 5172))
	(_version vc6)
	(_time 1463644338078 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 8bd8d084dcdddb988e8a9bd4da888a888d8dd88c8e)
	(_ent
		(_time 1463643915692)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5174(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0010000010100000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0010000010100000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5165(_ent(_in))))
		(_port (_int B -1 0 5165(_ent(_in))))
		(_port (_int C -1 0 5165(_ent(_in))))
		(_port (_int D -1 0 5165(_ent(_in))))
		(_port (_int Z -1 0 5166(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1714          1463644338091 Structure
(_unit VHDL (lut40017 0 5185(structure 0 5193))
	(_version vc6)
	(_time 1463644338092 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9ac9c194ceccca899f9b8ac5cb999b999d9cc99d9f)
	(_ent
		(_time 1463643915698)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5195(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110011001101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110011001101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5186(_ent(_in))))
		(_port (_int B -1 0 5186(_ent(_in))))
		(_port (_int C -1 0 5186(_ent(_in))))
		(_port (_int D -1 0 5186(_ent(_in))))
		(_port (_int Z -1 0 5187(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1249          1463644338097 Structure
(_unit VHDL (selmux2 0 5206(structure 0 5214))
	(_version vc6)
	(_time 1463644338098 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 9ac89195cecd9d8ccf9c8fc1c399989d999c9f9cc9)
	(_ent
		(_time 1463643915707)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.mux21
			(_object
				(_port (_int d0 -1 1 1034(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 1035(_ent (_in((i 1))))))
				(_port (_int sd -1 1 1036(_ent (_in((i 1))))))
				(_port (_int z -1 1 1037(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 5216(_comp .machxo2.components.mux21)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_ent machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5207(_ent(_in))))
		(_port (_int D1 -1 0 5207(_ent(_in))))
		(_port (_int SD -1 0 5207(_ent(_in))))
		(_port (_int Z -1 0 5208(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 6498          1463644338108 Structure
(_unit VHDL (i832_slice_28 0 5226(structure 0 5262))
	(_version vc6)
	(_time 1463644338109 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code aaf9abf8f3f8fdb9a0faecf1f8acf9aca3aca9acaf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915713)
	)
	(_vital vital_level0)
	(_comp
		(lut40016
			(_object
				(_port (_int A -4 0 5279(_ent (_in))))
				(_port (_int B -4 0 5279(_ent (_in))))
				(_port (_int C -4 0 5279(_ent (_in))))
				(_port (_int D -4 0 5279(_ent (_in))))
				(_port (_int Z -4 0 5280(_ent (_out))))
			)
		)
		(lut40017
			(_object
				(_port (_int A -4 0 5283(_ent (_in))))
				(_port (_int B -4 0 5283(_ent (_in))))
				(_port (_int C -4 0 5283(_ent (_in))))
				(_port (_int D -4 0 5283(_ent (_in))))
				(_port (_int Z -4 0 5284(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 5287(_ent (_in))))
				(_port (_int D1 -4 0 5287(_ent (_in))))
				(_port (_int SD -4 0 5287(_ent (_in))))
				(_port (_int Z -4 0 5288(_ent (_out))))
			)
		)
	)
	(_inst i832_SLICE_28_K1 0 5291(_comp lut40016)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i832_SLICE_28_i832_SLICE_28_K1_H1))
		)
		(_use (_ent . lut40016)
		)
	)
	(_inst i832_GATE 0 5294(_comp lut40017)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i832_SLICE_28_i832_GATE_H0))
		)
		(_use (_ent . lut40017)
		)
	)
	(_inst i832_SLICE_28_K0K1MUX 0 5297(_comp selmux2)
		(_port
			((D0)(i832_SLICE_28_i832_GATE_H0))
			((D1)(i832_SLICE_28_i832_SLICE_28_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 5302
		(_object
			(_prcs
				(line__5304(_arch 0 0 5304(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5305(_arch 1 0 5305(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5306(_arch 2 0 5306(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5307(_arch 3 0 5307(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5308(_arch 4 0 5308(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5309(_arch 5 0 5309(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5310(_arch 6 0 5310(_procedure_call (_trgt(16))(_sens(6)))))
				(line__5311(_arch 7 0 5311(_procedure_call (_trgt(17))(_sens(7)))))
				(line__5312(_arch 8 0 5312(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5229 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5230 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5231 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5232(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5232(_ent(_string \"i832_SLICE_28"\))))
		(_gen (_int tipd_D1 -3 0 5234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5235(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5236(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5237(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5238(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5239(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5240(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5241(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5242(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 5243(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 5244(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 5245(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 5246(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 5247(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 5248(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 5249(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 5250(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 5251(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5253(_ent(_in))))
		(_port (_int C1 -4 0 5253(_ent(_in))))
		(_port (_int B1 -4 0 5253(_ent(_in))))
		(_port (_int A1 -4 0 5254(_ent(_in))))
		(_port (_int D0 -4 0 5254(_ent(_in))))
		(_port (_int C0 -4 0 5254(_ent(_in))))
		(_port (_int B0 -4 0 5255(_ent(_in))))
		(_port (_int A0 -4 0 5255(_ent(_in))))
		(_port (_int M0 -4 0 5255(_ent(_in))))
		(_port (_int OFX0 -4 0 5256(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5265(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5266(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 5267(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5268(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5269(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5270(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5271(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5272(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 5273(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 5274(_arch(_uni((i 1))))))
		(_sig (_int i832_SLICE_28_i832_SLICE_28_K1_H1 -4 0 5276(_arch(_uni))))
		(_sig (_int i832_SLICE_28_i832_GATE_H0 -4 0 5277(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 5317(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 5318(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 5315(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
V 000050 55 1714          1463644338124 Structure
(_unit VHDL (lut40018 0 5371(structure 0 5379))
	(_version vc6)
	(_time 1463644338125 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code bae9e1efeeeceaa9bfbbaae5ebb9bbb9b2bce9bdbf)
	(_ent
		(_time 1463643915723)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5381(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5372(_ent(_in))))
		(_port (_int B -1 0 5372(_ent(_in))))
		(_port (_int C -1 0 5372(_ent(_in))))
		(_port (_int D -1 0 5372(_ent(_in))))
		(_port (_int Z -1 0 5373(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1714          1463644338130 Structure
(_unit VHDL (lut40019 0 5392(structure 0 5400))
	(_version vc6)
	(_time 1463644338131 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code bae9e1efeeeceaa9bfbbaae5ebb9bbb9b3bce9bdbf)
	(_ent
		(_time 1463643915729)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5402(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110011001001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110011001001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5393(_ent(_in))))
		(_port (_int B -1 0 5393(_ent(_in))))
		(_port (_int C -1 0 5393(_ent(_in))))
		(_port (_int D -1 0 5393(_ent(_in))))
		(_port (_int Z -1 0 5394(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 6498          1463644338137 Structure
(_unit VHDL (i828_slice_29 0 5413(structure 0 5449))
	(_version vc6)
	(_time 1463644338138 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code c99ac899c89b9fdac9998f929bcf9acfc0cfcacfcc)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915738)
	)
	(_vital vital_level0)
	(_comp
		(lut40018
			(_object
				(_port (_int A -4 0 5470(_ent (_in))))
				(_port (_int B -4 0 5470(_ent (_in))))
				(_port (_int C -4 0 5470(_ent (_in))))
				(_port (_int D -4 0 5470(_ent (_in))))
				(_port (_int Z -4 0 5471(_ent (_out))))
			)
		)
		(lut40019
			(_object
				(_port (_int A -4 0 5474(_ent (_in))))
				(_port (_int B -4 0 5474(_ent (_in))))
				(_port (_int C -4 0 5474(_ent (_in))))
				(_port (_int D -4 0 5474(_ent (_in))))
				(_port (_int Z -4 0 5475(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 5466(_ent (_in))))
				(_port (_int D1 -4 0 5466(_ent (_in))))
				(_port (_int SD -4 0 5466(_ent (_in))))
				(_port (_int Z -4 0 5467(_ent (_out))))
			)
		)
	)
	(_inst i828_SLICE_29_K1 0 5478(_comp lut40018)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i828_SLICE_29_i828_SLICE_29_K1_H1))
		)
		(_use (_ent . lut40018)
		)
	)
	(_inst i828_GATE 0 5481(_comp lut40019)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i828_SLICE_29_i828_GATE_H0))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst i828_SLICE_29_K0K1MUX 0 5484(_comp selmux2)
		(_port
			((D0)(i828_SLICE_29_i828_GATE_H0))
			((D1)(i828_SLICE_29_i828_SLICE_29_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 5489
		(_object
			(_prcs
				(line__5491(_arch 0 0 5491(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5492(_arch 1 0 5492(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5493(_arch 2 0 5493(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5494(_arch 3 0 5494(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5495(_arch 4 0 5495(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5496(_arch 5 0 5496(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5497(_arch 6 0 5497(_procedure_call (_trgt(16))(_sens(6)))))
				(line__5498(_arch 7 0 5498(_procedure_call (_trgt(17))(_sens(7)))))
				(line__5499(_arch 8 0 5499(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5416 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5417 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5418 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5419(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5419(_ent(_string \"i828_SLICE_29"\))))
		(_gen (_int tipd_D1 -3 0 5421(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5422(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5423(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5424(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5425(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5426(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5427(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5428(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 5429(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 5430(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 5431(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 5432(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 5433(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 5434(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 5435(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 5436(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 5437(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 5438(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5440(_ent(_in))))
		(_port (_int C1 -4 0 5440(_ent(_in))))
		(_port (_int B1 -4 0 5440(_ent(_in))))
		(_port (_int A1 -4 0 5441(_ent(_in))))
		(_port (_int D0 -4 0 5441(_ent(_in))))
		(_port (_int C0 -4 0 5441(_ent(_in))))
		(_port (_int B0 -4 0 5442(_ent(_in))))
		(_port (_int A0 -4 0 5442(_ent(_in))))
		(_port (_int M0 -4 0 5442(_ent(_in))))
		(_port (_int OFX0 -4 0 5443(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5452(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5453(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 5454(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5455(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5456(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5457(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5458(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5459(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 5460(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 5461(_arch(_uni((i 1))))))
		(_sig (_int i828_SLICE_29_i828_SLICE_29_K1_H1 -4 0 5463(_arch(_uni))))
		(_sig (_int i828_SLICE_29_i828_GATE_H0 -4 0 5464(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 5504(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 5505(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 5502(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
V 000050 55 1714          1463644338143 Structure
(_unit VHDL (lut40020 0 5558(structure 0 5566))
	(_version vc6)
	(_time 1463644338144 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c99a929dc59f99daccc8d99698cacbcac9cf9acecc)
	(_ent
		(_time 1463643915744)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5568(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000100010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000100010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5559(_ent(_in))))
		(_port (_int B -1 0 5559(_ent(_in))))
		(_port (_int C -1 0 5559(_ent(_in))))
		(_port (_int D -1 0 5559(_ent(_in))))
		(_port (_int Z -1 0 5560(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1714          1463644338149 Structure
(_unit VHDL (lut40021 0 5579(structure 0 5587))
	(_version vc6)
	(_time 1463644338152 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code d98a828ad58f89cadcd8c98688dadbdad8df8adedc)
	(_ent
		(_time 1463643915758)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5589(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010101000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010101000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5580(_ent(_in))))
		(_port (_int B -1 0 5580(_ent(_in))))
		(_port (_int C -1 0 5580(_ent(_in))))
		(_port (_int D -1 0 5580(_ent(_in))))
		(_port (_int Z -1 0 5581(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7355          1463644338157 Structure
(_unit VHDL (slice_30 0 5600(structure 0 5635))
	(_version vc6)
	(_time 1463644338158 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code d98bd28b838e84cf8b8ecc80dedadadad9dedadf8a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915764)
	)
	(_vital vital_level0)
	(_comp
		(lut40020
			(_object
				(_port (_int A -5 0 5663(_ent (_in))))
				(_port (_int B -5 0 5663(_ent (_in))))
				(_port (_int C -5 0 5663(_ent (_in))))
				(_port (_int D -5 0 5663(_ent (_in))))
				(_port (_int Z -5 0 5664(_ent (_out))))
			)
		)
		(lut40021
			(_object
				(_port (_int A -5 0 5667(_ent (_in))))
				(_port (_int B -5 0 5667(_ent (_in))))
				(_port (_int C -5 0 5667(_ent (_in))))
				(_port (_int D -5 0 5667(_ent (_in))))
				(_port (_int Z -5 0 5668(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5655(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 5658(_ent (_in))))
				(_port (_int D1 -5 0 5658(_ent (_in))))
				(_port (_int SD -5 0 5658(_ent (_in))))
				(_port (_int SP -5 0 5659(_ent (_in))))
				(_port (_int CK -5 0 5659(_ent (_in))))
				(_port (_int LSR -5 0 5659(_ent (_in))))
				(_port (_int Q -5 0 5660(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5652(_ent (_out))))
			)
		)
	)
	(_inst i725_1_lut_3_lut_4_lut 0 5671(_comp lut40020)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40020)
		)
	)
	(_inst i690_2_lut_rep_13 0 5673(_comp lut40021)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40021)
		)
	)
	(_inst DRIVEGND 0 5675(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_i2_311_312_set 0 5677(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 5680(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 5684
		(_object
			(_prcs
				(line__5686(_arch 0 0 5686(_procedure_call (_trgt(10))(_sens(0)))))
				(line__5687(_arch 1 0 5687(_procedure_call (_trgt(11))(_sens(1)))))
				(line__5688(_arch 2 0 5688(_procedure_call (_trgt(12))(_sens(2)))))
				(line__5689(_arch 3 0 5689(_procedure_call (_trgt(13))(_sens(3)))))
				(line__5690(_arch 4 0 5690(_procedure_call (_trgt(14))(_sens(4)))))
				(line__5691(_arch 5 0 5691(_procedure_call (_trgt(15))(_sens(5)))))
				(line__5692(_arch 6 0 5692(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5604 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5605 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5606(_ent(_string \"SLICE_30"\))))
		(_gen (_int tipd_D1 -3 0 5608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5612(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5622 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5623 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5624 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5626(_ent(_in))))
		(_port (_int C1 -5 0 5626(_ent(_in))))
		(_port (_int B1 -5 0 5626(_ent(_in))))
		(_port (_int A1 -5 0 5627(_ent(_in))))
		(_port (_int D0 -5 0 5627(_ent(_in))))
		(_port (_int A0 -5 0 5627(_ent(_in))))
		(_port (_int LSR -5 0 5628(_ent(_in))))
		(_port (_int F0 -5 0 5628(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5628(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5629(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 5638(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 5639(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 5640(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 5641(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 5642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 5643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 5644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5645(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5646(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5647(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 5649(_arch(_uni))))
		(_sig (_int VCCI -5 0 5650(_arch(_uni))))
		(_var (_int F0_zd -5 0 5697(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 5698(_prcs 0)))
		(_var (_int Q0_zd -5 0 5699(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 5700(_prcs 0)))
		(_var (_int F1_zd -5 0 5701(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 5702(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 5704(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 5705(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 5695(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
V 000050 55 1714          1463644338171 Structure
(_unit VHDL (lut40022 0 5773(structure 0 5781))
	(_version vc6)
	(_time 1463644338172 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e8bbb3bae5beb8fbede9f8b7b9ebeaebeaeebbefed)
	(_ent
		(_time 1463643915774)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5783(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110011101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110011101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5774(_ent(_in))))
		(_port (_int B -1 0 5774(_ent(_in))))
		(_port (_int C -1 0 5774(_ent(_in))))
		(_port (_int D -1 0 5774(_ent(_in))))
		(_port (_int Z -1 0 5775(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5341          1463644338186 Structure
(_unit VHDL (slice_31 0 5794(structure 0 5823))
	(_version vc6)
	(_time 1463644338187 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f8aaf3a8a3afa5eefcaceda1fffbfbfbf9fffbfeab)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915780)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -4 0 5840(_ent (_in))))
				(_port (_int B -4 0 5840(_ent (_in))))
				(_port (_int C -4 0 5840(_ent (_in))))
				(_port (_int D -4 0 5840(_ent (_in))))
				(_port (_int Z -4 0 5841(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5837(_ent (_out))))
			)
		)
		(lut40022
			(_object
				(_port (_int A -4 0 5844(_ent (_in))))
				(_port (_int B -4 0 5844(_ent (_in))))
				(_port (_int C -4 0 5844(_ent (_in))))
				(_port (_int D -4 0 5844(_ent (_in))))
				(_port (_int Z -4 0 5845(_ent (_out))))
			)
		)
	)
	(_inst i715_2_lut_rep_12 0 5848(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 5850(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i724_3_lut_rep_6_4_lut 0 5852(_comp lut40022)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40022)
		)
	)
	(_block WireDelay 0 5856
		(_object
			(_prcs
				(line__5858(_arch 0 0 5858(_procedure_call (_trgt(8))(_sens(0)))))
				(line__5859(_arch 1 0 5859(_procedure_call (_trgt(9))(_sens(1)))))
				(line__5860(_arch 2 0 5860(_procedure_call (_trgt(10))(_sens(2)))))
				(line__5861(_arch 3 0 5861(_procedure_call (_trgt(11))(_sens(3)))))
				(line__5862(_arch 4 0 5862(_procedure_call (_trgt(12))(_sens(4)))))
				(line__5863(_arch 5 0 5863(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5797 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5798 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5799 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5800(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5800(_ent(_string \"SLICE_31"\))))
		(_gen (_int tipd_D1 -3 0 5802(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5803(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5804(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5805(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5806(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5807(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5808(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5809(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5810(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5813(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 5815(_ent(_in))))
		(_port (_int C1 -4 0 5815(_ent(_in))))
		(_port (_int D0 -4 0 5815(_ent(_in))))
		(_port (_int C0 -4 0 5816(_ent(_in))))
		(_port (_int B0 -4 0 5816(_ent(_in))))
		(_port (_int A0 -4 0 5816(_ent(_in))))
		(_port (_int F0 -4 0 5817(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 5817(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 5826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 5827(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 5828(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 5829(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 5830(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 5831(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 5832(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 5833(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5835(_arch(_uni))))
		(_var (_int F0_zd -4 0 5868(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 5869(_prcs 0)))
		(_var (_int F1_zd -4 0 5870(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 5871(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 5866(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
V 000050 55 1714          1463644338217 Structure
(_unit VHDL (lut40023 0 5920(structure 0 5928))
	(_version vc6)
	(_time 1463644338218 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 17444d111541470412160748461415141411441012)
	(_ent
		(_time 1463643915789)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5930(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5921(_ent(_in))))
		(_port (_int B -1 0 5921(_ent(_in))))
		(_port (_int C -1 0 5921(_ent(_in))))
		(_port (_int D -1 0 5921(_ent(_in))))
		(_port (_int Z -1 0 5922(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1714          1463644338223 Structure
(_unit VHDL (lut40024 0 5941(structure 0 5949))
	(_version vc6)
	(_time 1463644338224 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 17444d111541470412160748461415141311441012)
	(_ent
		(_time 1463643915795)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5951(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5942(_ent(_in))))
		(_port (_int B -1 0 5942(_ent(_in))))
		(_port (_int C -1 0 5942(_ent(_in))))
		(_port (_int D -1 0 5942(_ent(_in))))
		(_port (_int Z -1 0 5943(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7973          1463644338246 Structure
(_unit VHDL (slice_32 0 5962(structure 0 6001))
	(_version vc6)
	(_time 1463644338247 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 36643c3363616b206738236f313535353431353065)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915805)
	)
	(_vital vital_level0)
	(_comp
		(lut40023
			(_object
				(_port (_int A -5 0 6031(_ent (_in))))
				(_port (_int B -5 0 6031(_ent (_in))))
				(_port (_int C -5 0 6031(_ent (_in))))
				(_port (_int D -5 0 6031(_ent (_in))))
				(_port (_int Z -5 0 6032(_ent (_out))))
			)
		)
		(lut40024
			(_object
				(_port (_int A -5 0 6035(_ent (_in))))
				(_port (_int B -5 0 6035(_ent (_in))))
				(_port (_int C -5 0 6035(_ent (_in))))
				(_port (_int D -5 0 6035(_ent (_in))))
				(_port (_int Z -5 0 6036(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6026(_ent (_in))))
				(_port (_int D1 -5 0 6026(_ent (_in))))
				(_port (_int SD -5 0 6026(_ent (_in))))
				(_port (_int SP -5 0 6027(_ent (_in))))
				(_port (_int CK -5 0 6027(_ent (_in))))
				(_port (_int LSR -5 0 6027(_ent (_in))))
				(_port (_int Q -5 0 6028(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6023(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6020(_ent (_out))))
			)
		)
	)
	(_inst i6_4_lut 0 6039(_comp lut40023)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40023)
		)
	)
	(_inst i5_4_lut 0 6041(_comp lut40024)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40024)
		)
	)
	(_inst FSM_lcd_arbiter_i1_307_308_set 0 6043(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 6046(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 6048(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6052
		(_object
			(_prcs
				(line__6054(_arch 0 0 6054(_procedure_call (_trgt(12))(_sens(0)))))
				(line__6055(_arch 1 0 6055(_procedure_call (_trgt(13))(_sens(1)))))
				(line__6056(_arch 2 0 6056(_procedure_call (_trgt(14))(_sens(2)))))
				(line__6057(_arch 3 0 6057(_procedure_call (_trgt(15))(_sens(3)))))
				(line__6058(_arch 4 0 6058(_procedure_call (_trgt(16))(_sens(4)))))
				(line__6059(_arch 5 0 6059(_procedure_call (_trgt(17))(_sens(5)))))
				(line__6060(_arch 6 0 6060(_procedure_call (_trgt(18))(_sens(6)))))
				(line__6061(_arch 7 0 6061(_procedure_call (_trgt(19))(_sens(7)))))
				(line__6062(_arch 8 0 6062(_procedure_call (_trgt(20))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5965 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5966 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5967 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5968(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5968(_ent(_string \"SLICE_32"\))))
		(_gen (_int tipd_D1 -3 0 5970(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5971(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5972(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5982(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5983(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5984(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5985(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5986(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 5987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 5988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5990 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5992(_ent(_in))))
		(_port (_int C1 -5 0 5992(_ent(_in))))
		(_port (_int B1 -5 0 5992(_ent(_in))))
		(_port (_int A1 -5 0 5993(_ent(_in))))
		(_port (_int D0 -5 0 5993(_ent(_in))))
		(_port (_int C0 -5 0 5993(_ent(_in))))
		(_port (_int B0 -5 0 5994(_ent(_in))))
		(_port (_int A0 -5 0 5994(_ent(_in))))
		(_port (_int LSR -5 0 5994(_ent(_in))))
		(_port (_int F0 -5 0 5995(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5995(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5995(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6004(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6005(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6006(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6008(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6009(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6010(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6011(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6013(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6014(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6015(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6017(_arch(_uni))))
		(_sig (_int VCCI -5 0 6018(_arch(_uni))))
		(_var (_int F0_zd -5 0 6067(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6068(_prcs 0)))
		(_var (_int Q0_zd -5 0 6069(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6070(_prcs 0)))
		(_var (_int F1_zd -5 0 6071(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6072(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6074(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6075(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 6065(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
V 000050 55 1714          1463644338252 Structure
(_unit VHDL (lut40025 0 6149(structure 0 6157))
	(_version vc6)
	(_time 1463644338253 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 36656c323560662533372669673534353330653133)
	(_ent
		(_time 1463643915816)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6159(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111100111011001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111100111011001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6150(_ent(_in))))
		(_port (_int B -1 0 6150(_ent(_in))))
		(_port (_int C -1 0 6150(_ent(_in))))
		(_port (_int D -1 0 6150(_ent(_in))))
		(_port (_int Z -1 0 6151(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7376          1463644338264 Structure
(_unit VHDL (slice_33 0 6170(structure 0 6205))
	(_version vc6)
	(_time 1463644338265 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 46144c4413111b501411531f414545454541454015)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915822)
	)
	(_vital vital_level0)
	(_comp
		(lut40008
			(_object
				(_port (_int A -5 0 6228(_ent (_in))))
				(_port (_int B -5 0 6228(_ent (_in))))
				(_port (_int C -5 0 6228(_ent (_in))))
				(_port (_int D -5 0 6228(_ent (_in))))
				(_port (_int Z -5 0 6229(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6225(_ent (_out))))
			)
		)
		(lut40025
			(_object
				(_port (_int A -5 0 6237(_ent (_in))))
				(_port (_int B -5 0 6237(_ent (_in))))
				(_port (_int C -5 0 6237(_ent (_in))))
				(_port (_int D -5 0 6237(_ent (_in))))
				(_port (_int Z -5 0 6238(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6232(_ent (_in))))
				(_port (_int D1 -5 0 6232(_ent (_in))))
				(_port (_int SD -5 0 6232(_ent (_in))))
				(_port (_int SP -5 0 6233(_ent (_in))))
				(_port (_int CK -5 0 6233(_ent (_in))))
				(_port (_int LSR -5 0 6233(_ent (_in))))
				(_port (_int Q -5 0 6234(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6222(_ent (_out))))
			)
		)
	)
	(_inst i716_2_lut_rep_11 0 6241(_comp lut40008)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40008)
		)
	)
	(_inst DRIVEGND 0 6243(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_1_I_0_1_lut_4_lut_4_lut 0 6245(_comp lut40025)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40025)
		)
	)
	(_inst lcd_sender_go_48_299_300_set 0 6247(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 6250(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6254
		(_object
			(_prcs
				(line__6256(_arch 0 0 6256(_procedure_call (_trgt(10))(_sens(0)))))
				(line__6257(_arch 1 0 6257(_procedure_call (_trgt(11))(_sens(1)))))
				(line__6258(_arch 2 0 6258(_procedure_call (_trgt(12))(_sens(2)))))
				(line__6259(_arch 3 0 6259(_procedure_call (_trgt(13))(_sens(3)))))
				(line__6260(_arch 4 0 6260(_procedure_call (_trgt(14))(_sens(4)))))
				(line__6261(_arch 5 0 6261(_procedure_call (_trgt(15))(_sens(5)))))
				(line__6262(_arch 6 0 6262(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6173 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6174 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6175 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6176(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6176(_ent(_string \"SLICE_33"\))))
		(_gen (_int tipd_D1 -3 0 6178(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6179(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6180(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6181(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6182(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6183(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6184(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6185(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6186(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6187(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6188(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6189(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6190(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6191(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6192 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6193 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6194 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6196(_ent(_in))))
		(_port (_int C1 -5 0 6196(_ent(_in))))
		(_port (_int D0 -5 0 6196(_ent(_in))))
		(_port (_int C0 -5 0 6197(_ent(_in))))
		(_port (_int B0 -5 0 6197(_ent(_in))))
		(_port (_int A0 -5 0 6197(_ent(_in))))
		(_port (_int LSR -5 0 6198(_ent(_in))))
		(_port (_int F0 -5 0 6198(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6198(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6199(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6208(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6209(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6210(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6211(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6212(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6213(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6214(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6215(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6216(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6217(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6219(_arch(_uni))))
		(_sig (_int VCCI -5 0 6220(_arch(_uni))))
		(_var (_int F0_zd -5 0 6267(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6268(_prcs 0)))
		(_var (_int Q0_zd -5 0 6269(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6270(_prcs 0)))
		(_var (_int F1_zd -5 0 6271(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6272(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6274(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6275(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 6265(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
V 000050 55 1714          1463644338280 Structure
(_unit VHDL (lut40026 0 6343(structure 0 6351))
	(_version vc6)
	(_time 1463644338281 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 56050c545500064553574609075554555050055153)
	(_ent
		(_time 1463643915832)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6353(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6344(_ent(_in))))
		(_port (_int B -1 0 6344(_ent(_in))))
		(_port (_int C -1 0 6344(_ent(_in))))
		(_port (_int D -1 0 6344(_ent(_in))))
		(_port (_int Z -1 0 6345(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1714          1463644338295 Structure
(_unit VHDL (lut40027 0 6364(structure 0 6372))
	(_version vc6)
	(_time 1463644338296 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 65363f64653335766064753a346667666263366260)
	(_ent
		(_time 1463643915838)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6374(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001010100100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001010100100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6365(_ent(_in))))
		(_port (_int B -1 0 6365(_ent(_in))))
		(_port (_int C -1 0 6365(_ent(_in))))
		(_port (_int D -1 0 6365(_ent(_in))))
		(_port (_int Z -1 0 6366(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7394          1463644338309 Structure
(_unit VHDL (slice_34 0 6385(structure 0 6420))
	(_version vc6)
	(_time 1463644338310 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 75277f74232228632722602c727676767172767326)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915848)
	)
	(_vital vital_level0)
	(_comp
		(lut40026
			(_object
				(_port (_int A -5 0 6448(_ent (_in))))
				(_port (_int B -5 0 6448(_ent (_in))))
				(_port (_int C -5 0 6448(_ent (_in))))
				(_port (_int D -5 0 6448(_ent (_in))))
				(_port (_int Z -5 0 6449(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6440(_ent (_out))))
			)
		)
		(lut40027
			(_object
				(_port (_int A -5 0 6452(_ent (_in))))
				(_port (_int B -5 0 6452(_ent (_in))))
				(_port (_int C -5 0 6452(_ent (_in))))
				(_port (_int D -5 0 6452(_ent (_in))))
				(_port (_int Z -5 0 6453(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6443(_ent (_in))))
				(_port (_int D1 -5 0 6443(_ent (_in))))
				(_port (_int SD -5 0 6443(_ent (_in))))
				(_port (_int SP -5 0 6444(_ent (_in))))
				(_port (_int CK -5 0 6444(_ent (_in))))
				(_port (_int LSR -5 0 6444(_ent (_in))))
				(_port (_int Q -5 0 6445(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6437(_ent (_out))))
			)
		)
	)
	(_inst i723_2_lut_rep_10 0 6456(_comp lut40026)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40026)
		)
	)
	(_inst DRIVEGND 0 6458(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst FSM_lcd_arbiter_3_I_0_85_Mux_1_i15_4_lut_rep_5_4_lut 0 6460(_comp lut40027)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40027)
		)
	)
	(_inst lcd_sender_data1command0_52_303_304_set 0 6462(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEVCC 0 6465(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6469
		(_object
			(_prcs
				(line__6471(_arch 0 0 6471(_procedure_call (_trgt(10))(_sens(0)))))
				(line__6472(_arch 1 0 6472(_procedure_call (_trgt(11))(_sens(1)))))
				(line__6473(_arch 2 0 6473(_procedure_call (_trgt(12))(_sens(2)))))
				(line__6474(_arch 3 0 6474(_procedure_call (_trgt(13))(_sens(3)))))
				(line__6475(_arch 4 0 6475(_procedure_call (_trgt(14))(_sens(4)))))
				(line__6476(_arch 5 0 6476(_procedure_call (_trgt(15))(_sens(5)))))
				(line__6477(_arch 6 0 6477(_procedure_call (_trgt(16))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6388 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6389 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6390 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6391(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6391(_ent(_string \"SLICE_34"\))))
		(_gen (_int tipd_D1 -3 0 6393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6409 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6411(_ent(_in))))
		(_port (_int C1 -5 0 6411(_ent(_in))))
		(_port (_int D0 -5 0 6411(_ent(_in))))
		(_port (_int C0 -5 0 6412(_ent(_in))))
		(_port (_int B0 -5 0 6412(_ent(_in))))
		(_port (_int A0 -5 0 6412(_ent(_in))))
		(_port (_int LSR -5 0 6413(_ent(_in))))
		(_port (_int F0 -5 0 6413(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6413(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6414(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6424(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6426(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6430(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6431(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6432(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6434(_arch(_uni))))
		(_sig (_int VCCI -5 0 6435(_arch(_uni))))
		(_var (_int F0_zd -5 0 6482(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6483(_prcs 0)))
		(_var (_int Q0_zd -5 0 6484(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6485(_prcs 0)))
		(_var (_int F1_zd -5 0 6486(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6487(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6489(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6490(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 6480(_prcs (_simple)(_trgt(7)(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 8 -1)
)
V 000050 55 1714          1463644338315 Structure
(_unit VHDL (lut40028 0 6558(structure 0 6566))
	(_version vc6)
	(_time 1463644338316 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 75262f75752325667074652a247677767d73267270)
	(_ent
		(_time 1463643915854)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6568(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1010100000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1010100000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6559(_ent(_in))))
		(_port (_int B -1 0 6559(_ent(_in))))
		(_port (_int C -1 0 6559(_ent(_in))))
		(_port (_int D -1 0 6559(_ent(_in))))
		(_port (_int Z -1 0 6560(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1714          1463644338328 Structure
(_unit VHDL (lut40029 0 6579(structure 0 6587))
	(_version vc6)
	(_time 1463644338329 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 84d7de8b85d2d497818594dbd58786878d82d78381)
	(_ent
		(_time 1463643915863)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6589(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6580(_ent(_in))))
		(_port (_int B -1 0 6580(_ent(_in))))
		(_port (_int C -1 0 6580(_ent(_in))))
		(_port (_int D -1 0 6580(_ent(_in))))
		(_port (_int Z -1 0 6581(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7973          1463644338342 Structure
(_unit VHDL (slice_35 0 6600(structure 0 6639))
	(_version vc6)
	(_time 1463644338343 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 94c69e9bc3c3c982c59a81cd9397979791939792c7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915869)
	)
	(_vital vital_level0)
	(_comp
		(lut40028
			(_object
				(_port (_int A -5 0 6669(_ent (_in))))
				(_port (_int B -5 0 6669(_ent (_in))))
				(_port (_int C -5 0 6669(_ent (_in))))
				(_port (_int D -5 0 6669(_ent (_in))))
				(_port (_int Z -5 0 6670(_ent (_out))))
			)
		)
		(lut40029
			(_object
				(_port (_int A -5 0 6673(_ent (_in))))
				(_port (_int B -5 0 6673(_ent (_in))))
				(_port (_int C -5 0 6673(_ent (_in))))
				(_port (_int D -5 0 6673(_ent (_in))))
				(_port (_int Z -5 0 6674(_ent (_out))))
			)
		)
		(vmuxregsre0015
			(_object
				(_port (_int D0 -5 0 6664(_ent (_in))))
				(_port (_int D1 -5 0 6664(_ent (_in))))
				(_port (_int SD -5 0 6664(_ent (_in))))
				(_port (_int SP -5 0 6665(_ent (_in))))
				(_port (_int CK -5 0 6665(_ent (_in))))
				(_port (_int LSR -5 0 6665(_ent (_in))))
				(_port (_int Q -5 0 6666(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6661(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6658(_ent (_out))))
			)
		)
	)
	(_inst i2_4_lut 0 6677(_comp lut40028)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40028)
		)
	)
	(_inst i1_4_lut 0 6679(_comp lut40029)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40029)
		)
	)
	(_inst FSM_lcd_arbiter_i0_295_296_set 0 6681(_comp vmuxregsre0015)
		(_port
			((D0)(GNDI))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(VCCI))
			((LSR)(LSR_ipd))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0015)
		)
	)
	(_inst DRIVEGND 0 6684(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst DRIVEVCC 0 6686(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6690
		(_object
			(_prcs
				(line__6692(_arch 0 0 6692(_procedure_call (_trgt(12))(_sens(0)))))
				(line__6693(_arch 1 0 6693(_procedure_call (_trgt(13))(_sens(1)))))
				(line__6694(_arch 2 0 6694(_procedure_call (_trgt(14))(_sens(2)))))
				(line__6695(_arch 3 0 6695(_procedure_call (_trgt(15))(_sens(3)))))
				(line__6696(_arch 4 0 6696(_procedure_call (_trgt(16))(_sens(4)))))
				(line__6697(_arch 5 0 6697(_procedure_call (_trgt(17))(_sens(5)))))
				(line__6698(_arch 6 0 6698(_procedure_call (_trgt(18))(_sens(6)))))
				(line__6699(_arch 7 0 6699(_procedure_call (_trgt(19))(_sens(7)))))
				(line__6700(_arch 8 0 6700(_procedure_call (_trgt(20))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6604 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6605 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6606(_ent(_string \"SLICE_35"\))))
		(_gen (_int tipd_D1 -3 0 6608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6610(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6611(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6612(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6613(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6614(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6615(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6616(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6617(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6618(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6619(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6620(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6621(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6622(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6623(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6624(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_LSR_Q0 -3 0 6625(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_LSR -4 0 6626 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6627 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6628 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6630(_ent(_in))))
		(_port (_int C1 -5 0 6630(_ent(_in))))
		(_port (_int B1 -5 0 6630(_ent(_in))))
		(_port (_int A1 -5 0 6631(_ent(_in))))
		(_port (_int D0 -5 0 6631(_ent(_in))))
		(_port (_int C0 -5 0 6631(_ent(_in))))
		(_port (_int B0 -5 0 6632(_ent(_in))))
		(_port (_int A0 -5 0 6632(_ent(_in))))
		(_port (_int LSR -5 0 6632(_ent(_in))))
		(_port (_int F0 -5 0 6633(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6633(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6633(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6645(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6646(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6647(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6648(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6649(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int LSR_ipd -5 0 6650(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6651(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6652(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6653(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6655(_arch(_uni))))
		(_sig (_int VCCI -5 0 6656(_arch(_uni))))
		(_var (_int F0_zd -5 0 6705(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -7 0 6706(_prcs 0)))
		(_var (_int Q0_zd -5 0 6707(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -7 0 6708(_prcs 0)))
		(_var (_int F1_zd -5 0 6709(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -7 0 6710(_prcs 0)))
		(_var (_int tviol_LSR_LSR -8 0 6712(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -9 0 6713(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 6703(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 10 -1)
)
V 000050 55 1714          1463644338358 Structure
(_unit VHDL (lut40030 0 6787(structure 0 6795))
	(_version vc6)
	(_time 1463644338359 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code a4f7fef2a5f2f4b7a1a5b4fbf5a7a7a7a4a2f7a3a1)
	(_ent
		(_time 1463643915883)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6797(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110001111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110001111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6788(_ent(_in))))
		(_port (_int B -1 0 6788(_ent(_in))))
		(_port (_int C -1 0 6788(_ent(_in))))
		(_port (_int D -1 0 6788(_ent(_in))))
		(_port (_int Z -1 0 6789(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1714          1463644338373 Structure
(_unit VHDL (lut40031 0 6808(structure 0 6816))
	(_version vc6)
	(_time 1463644338374 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code b3e0e9e6b5e5e3a0b6b2a3ece2b0b0b0b2b5e0b4b6)
	(_ent
		(_time 1463643915894)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6818(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111110000111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111110000111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6809(_ent(_in))))
		(_port (_int B -1 0 6809(_ent(_in))))
		(_port (_int C -1 0 6809(_ent(_in))))
		(_port (_int D -1 0 6809(_ent(_in))))
		(_port (_int Z -1 0 6810(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 10563         1463644338379 Structure
(_unit VHDL (slice_36 0 6829(structure 0 6879))
	(_version vc6)
	(_time 1463644338380 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code b3e1b9e7e3e4eea5b0b4b6bef5ece1b0b5b4b0b5e0b5ba)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915900)
	)
	(_vital vital_level0)
	(_comp
		(lut40030
			(_object
				(_port (_int A -5 0 6915(_ent (_in))))
				(_port (_int B -5 0 6915(_ent (_in))))
				(_port (_int C -5 0 6915(_ent (_in))))
				(_port (_int D -5 0 6915(_ent (_in))))
				(_port (_int Z -5 0 6916(_ent (_out))))
			)
		)
		(lut40031
			(_object
				(_port (_int A -5 0 6919(_ent (_in))))
				(_port (_int B -5 0 6919(_ent (_in))))
				(_port (_int C -5 0 6919(_ent (_in))))
				(_port (_int D -5 0 6919(_ent (_in))))
				(_port (_int Z -5 0 6920(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 6910(_ent (_in))))
				(_port (_int D1 -5 0 6910(_ent (_in))))
				(_port (_int SD -5 0 6910(_ent (_in))))
				(_port (_int SP -5 0 6911(_ent (_in))))
				(_port (_int CK -5 0 6911(_ent (_in))))
				(_port (_int LSR -5 0 6911(_ent (_in))))
				(_port (_int Q -5 0 6912(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6904(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6907(_ent (_out))))
			)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_3_I_0_1_lut_4_lut 0 6923(_comp lut40030)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40030)
		)
	)
	(_inst FSM_lcd_arbiter_3_N_2_2_I_0_1_lut_3_lut_4_lut 0 6925(_comp lut40031)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40031)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i5 0 6927(_comp vmuxregsre0004)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 6930(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 6932(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i4 0 6934(_comp vmuxregsre0004)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_block WireDelay 0 6939
		(_object
			(_prcs
				(line__6941(_arch 0 0 6941(_procedure_call (_trgt(15))(_sens(0)))))
				(line__6942(_arch 1 0 6942(_procedure_call (_trgt(16))(_sens(1)))))
				(line__6943(_arch 2 0 6943(_procedure_call (_trgt(17))(_sens(2)))))
				(line__6944(_arch 3 0 6944(_procedure_call (_trgt(18))(_sens(3)))))
				(line__6945(_arch 4 0 6945(_procedure_call (_trgt(19))(_sens(4)))))
				(line__6946(_arch 5 0 6946(_procedure_call (_trgt(20))(_sens(5)))))
				(line__6947(_arch 6 0 6947(_procedure_call (_trgt(21))(_sens(6)))))
				(line__6948(_arch 7 0 6948(_procedure_call (_trgt(22))(_sens(7)))))
				(line__6949(_arch 8 0 6949(_procedure_call (_trgt(23))(_sens(8)))))
				(line__6950(_arch 9 0 6950(_procedure_call (_trgt(25))(_sens(9)))))
				(line__6951(_arch 10 0 6951(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 6955
		(_object
			(_prcs
				(line__6957(_arch 11 0 6957(_procedure_call (_trgt(24))(_sens(23)))))
				(line__6958(_arch 12 0 6958(_procedure_call (_trgt(26))(_sens(25)))))
				(line__6959(_arch 13 0 6959(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6832 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6833 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6834 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6835(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6835(_ent gms(_string \"SLICE_36"\))))
		(_gen (_int tipd_D1 -3 0 6837(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6838(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6839(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6840(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6841(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6842(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6843(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6844(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 6845(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 6846(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 6847(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6848(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6849(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6850(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6851(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6852(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6853(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6854(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6855(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 6856(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 6857(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 6858 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 6859 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 6860 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 6861 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 6862 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 6863 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 6864 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 6865 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 6866 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 6867 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6869(_ent(_in))))
		(_port (_int C1 -5 0 6869(_ent(_in))))
		(_port (_int B1 -5 0 6869(_ent(_in))))
		(_port (_int A1 -5 0 6870(_ent(_in))))
		(_port (_int D0 -5 0 6870(_ent(_in))))
		(_port (_int C0 -5 0 6870(_ent(_in))))
		(_port (_int B0 -5 0 6871(_ent(_in))))
		(_port (_int A0 -5 0 6871(_ent(_in))))
		(_port (_int M1 -5 0 6871(_ent(_in))))
		(_port (_int M0 -5 0 6872(_ent(_in))))
		(_port (_int CLK -5 0 6872(_ent(_in))))
		(_port (_int F0 -5 0 6872(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6873(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6873(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 6873(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6882(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6883(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6884(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6885(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6886(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6887(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6888(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6889(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 6890(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 6891(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 6892(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 6893(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 6894(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 6895(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6896(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6897(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6898(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 6899(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 6901(_arch(_uni))))
		(_sig (_int GNDI -5 0 6902(_arch(_uni))))
		(_var (_int F0_zd -5 0 6964(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 6965(_prcs 0)))
		(_var (_int Q0_zd -5 0 6966(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 6967(_prcs 0)))
		(_var (_int F1_zd -5 0 6968(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 6969(_prcs 0)))
		(_var (_int Q1_zd -5 0 6970(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 6971(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 6973(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 6974(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 6975(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 6976(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 6977(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 6978(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 6962(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
V 000050 55 1714          1463644338389 Structure
(_unit VHDL (lut40032 0 7096(structure 0 7104))
	(_version vc6)
	(_time 1463644338390 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c3909997c59593d0c6c2d39c92c0c0c0c1c590c4c6)
	(_ent
		(_time 1463643915910)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7106(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0010010000000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0010010000000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7097(_ent(_in))))
		(_port (_int B -1 0 7097(_ent(_in))))
		(_port (_int C -1 0 7097(_ent(_in))))
		(_port (_int D -1 0 7097(_ent(_in))))
		(_port (_int Z -1 0 7098(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1714          1463644338395 Structure
(_unit VHDL (lut40033 0 7117(structure 0 7125))
	(_version vc6)
	(_time 1463644338396 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code c3909997c59593d0c6c2d39c92c0c0c0c0c590c4c6)
	(_ent
		(_time 1463643915916)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7127(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7118(_ent(_in))))
		(_port (_int B -1 0 7118(_ent(_in))))
		(_port (_int C -1 0 7118(_ent(_in))))
		(_port (_int D -1 0 7118(_ent(_in))))
		(_port (_int Z -1 0 7119(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9263          1463644338403 Structure
(_unit VHDL (slice_37 0 7138(structure 0 7183))
	(_version vc6)
	(_time 1463644338404 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code d280d88083858fc48580c78bd5d1d1d1d5d5d1d481)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915926)
	)
	(_vital vital_level0)
	(_comp
		(lut40032
			(_object
				(_port (_int A -5 0 7216(_ent (_in))))
				(_port (_int B -5 0 7216(_ent (_in))))
				(_port (_int C -5 0 7216(_ent (_in))))
				(_port (_int D -5 0 7216(_ent (_in))))
				(_port (_int Z -5 0 7217(_ent (_out))))
			)
		)
		(lut40033
			(_object
				(_port (_int A -5 0 7220(_ent (_in))))
				(_port (_int B -5 0 7220(_ent (_in))))
				(_port (_int C -5 0 7220(_ent (_in))))
				(_port (_int D -5 0 7220(_ent (_in))))
				(_port (_int Z -5 0 7221(_ent (_out))))
			)
		)
		(vmuxregsre0004
			(_object
				(_port (_int D0 -5 0 7211(_ent (_in))))
				(_port (_int D1 -5 0 7211(_ent (_in))))
				(_port (_int SD -5 0 7211(_ent (_in))))
				(_port (_int SP -5 0 7212(_ent (_in))))
				(_port (_int CK -5 0 7212(_ent (_in))))
				(_port (_int LSR -5 0 7212(_ent (_in))))
				(_port (_int Q -5 0 7213(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 7205(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 7208(_ent (_out))))
			)
		)
	)
	(_inst FSM_lcd_arbiter_2_bdd_4_lut_rep_7 0 7224(_comp lut40032)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40032)
		)
	)
	(_inst i693_3_lut_rep_4_4_lut 0 7226(_comp lut40033)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40033)
		)
	)
	(_inst inst_lcd_sender_FSM_PS_FSM_i6 0 7228(_comp vmuxregsre0004)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0004)
		)
	)
	(_inst DRIVEVCC 0 7231(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 7233(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7237
		(_object
			(_prcs
				(line__7239(_arch 0 0 7239(_procedure_call (_trgt(13))(_sens(0)))))
				(line__7240(_arch 1 0 7240(_procedure_call (_trgt(14))(_sens(1)))))
				(line__7241(_arch 2 0 7241(_procedure_call (_trgt(15))(_sens(2)))))
				(line__7242(_arch 3 0 7242(_procedure_call (_trgt(16))(_sens(3)))))
				(line__7243(_arch 4 0 7243(_procedure_call (_trgt(17))(_sens(4)))))
				(line__7244(_arch 5 0 7244(_procedure_call (_trgt(18))(_sens(5)))))
				(line__7245(_arch 6 0 7245(_procedure_call (_trgt(19))(_sens(6)))))
				(line__7246(_arch 7 0 7246(_procedure_call (_trgt(20))(_sens(7)))))
				(line__7247(_arch 8 0 7247(_procedure_call (_trgt(21))(_sens(8)))))
				(line__7248(_arch 9 0 7248(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 7252
		(_object
			(_prcs
				(line__7254(_arch 10 0 7254(_procedure_call (_trgt(22))(_sens(21)))))
				(line__7255(_arch 11 0 7255(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7141 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7142 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 7143 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 7144(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7144(_ent gms(_string \"SLICE_37"\))))
		(_gen (_int tipd_D1 -3 0 7146(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 7147(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 7148(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 7149(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 7150(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 7151(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 7152(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 7153(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 7154(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 7155(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 7156(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 7157(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 7158(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 7159(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 7160(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 7161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 7162(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 7163(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 7164(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 7165 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 7166 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 7167 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 7168 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 7169 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 7170 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 7171 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 7173(_ent(_in))))
		(_port (_int C1 -5 0 7173(_ent(_in))))
		(_port (_int B1 -5 0 7173(_ent(_in))))
		(_port (_int A1 -5 0 7174(_ent(_in))))
		(_port (_int D0 -5 0 7174(_ent(_in))))
		(_port (_int C0 -5 0 7174(_ent(_in))))
		(_port (_int B0 -5 0 7175(_ent(_in))))
		(_port (_int A0 -5 0 7175(_ent(_in))))
		(_port (_int M0 -5 0 7175(_ent(_in))))
		(_port (_int CLK -5 0 7176(_ent(_in))))
		(_port (_int F0 -5 0 7176(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 7176(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 7177(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 7186(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 7187(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 7188(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 7189(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 7190(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 7191(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 7192(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 7193(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 7194(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 7195(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 7196(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 7197(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 7198(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 7199(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 7200(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 7202(_arch(_uni))))
		(_sig (_int GNDI -5 0 7203(_arch(_uni))))
		(_var (_int F0_zd -5 0 7260(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 7261(_prcs 0)))
		(_var (_int Q0_zd -5 0 7262(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 7263(_prcs 0)))
		(_var (_int F1_zd -5 0 7264(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 7265(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 7267(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 7268(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 7269(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 7270(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 7258(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 1110          1463644338420 Structure
(_unit VHDL (xo2iobuf 0 7362(structure 0 7369))
	(_version vc6)
	(_time 1463644338421 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code e2b0e3b1b6b0b4f4eae4a4b8b1e5e7e4e4e5eae4b4)
	(_ent
		(_time 1463643915941)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 7371(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 7363(_ent(_in))))
		(_port (_int T -1 0 7363(_ent(_in))))
		(_port (_int PAD -1 0 7363(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3011          1463644338434 Structure
(_unit VHDL (lcd_bus_8_b 0 7381(structure 0 7398))
	(_version vc6)
	(_time 1463644338435 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code f2a1a8a2f3a5a2e7a0f2e0a9a6f5f1f7a4f1faf7a4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915957)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7409(_ent (_in))))
				(_port (_int T -4 0 7409(_ent (_in))))
				(_port (_int PAD -4 0 7409(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7406(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_8 0 7412(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7414(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7418
		(_object
			(_prcs
				(line__7420(_arch 0 0 7420(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7384 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7385 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7386 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7387(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7387(_ent(_string \"lcd_bus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 7389(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus8 -3 0 7390(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7392(_ent(_in))))
		(_port (_int lcdbus8 -4 0 7392(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7401(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus8_out -4 0 7402(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7404(_arch(_uni))))
		(_var (_int lcdbus8_zd -4 0 7424(_prcs 0((i 1)))))
		(_var (_int lcdbus8_GlitchData -6 0 7425(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7423(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3699573)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3011          1463644338440 Structure
(_unit VHDL (lcd_bus_9_b 0 7454(structure 0 7471))
	(_version vc6)
	(_time 1463644338448 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 01520307035651145301135a550602045702080457)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915972)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7482(_ent (_in))))
				(_port (_int T -4 0 7482(_ent (_in))))
				(_port (_int PAD -4 0 7482(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7479(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_9 0 7485(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7487(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7491
		(_object
			(_prcs
				(line__7493(_arch 0 0 7493(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7457 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7458 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7459 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7460(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7460(_ent(_string \"lcd_bus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 7462(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus9 -3 0 7463(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7465(_ent(_in))))
		(_port (_int lcdbus9 -4 0 7465(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7474(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus9_out -4 0 7475(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7477(_arch(_uni))))
		(_var (_int lcdbus9_zd -4 0 7497(_prcs 0((i 1)))))
		(_var (_int lcdbus9_GlitchData -6 0 7498(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7496(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3765109)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3011          1463644338453 Structure
(_unit VHDL (lcd_bus_4_b 0 7527(structure 0 7544))
	(_version vc6)
	(_time 1463644338454 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 01520307035651145301135a550602045702050457)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915978)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7555(_ent (_in))))
				(_port (_int T -4 0 7555(_ent (_in))))
				(_port (_int PAD -4 0 7555(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7552(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_4 0 7558(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7560(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7564
		(_object
			(_prcs
				(line__7566(_arch 0 0 7566(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7530 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7531 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7532 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7533(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7533(_ent(_string \"lcd_bus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 7535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus4 -3 0 7536(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7538(_ent(_in))))
		(_port (_int lcdbus4 -4 0 7538(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7547(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus4_out -4 0 7548(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7550(_arch(_uni))))
		(_var (_int lcdbus4_zd -4 0 7570(_prcs 0((i 1)))))
		(_var (_int lcdbus4_GlitchData -6 0 7571(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7569(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3437429)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3011          1463644338467 Structure
(_unit VHDL (lcd_bus_5_b 0 7600(structure 0 7617))
	(_version vc6)
	(_time 1463644338468 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 11421316134641044311034a451612144712141447)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915988)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7628(_ent (_in))))
				(_port (_int T -4 0 7628(_ent (_in))))
				(_port (_int PAD -4 0 7628(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7625(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_5 0 7631(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7633(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7637
		(_object
			(_prcs
				(line__7639(_arch 0 0 7639(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7603 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7604 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7605 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7606(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7606(_ent(_string \"lcd_bus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 7608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus5 -3 0 7609(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7611(_ent(_in))))
		(_port (_int lcdbus5 -4 0 7611(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7620(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus5_out -4 0 7621(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7623(_arch(_uni))))
		(_var (_int lcdbus5_zd -4 0 7643(_prcs 0((i 1)))))
		(_var (_int lcdbus5_GlitchData -6 0 7644(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7642(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3502965)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3011          1463644338483 Structure
(_unit VHDL (lcd_bus_6_b 0 7673(structure 0 7690))
	(_version vc6)
	(_time 1463644338484 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 20732224237770357220327b742723257623262576)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643915994)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7701(_ent (_in))))
				(_port (_int T -4 0 7701(_ent (_in))))
				(_port (_int PAD -4 0 7701(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7698(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_6 0 7704(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7706(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7710
		(_object
			(_prcs
				(line__7712(_arch 0 0 7712(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7676 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7677 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7678 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7679(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7679(_ent(_string \"lcd_bus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 7681(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus6 -3 0 7682(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7684(_ent(_in))))
		(_port (_int lcdbus6 -4 0 7684(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7693(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus6_out -4 0 7694(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7696(_arch(_uni))))
		(_var (_int lcdbus6_zd -4 0 7716(_prcs 0((i 1)))))
		(_var (_int lcdbus6_GlitchData -6 0 7717(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7715(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3568501)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3011          1463644338489 Structure
(_unit VHDL (lcd_bus_7_b 0 7746(structure 0 7763))
	(_version vc6)
	(_time 1463644338490 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 20732224237770357220327b742723257623272576)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916008)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7774(_ent (_in))))
				(_port (_int T -4 0 7774(_ent (_in))))
				(_port (_int PAD -4 0 7774(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7771(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_7 0 7777(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7779(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7783
		(_object
			(_prcs
				(line__7785(_arch 0 0 7785(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7749 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7750 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7751 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7752(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7752(_ent(_string \"lcd_bus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 7754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus7 -3 0 7755(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7757(_ent(_in))))
		(_port (_int lcdbus7 -4 0 7757(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7766(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus7_out -4 0 7767(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7769(_arch(_uni))))
		(_var (_int lcdbus7_zd -4 0 7789(_prcs 0((i 1)))))
		(_var (_int lcdbus7_GlitchData -6 0 7790(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7788(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3634037)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3022          1463644338498 Structure
(_unit VHDL (lcd_bus_12_b 0 7819(structure 0 7836))
	(_version vc6)
	(_time 1463644338499 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 30633235336760256230226b643733356633313332)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916019)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7847(_ent (_in))))
				(_port (_int T -4 0 7847(_ent (_in))))
				(_port (_int PAD -4 0 7847(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7844(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_12 0 7850(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7852(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7856
		(_object
			(_prcs
				(line__7858(_arch 0 0 7858(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7822 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7823 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7824 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7825(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7825(_ent(_string \"lcd_bus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 7827(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus12 -3 0 7828(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7830(_ent(_in))))
		(_port (_int lcdbus12 -4 0 7830(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7839(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus12_out -4 0 7840(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7842(_arch(_uni))))
		(_var (_int lcdbus12_zd -4 0 7862(_prcs 0((i 1)))))
		(_var (_int lcdbus12_GlitchData -6 0 7863(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7861(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 842101621)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3011          1463644338512 Structure
(_unit VHDL (lcd_bus_3_b 0 7892(structure 0 7909))
	(_version vc6)
	(_time 1463644338513 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 40134242431710551240521b144743451643434516)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916035)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7920(_ent (_in))))
				(_port (_int T -4 0 7920(_ent (_in))))
				(_port (_int PAD -4 0 7920(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7917(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_3 0 7923(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7925(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 7929
		(_object
			(_prcs
				(line__7931(_arch 0 0 7931(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7895 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7896 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7897 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7898(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7898(_ent(_string \"lcd_bus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 7900(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus3 -3 0 7901(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7903(_ent(_in))))
		(_port (_int lcdbus3 -4 0 7903(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7912(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus3_out -4 0 7913(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7915(_arch(_uni))))
		(_var (_int lcdbus3_zd -4 0 7935(_prcs 0((i 1)))))
		(_var (_int lcdbus3_GlitchData -6 0 7936(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 7934(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3371893)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3011          1463644338527 Structure
(_unit VHDL (lcd_bus_2_b 0 7965(structure 0 7982))
	(_version vc6)
	(_time 1463644338528 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 4f1c4d4d1a181f5a1d4f5d141b484c4a194c4d4a19)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916041)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 7993(_ent (_in))))
				(_port (_int T -4 0 7993(_ent (_in))))
				(_port (_int PAD -4 0 7993(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 7990(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_2 0 7996(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 7998(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8002
		(_object
			(_prcs
				(line__8004(_arch 0 0 8004(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7968 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7969 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 7970 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 7971(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7971(_ent(_string \"lcd_bus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 7973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus2 -3 0 7974(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 7976(_ent(_in))))
		(_port (_int lcdbus2 -4 0 7976(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 7985(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus2_out -4 0 7986(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 7988(_arch(_uni))))
		(_var (_int lcdbus2_zd -4 0 8008(_prcs 0((i 1)))))
		(_var (_int lcdbus2_GlitchData -6 0 8009(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8007(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3306357)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3022          1463644338533 Structure
(_unit VHDL (lcd_bus_11_b 0 8038(structure 0 8055))
	(_version vc6)
	(_time 1463644338534 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 4f1c4d4d1a181f5a1d4f5d141b484c4a194c4e4c4e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916050)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8066(_ent (_in))))
				(_port (_int T -4 0 8066(_ent (_in))))
				(_port (_int PAD -4 0 8066(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8063(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_11 0 8069(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8071(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8075
		(_object
			(_prcs
				(line__8077(_arch 0 0 8077(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8041 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8042 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8043 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8044(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8044(_ent(_string \"lcd_bus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 8046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus11 -3 0 8047(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8049(_ent(_in))))
		(_port (_int lcdbus11 -4 0 8049(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8058(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus11_out -4 0 8059(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8061(_arch(_uni))))
		(_var (_int lcdbus11_zd -4 0 8081(_prcs 0((i 1)))))
		(_var (_int lcdbus11_GlitchData -6 0 8082(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8080(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 825324405)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3022          1463644338543 Structure
(_unit VHDL (lcd_bus_13_b 0 8111(structure 0 8128))
	(_version vc6)
	(_time 1463644338544 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 5f0c5d5c0a080f4a0d5f4d040b585c5a095c5e5c5c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916056)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8139(_ent (_in))))
				(_port (_int T -4 0 8139(_ent (_in))))
				(_port (_int PAD -4 0 8139(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8136(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_13 0 8142(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8144(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8148
		(_object
			(_prcs
				(line__8150(_arch 0 0 8150(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8114 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8115 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8116 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8117(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8117(_ent(_string \"lcd_bus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 8119(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus13 -3 0 8120(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8122(_ent(_in))))
		(_port (_int lcdbus13 -4 0 8122(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8131(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus13_out -4 0 8132(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8134(_arch(_uni))))
		(_var (_int lcdbus13_zd -4 0 8154(_prcs 0((i 1)))))
		(_var (_int lcdbus13_GlitchData -6 0 8155(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8153(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 858878837)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3022          1463644338549 Structure
(_unit VHDL (lcd_bus_14_b 0 8184(structure 0 8201))
	(_version vc6)
	(_time 1463644338550 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 5f0c5d5c0a080f4a0d5f4d040b585c5a095c5e5c5b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916066)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8212(_ent (_in))))
				(_port (_int T -4 0 8212(_ent (_in))))
				(_port (_int PAD -4 0 8212(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8209(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_14 0 8215(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8217(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8221
		(_object
			(_prcs
				(line__8223(_arch 0 0 8223(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8187 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8188 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8189 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8190(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8190(_ent(_string \"lcd_bus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 8192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus14 -3 0 8193(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8195(_ent(_in))))
		(_port (_int lcdbus14 -4 0 8195(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8204(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus14_out -4 0 8205(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8207(_arch(_uni))))
		(_var (_int lcdbus14_zd -4 0 8227(_prcs 0((i 1)))))
		(_var (_int lcdbus14_GlitchData -6 0 8228(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8226(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 875656053)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3022          1463644338559 Structure
(_unit VHDL (lcd_bus_15_b 0 8257(structure 0 8274))
	(_version vc6)
	(_time 1463644338560 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 6e3d6c6e38393e7b3c6e7c353a696d6b386d6f6d6b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916072)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8285(_ent (_in))))
				(_port (_int T -4 0 8285(_ent (_in))))
				(_port (_int PAD -4 0 8285(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8282(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_15 0 8288(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8290(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8294
		(_object
			(_prcs
				(line__8296(_arch 0 0 8296(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8260 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8261 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8262 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8263(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8263(_ent(_string \"lcd_bus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 8265(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus15 -3 0 8266(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8268(_ent(_in))))
		(_port (_int lcdbus15 -4 0 8268(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8277(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus15_out -4 0 8278(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8280(_arch(_uni))))
		(_var (_int lcdbus15_zd -4 0 8300(_prcs 0((i 1)))))
		(_var (_int lcdbus15_GlitchData -6 0 8301(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8299(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 892433269)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3022          1463644338574 Structure
(_unit VHDL (lcd_bus_10_b 0 8330(structure 0 8347))
	(_version vc6)
	(_time 1463644338575 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7e2d7c7f28292e6b2c7e6c252a797d7b287d7f7d7e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916086)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8358(_ent (_in))))
				(_port (_int T -4 0 8358(_ent (_in))))
				(_port (_int PAD -4 0 8358(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8355(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_10 0 8361(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8363(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8367
		(_object
			(_prcs
				(line__8369(_arch 0 0 8369(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8333 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8334 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8335 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8336(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8336(_ent(_string \"lcd_bus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 8338(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus10 -3 0 8339(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8341(_ent(_in))))
		(_port (_int lcdbus10 -4 0 8341(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8350(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus10_out -4 0 8351(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8353(_arch(_uni))))
		(_var (_int lcdbus10_zd -4 0 8373(_prcs 0((i 1)))))
		(_var (_int lcdbus10_GlitchData -6 0 8374(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8372(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 808547189)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3011          1463644338580 Structure
(_unit VHDL (lcd_bus_1_b 0 8403(structure 0 8420))
	(_version vc6)
	(_time 1463644338581 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 7e2d7c7f28292e6b2c7e6c252a797d7b287d7f7b28)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916097)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8431(_ent (_in))))
				(_port (_int T -4 0 8431(_ent (_in))))
				(_port (_int PAD -4 0 8431(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8428(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_1 0 8434(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8436(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8440
		(_object
			(_prcs
				(line__8442(_arch 0 0 8442(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8406 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8407 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8408 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8409(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8409(_ent(_string \"lcd_bus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 8411(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus1 -3 0 8412(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8414(_ent(_in))))
		(_port (_int lcdbus1 -4 0 8414(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8423(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus1_out -4 0 8424(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8426(_arch(_uni))))
		(_var (_int lcdbus1_zd -4 0 8446(_prcs 0((i 1)))))
		(_var (_int lcdbus1_GlitchData -6 0 8447(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8445(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3240821)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3011          1463644338592 Structure
(_unit VHDL (lcd_bus_0_b 0 8476(structure 0 8493))
	(_version vc6)
	(_time 1463644338593 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 8edd8c80d8d9de9bdc8e9cd5da898d8bd88d8e8bd8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916103)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8504(_ent (_in))))
				(_port (_int T -4 0 8504(_ent (_in))))
				(_port (_int PAD -4 0 8504(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8501(_ent (_out))))
			)
		)
	)
	(_inst lcd_bus_pad_0 0 8507(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdbus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8509(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8513
		(_object
			(_prcs
				(line__8515(_arch 0 0 8515(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8479 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8480 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8481 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8482(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8482(_ent(_string \"lcd_bus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 8484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdbus0 -3 0 8485(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8487(_ent(_in))))
		(_port (_int lcdbus0 -4 0 8487(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8496(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdbus0_out -4 0 8497(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8499(_arch(_uni))))
		(_var (_int lcdbus0_zd -4 0 8519(_prcs 0((i 1)))))
		(_var (_int lcdbus0_GlitchData -6 0 8520(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8518(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1650746220 3175285)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2984          1463644338607 Structure
(_unit VHDL (lcd_rsb 0 8549(structure 0 8566))
	(_version vc6)
	(_time 1463644338608 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 9dce9f92cacacd88cf9c8fc6cf9b9f9bce9b9e9b99)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916113)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8577(_ent (_in))))
				(_port (_int T -4 0 8577(_ent (_in))))
				(_port (_int PAD -4 0 8577(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8574(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 8580(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8582(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8586
		(_object
			(_prcs
				(line__8588(_arch 0 0 8588(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8552 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8553 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8554 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8555(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8555(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 8557(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 8558(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8560(_ent(_in))))
		(_port (_int lcdrs -4 0 8560(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8569(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 8570(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8572(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 8592(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 8593(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8591(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2984          1463644338623 Structure
(_unit VHDL (lcd_wrb 0 8622(structure 0 8639))
	(_version vc6)
	(_time 1463644338624 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code adfeaffafafafdb8ffacbaf6feabafabfeabaeaba9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916128)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8650(_ent (_in))))
				(_port (_int T -4 0 8650(_ent (_in))))
				(_port (_int PAD -4 0 8650(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8647(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 8653(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8655(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8659
		(_object
			(_prcs
				(line__8661(_arch 0 0 8661(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8625 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8626 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8627 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8628(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8628(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 8630(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 8631(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8633(_ent(_in))))
		(_port (_int lcdwr -4 0 8633(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8642(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 8643(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8645(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 8665(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 8666(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8664(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3018          1463644338629 Structure
(_unit VHDL (lcd_resetb 0 8695(structure 0 8712))
	(_version vc6)
	(_time 1463644338630 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code adfeaffafafafdb8ffacbff7f9aaaeaba8aaa9abaf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916134)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8723(_ent (_in))))
				(_port (_int T -4 0 8723(_ent (_in))))
				(_port (_int PAD -4 0 8723(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8720(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 8726(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8728(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8732
		(_object
			(_prcs
				(line__8734(_arch 0 0 8734(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8698 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8699 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8700 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8701(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8701(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 8703(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 8704(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8706(_ent(_in))))
		(_port (_int lcdreset -4 0 8706(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8715(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 8716(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8718(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 8738(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 8739(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8737(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2984          1463644338639 Structure
(_unit VHDL (lcd_teb 0 8768(structure 0 8785))
	(_version vc6)
	(_time 1463644338640 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code bcefbee8ecebeca9eebda8e6e8babebaefbabfbab8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916144)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8796(_ent (_in))))
				(_port (_int T -4 0 8796(_ent (_in))))
				(_port (_int PAD -4 0 8796(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8793(_ent (_out))))
			)
		)
	)
	(_inst lcd_te_pad 0 8799(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdte_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8801(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8805
		(_object
			(_prcs
				(line__8807(_arch 0 0 8807(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8771 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8772 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8773 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8774(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8774(_ent(_string \"lcd_teB"\))))
		(_gen (_int tipd_PADDO -3 0 8776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdte -3 0 8777(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8779(_ent(_in))))
		(_port (_int lcdte -4 0 8779(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8788(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdte_out -4 0 8789(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8791(_arch(_uni))))
		(_var (_int lcdte_zd -4 0 8811(_prcs 0((i 1)))))
		(_var (_int lcdte_GlitchData -6 0 8812(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8810(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1952736108 101)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2985          1463644338645 Structure
(_unit VHDL (leds_7_b 0 8841(structure 0 8858))
	(_version vc6)
	(_time 1463644338646 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code bcefbee8eaebecabbbbffae3eab9eababebaefbab9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916160)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8869(_ent (_in))))
				(_port (_int T -4 0 8869(_ent (_in))))
				(_port (_int PAD -4 0 8869(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8866(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_7 0 8872(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8874(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8878
		(_object
			(_prcs
				(line__8880(_arch 0 0 8880(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8844 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8845 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8846 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8847(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8847(_ent(_string \"leds_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 8849(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds7 -3 0 8850(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8852(_ent(_in))))
		(_port (_int leds7 -4 0 8852(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8861(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds7_out -4 0 8862(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8864(_arch(_uni))))
		(_var (_int leds7_zd -4 0 8884(_prcs 0((i 1)))))
		(_var (_int leds7_GlitchData -6 0 8885(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8883(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 55)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2985          1463644338654 Structure
(_unit VHDL (leds_6_b 0 8914(structure 0 8931))
	(_version vc6)
	(_time 1463644338655 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code cc9fce999a9b9cdbcbcf8a939bc99acaceca9fcac9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916166)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 8942(_ent (_in))))
				(_port (_int T -4 0 8942(_ent (_in))))
				(_port (_int PAD -4 0 8942(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 8939(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_6 0 8945(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 8947(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 8951
		(_object
			(_prcs
				(line__8953(_arch 0 0 8953(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8917 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8918 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8919 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8920(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8920(_ent(_string \"leds_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 8922(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds6 -3 0 8923(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8925(_ent(_in))))
		(_port (_int leds6 -4 0 8925(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 8934(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds6_out -4 0 8935(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 8937(_arch(_uni))))
		(_var (_int leds6_zd -4 0 8957(_prcs 0((i 1)))))
		(_var (_int leds6_GlitchData -6 0 8958(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 8956(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 54)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2985          1463644338670 Structure
(_unit VHDL (leds_5_b 0 8987(structure 0 9004))
	(_version vc6)
	(_time 1463644338671 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code dc8fde8e8a8b8ccbdbdf9a8388d98adadeda8fdad9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916175)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9015(_ent (_in))))
				(_port (_int T -4 0 9015(_ent (_in))))
				(_port (_int PAD -4 0 9015(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9012(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_5 0 9018(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9020(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9024
		(_object
			(_prcs
				(line__9026(_arch 0 0 9026(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8990 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8991 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 8992 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 8993(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8993(_ent(_string \"leds_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 8995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds5 -3 0 8996(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 8998(_ent(_in))))
		(_port (_int leds5 -4 0 8998(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9007(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds5_out -4 0 9008(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9010(_arch(_uni))))
		(_var (_int leds5_zd -4 0 9030(_prcs 0((i 1)))))
		(_var (_int leds5_GlitchData -6 0 9031(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9029(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 53)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2985          1463644338685 Structure
(_unit VHDL (leds_4_b 0 9060(structure 0 9077))
	(_version vc6)
	(_time 1463644338686 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code ebb8e9b8bcbcbbfcece8adb4beeebdede9edb8edee)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916181)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9088(_ent (_in))))
				(_port (_int T -4 0 9088(_ent (_in))))
				(_port (_int PAD -4 0 9088(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9085(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_4 0 9091(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9093(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9097
		(_object
			(_prcs
				(line__9099(_arch 0 0 9099(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9063 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9064 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9065 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9066(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9066(_ent(_string \"leds_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 9068(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds4 -3 0 9069(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9071(_ent(_in))))
		(_port (_int leds4 -4 0 9071(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds4_out -4 0 9081(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9083(_arch(_uni))))
		(_var (_int leds4_zd -4 0 9103(_prcs 0((i 1)))))
		(_var (_int leds4_GlitchData -6 0 9104(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9102(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 52)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2985          1463644338699 Structure
(_unit VHDL (leds_3_b 0 9133(structure 0 9150))
	(_version vc6)
	(_time 1463644338700 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code fba8f9abacacabecfcf8bda4a9feadfdf9fda8fdfe)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916191)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9161(_ent (_in))))
				(_port (_int T -4 0 9161(_ent (_in))))
				(_port (_int PAD -4 0 9161(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9158(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_3 0 9164(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9166(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9170
		(_object
			(_prcs
				(line__9172(_arch 0 0 9172(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9136 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9137 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9138 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9139(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9139(_ent(_string \"leds_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 9141(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds3 -3 0 9142(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9144(_ent(_in))))
		(_port (_int leds3 -4 0 9144(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9153(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds3_out -4 0 9154(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9156(_arch(_uni))))
		(_var (_int leds3_zd -4 0 9176(_prcs 0((i 1)))))
		(_var (_int leds3_GlitchData -6 0 9177(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9175(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 51)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2985          1463644338714 Structure
(_unit VHDL (leds_2_b 0 9206(structure 0 9223))
	(_version vc6)
	(_time 1463644338715 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0a590b0c5e5d5a1d0d094c55590f5c0c080c590c0f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916197)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9234(_ent (_in))))
				(_port (_int T -4 0 9234(_ent (_in))))
				(_port (_int PAD -4 0 9234(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9231(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_2 0 9237(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9239(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9243
		(_object
			(_prcs
				(line__9245(_arch 0 0 9245(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9209 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9210 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9211 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9212(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9212(_ent(_string \"leds_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 9214(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds2 -3 0 9215(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9217(_ent(_in))))
		(_port (_int leds2 -4 0 9217(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9226(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds2_out -4 0 9227(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9229(_arch(_uni))))
		(_var (_int leds2_zd -4 0 9249(_prcs 0((i 1)))))
		(_var (_int leds2_GlitchData -6 0 9250(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9248(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 50)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2985          1463644338720 Structure
(_unit VHDL (leds_1_b 0 9279(structure 0 9296))
	(_version vc6)
	(_time 1463644338721 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 0a590b0c5e5d5a1d0d094c555a0f5c0c080c590c0f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916206)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9307(_ent (_in))))
				(_port (_int T -4 0 9307(_ent (_in))))
				(_port (_int PAD -4 0 9307(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9304(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_1 0 9310(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9312(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9316
		(_object
			(_prcs
				(line__9318(_arch 0 0 9318(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9282 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9283 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9284 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9285(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9285(_ent(_string \"leds_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 9287(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds1 -3 0 9288(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9290(_ent(_in))))
		(_port (_int leds1 -4 0 9290(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9299(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds1_out -4 0 9300(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9302(_arch(_uni))))
		(_var (_int leds1_zd -4 0 9322(_prcs 0((i 1)))))
		(_var (_int leds1_GlitchData -6 0 9323(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9321(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 49)
	)
	(_model . Structure 2 -1)
)
V 000050 55 2985          1463644338733 Structure
(_unit VHDL (leds_0_b 0 9352(structure 0 9369))
	(_version vc6)
	(_time 1463644338734 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 1a491b1d4e4d4a0d1d195c454b1f4c1c181c491c1f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916212)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 9380(_ent (_in))))
				(_port (_int T -4 0 9380(_ent (_in))))
				(_port (_int PAD -4 0 9380(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 9377(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_0 0 9383(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 9385(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9389
		(_object
			(_prcs
				(line__9391(_arch 0 0 9391(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9355 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9356 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9357 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9358(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9358(_ent(_string \"leds_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 9360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds0 -3 0 9361(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 9363(_ent(_in))))
		(_port (_int leds0 -4 0 9363(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 9372(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds0_out -4 0 9373(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 9375(_arch(_uni))))
		(_var (_int leds0_zd -4 0 9395(_prcs 0((i 1)))))
		(_var (_int leds0_GlitchData -6 0 9396(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 9394(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 48)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1383          1463644338748 Structure
(_unit VHDL (oschb 0 9425(structure 0 9432))
	(_version vc6)
	(_time 1463644338749 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 2a792e2f787d7d3c232d38702d2d292c292c222c28)
	(_ent
		(_time 1463643916222)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.osch
			(_object
				(_type (_int ~STRING~15128 1 2005(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int NOM_FREQ 0 1 2005(_ent(_string \"2.08"\))))
				(_port (_int STDBY -1 1 2007(_ent (_in))))
				(_port (_int OSC -1 1 2008(_ent (_out))))
				(_port (_int SEDSTDBY -1 1 2008(_ent (_out))))
			)
		)
	)
	(_inst INST10 0 9434(_comp .machxo2.components.osch)
		(_gen
			((NOM_FREQ)(_string \"20.46"\))
		)
		(_port
			((STDBY)(STDBY))
			((OSC)(OSC))
			((SEDSTDBY)(SEDSTDBY))
		)
		(_use (_ent machxo2 osch)
			(_gen
				((NOM_FREQ)(_string \"20.46"\))
			)
		)
	)
	(_object
		(_port (_int STDBY -1 0 9426(_ent(_in))))
		(_port (_int OSC -1 0 9426(_ent(_out))))
		(_port (_int SEDSTDBY -1 0 9426(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 1729          1463644338763 Structure
(_unit VHDL (inst_clk 0 9445(structure 0 9459))
	(_version vc6)
	(_time 1463644338764 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 396a623c656f6e2e3e3a7f636b3f6a3f6b3f303f6c)
	(_ent
		(_time 1463643916228)
	)
	(_vital vital_level0)
	(_comp
		(OSCHB
			(_object
				(_port (_int STDBY -3 0 9467(_ent (_in))))
				(_port (_int OSC -3 0 9467(_ent (_out))))
				(_port (_int SEDSTDBY -3 0 9467(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -3 0 9464(_ent (_out))))
			)
		)
	)
	(_inst inst_clk_OSCH 0 9470(_comp OSCHB)
		(_port
			((STDBY)(GNDI))
			((OSC)(OSC_out))
			((SEDSTDBY)(_open))
		)
		(_use (_ent . OSCHB)
		)
	)
	(_inst DRIVEGND 0 9472(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 9476
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9448 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9449 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9450 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9451(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9451(_ent(_string \"inst_clk"\))))
		(_port (_int OSC -3 0 9453(_ent(_out))))
		(_sig (_int OSC_out -3 0 9460(_arch(_uni((i 1))))))
		(_sig (_int GNDI -3 0 9462(_arch(_uni))))
		(_prcs
			(VitalBehavior(_arch 0 0 9480(_prcs (_simple)(_trgt(0))(_sens(1)))))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_model . Structure 1 -1)
)
V 000050 55 1271          1463644338777 Structure
(_unit VHDL (gsr5mode 0 9502(structure 0 9509))
	(_version vc6)
	(_time 1463644338778 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 491a1c4a431f1f5a4d4c0d134e4f4d4f4c4f4e4e4a)
	(_ent
		(_time 1463643916238)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 9512(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 9514(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 9503(_ent(_in))))
		(_sig (_int GSRMODE -1 0 9510(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 1782          1463644338783 Structure
(_unit VHDL (gsr_instb 0 9524(structure 0 9540))
	(_version vc6)
	(_time 1463644338784 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code 491a1c4a431f1f5c1c4b50134d4e4a4e4d4f4b4f4e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463643916253)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 9546(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 9549(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 9553
		(_object
			(_prcs
				(line__9555(_arch 0 0 9555(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9527 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9528 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 9529 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 9530(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9530(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 9532(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 9534(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 9543(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 9558(_prcs (_simple))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
V 000050 55 37200         1463644338855 Structure
(_unit VHDL (main 0 9579(structure 0 9588))
	(_version vc6)
	(_time 1463644338856 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters tan)
	(_code 97c4919891c0ca81c293c2c486cdcf91c291c39196919e)
	(_ent
		(_time 1463643916269)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int A1 -1 0 9681(_ent (_in))))
				(_port (_int DI1 -1 0 9681(_ent (_in))))
				(_port (_int LSR -1 0 9681(_ent (_in))))
				(_port (_int CLK -1 0 9682(_ent (_in))))
				(_port (_int F1 -1 0 9682(_ent (_out))))
				(_port (_int Q1 -1 0 9682(_ent (_out))))
				(_port (_int FCO -1 0 9683(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int A0 -1 0 9686(_ent (_in))))
				(_port (_int DI0 -1 0 9686(_ent (_in))))
				(_port (_int LSR -1 0 9686(_ent (_in))))
				(_port (_int CLK -1 0 9687(_ent (_in))))
				(_port (_int FCI -1 0 9687(_ent (_in))))
				(_port (_int F0 -1 0 9687(_ent (_out))))
				(_port (_int Q0 -1 0 9688(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int A0 -1 0 9691(_ent (_in))))
				(_port (_int DI0 -1 0 9691(_ent (_in))))
				(_port (_int CE -1 0 9691(_ent (_in))))
				(_port (_int CLK -1 0 9692(_ent (_in))))
				(_port (_int FCI -1 0 9692(_ent (_in))))
				(_port (_int F0 -1 0 9692(_ent (_out))))
				(_port (_int Q0 -1 0 9693(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int A1 -1 0 9696(_ent (_in))))
				(_port (_int A0 -1 0 9696(_ent (_in))))
				(_port (_int DI1 -1 0 9696(_ent (_in))))
				(_port (_int DI0 -1 0 9697(_ent (_in))))
				(_port (_int CE -1 0 9697(_ent (_in))))
				(_port (_int CLK -1 0 9697(_ent (_in))))
				(_port (_int FCI -1 0 9698(_ent (_in))))
				(_port (_int F0 -1 0 9698(_ent (_out))))
				(_port (_int Q0 -1 0 9698(_ent (_out))))
				(_port (_int F1 -1 0 9699(_ent (_out))))
				(_port (_int Q1 -1 0 9699(_ent (_out))))
				(_port (_int FCO -1 0 9699(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int A1 -1 0 9702(_ent (_in))))
				(_port (_int A0 -1 0 9702(_ent (_in))))
				(_port (_int DI1 -1 0 9702(_ent (_in))))
				(_port (_int DI0 -1 0 9703(_ent (_in))))
				(_port (_int CE -1 0 9703(_ent (_in))))
				(_port (_int CLK -1 0 9703(_ent (_in))))
				(_port (_int FCI -1 0 9704(_ent (_in))))
				(_port (_int F0 -1 0 9704(_ent (_out))))
				(_port (_int Q0 -1 0 9704(_ent (_out))))
				(_port (_int F1 -1 0 9705(_ent (_out))))
				(_port (_int Q1 -1 0 9705(_ent (_out))))
				(_port (_int FCO -1 0 9705(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int A1 -1 0 9708(_ent (_in))))
				(_port (_int A0 -1 0 9708(_ent (_in))))
				(_port (_int DI1 -1 0 9708(_ent (_in))))
				(_port (_int DI0 -1 0 9709(_ent (_in))))
				(_port (_int LSR -1 0 9709(_ent (_in))))
				(_port (_int CLK -1 0 9709(_ent (_in))))
				(_port (_int FCI -1 0 9710(_ent (_in))))
				(_port (_int F0 -1 0 9710(_ent (_out))))
				(_port (_int Q0 -1 0 9710(_ent (_out))))
				(_port (_int F1 -1 0 9711(_ent (_out))))
				(_port (_int Q1 -1 0 9711(_ent (_out))))
				(_port (_int FCO -1 0 9711(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int A1 -1 0 9714(_ent (_in))))
				(_port (_int A0 -1 0 9714(_ent (_in))))
				(_port (_int DI1 -1 0 9714(_ent (_in))))
				(_port (_int DI0 -1 0 9715(_ent (_in))))
				(_port (_int CE -1 0 9715(_ent (_in))))
				(_port (_int CLK -1 0 9715(_ent (_in))))
				(_port (_int FCI -1 0 9716(_ent (_in))))
				(_port (_int F0 -1 0 9716(_ent (_out))))
				(_port (_int Q0 -1 0 9716(_ent (_out))))
				(_port (_int F1 -1 0 9717(_ent (_out))))
				(_port (_int Q1 -1 0 9717(_ent (_out))))
				(_port (_int FCO -1 0 9717(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int A1 -1 0 9720(_ent (_in))))
				(_port (_int DI1 -1 0 9720(_ent (_in))))
				(_port (_int CE -1 0 9720(_ent (_in))))
				(_port (_int CLK -1 0 9721(_ent (_in))))
				(_port (_int F1 -1 0 9721(_ent (_out))))
				(_port (_int Q1 -1 0 9721(_ent (_out))))
				(_port (_int FCO -1 0 9722(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int A1 -1 0 9725(_ent (_in))))
				(_port (_int A0 -1 0 9725(_ent (_in))))
				(_port (_int DI1 -1 0 9725(_ent (_in))))
				(_port (_int DI0 -1 0 9726(_ent (_in))))
				(_port (_int LSR -1 0 9726(_ent (_in))))
				(_port (_int CLK -1 0 9726(_ent (_in))))
				(_port (_int FCI -1 0 9727(_ent (_in))))
				(_port (_int F0 -1 0 9727(_ent (_out))))
				(_port (_int Q0 -1 0 9727(_ent (_out))))
				(_port (_int F1 -1 0 9728(_ent (_out))))
				(_port (_int Q1 -1 0 9728(_ent (_out))))
				(_port (_int FCO -1 0 9728(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int C0 -1 0 9731(_ent (_in))))
				(_port (_int B0 -1 0 9731(_ent (_in))))
				(_port (_int A0 -1 0 9731(_ent (_in))))
				(_port (_int DI0 -1 0 9732(_ent (_in))))
				(_port (_int M1 -1 0 9732(_ent (_in))))
				(_port (_int CLK -1 0 9732(_ent (_in))))
				(_port (_int F0 -1 0 9733(_ent (_out))))
				(_port (_int Q0 -1 0 9733(_ent (_out))))
				(_port (_int Q1 -1 0 9733(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int C0 -1 0 9736(_ent (_in))))
				(_port (_int B0 -1 0 9736(_ent (_in))))
				(_port (_int DI0 -1 0 9736(_ent (_in))))
				(_port (_int CE -1 0 9737(_ent (_in))))
				(_port (_int CLK -1 0 9737(_ent (_in))))
				(_port (_int F0 -1 0 9737(_ent (_out))))
				(_port (_int Q0 -1 0 9738(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int D0 -1 0 9741(_ent (_in))))
				(_port (_int C0 -1 0 9741(_ent (_in))))
				(_port (_int A0 -1 0 9741(_ent (_in))))
				(_port (_int DI0 -1 0 9742(_ent (_in))))
				(_port (_int CE -1 0 9742(_ent (_in))))
				(_port (_int CLK -1 0 9742(_ent (_in))))
				(_port (_int F0 -1 0 9743(_ent (_out))))
				(_port (_int Q0 -1 0 9743(_ent (_out))))
			)
		)
		(inst_lcd_sender_SLICE_14
			(_object
				(_port (_int D0 -1 0 9746(_ent (_in))))
				(_port (_int C0 -1 0 9746(_ent (_in))))
				(_port (_int B0 -1 0 9746(_ent (_in))))
				(_port (_int A0 -1 0 9747(_ent (_in))))
				(_port (_int DI0 -1 0 9747(_ent (_in))))
				(_port (_int M1 -1 0 9747(_ent (_in))))
				(_port (_int CLK -1 0 9748(_ent (_in))))
				(_port (_int F0 -1 0 9748(_ent (_out))))
				(_port (_int Q0 -1 0 9748(_ent (_out))))
				(_port (_int Q1 -1 0 9749(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int D1 -1 0 9752(_ent (_in))))
				(_port (_int C1 -1 0 9752(_ent (_in))))
				(_port (_int D0 -1 0 9752(_ent (_in))))
				(_port (_int C0 -1 0 9753(_ent (_in))))
				(_port (_int A0 -1 0 9753(_ent (_in))))
				(_port (_int DI0 -1 0 9753(_ent (_in))))
				(_port (_int LSR -1 0 9754(_ent (_in))))
				(_port (_int CLK -1 0 9754(_ent (_in))))
				(_port (_int F0 -1 0 9754(_ent (_out))))
				(_port (_int Q0 -1 0 9755(_ent (_out))))
				(_port (_int F1 -1 0 9755(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int DI0 -1 0 9758(_ent (_in))))
				(_port (_int LSR -1 0 9758(_ent (_in))))
				(_port (_int CLK -1 0 9758(_ent (_in))))
				(_port (_int F0 -1 0 9759(_ent (_out))))
				(_port (_int Q0 -1 0 9759(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int DI0 -1 0 9762(_ent (_in))))
				(_port (_int LSR -1 0 9762(_ent (_in))))
				(_port (_int CLK -1 0 9762(_ent (_in))))
				(_port (_int F0 -1 0 9763(_ent (_out))))
				(_port (_int Q0 -1 0 9763(_ent (_out))))
			)
		)
		(SLICE_20
			(_object
				(_port (_int DI0 -1 0 9766(_ent (_in))))
				(_port (_int LSR -1 0 9766(_ent (_in))))
				(_port (_int CLK -1 0 9766(_ent (_in))))
				(_port (_int F0 -1 0 9767(_ent (_out))))
				(_port (_int Q0 -1 0 9767(_ent (_out))))
			)
		)
		(SLICE_22
			(_object
				(_port (_int DI0 -1 0 9770(_ent (_in))))
				(_port (_int LSR -1 0 9770(_ent (_in))))
				(_port (_int CLK -1 0 9770(_ent (_in))))
				(_port (_int F0 -1 0 9771(_ent (_out))))
				(_port (_int Q0 -1 0 9771(_ent (_out))))
			)
		)
		(SLICE_24
			(_object
				(_port (_int DI0 -1 0 9774(_ent (_in))))
				(_port (_int LSR -1 0 9774(_ent (_in))))
				(_port (_int CLK -1 0 9774(_ent (_in))))
				(_port (_int F0 -1 0 9775(_ent (_out))))
				(_port (_int Q0 -1 0 9775(_ent (_out))))
			)
		)
		(SLICE_26
			(_object
				(_port (_int DI0 -1 0 9778(_ent (_in))))
				(_port (_int LSR -1 0 9778(_ent (_in))))
				(_port (_int CLK -1 0 9778(_ent (_in))))
				(_port (_int F0 -1 0 9779(_ent (_out))))
				(_port (_int Q0 -1 0 9779(_ent (_out))))
				(_port (_int F1 -1 0 9779(_ent (_out))))
			)
		)
		(SLICE_27
			(_object
				(_port (_int D0 -1 0 9782(_ent (_in))))
				(_port (_int B0 -1 0 9782(_ent (_in))))
				(_port (_int LSR -1 0 9782(_ent (_in))))
				(_port (_int F0 -1 0 9783(_ent (_out))))
				(_port (_int Q0 -1 0 9783(_ent (_out))))
				(_port (_int F1 -1 0 9783(_ent (_out))))
			)
		)
		(i832_SLICE_28
			(_object
				(_port (_int D1 -1 0 9786(_ent (_in))))
				(_port (_int C1 -1 0 9786(_ent (_in))))
				(_port (_int B1 -1 0 9786(_ent (_in))))
				(_port (_int A1 -1 0 9787(_ent (_in))))
				(_port (_int D0 -1 0 9787(_ent (_in))))
				(_port (_int C0 -1 0 9787(_ent (_in))))
				(_port (_int B0 -1 0 9788(_ent (_in))))
				(_port (_int A0 -1 0 9788(_ent (_in))))
				(_port (_int M0 -1 0 9788(_ent (_in))))
				(_port (_int OFX0 -1 0 9789(_ent (_out))))
			)
		)
		(i828_SLICE_29
			(_object
				(_port (_int D1 -1 0 9792(_ent (_in))))
				(_port (_int C1 -1 0 9792(_ent (_in))))
				(_port (_int B1 -1 0 9792(_ent (_in))))
				(_port (_int A1 -1 0 9793(_ent (_in))))
				(_port (_int D0 -1 0 9793(_ent (_in))))
				(_port (_int C0 -1 0 9793(_ent (_in))))
				(_port (_int B0 -1 0 9794(_ent (_in))))
				(_port (_int A0 -1 0 9794(_ent (_in))))
				(_port (_int M0 -1 0 9794(_ent (_in))))
				(_port (_int OFX0 -1 0 9795(_ent (_out))))
			)
		)
		(SLICE_30
			(_object
				(_port (_int D1 -1 0 9798(_ent (_in))))
				(_port (_int C1 -1 0 9798(_ent (_in))))
				(_port (_int B1 -1 0 9798(_ent (_in))))
				(_port (_int A1 -1 0 9799(_ent (_in))))
				(_port (_int D0 -1 0 9799(_ent (_in))))
				(_port (_int A0 -1 0 9799(_ent (_in))))
				(_port (_int LSR -1 0 9800(_ent (_in))))
				(_port (_int F0 -1 0 9800(_ent (_out))))
				(_port (_int Q0 -1 0 9800(_ent (_out))))
				(_port (_int F1 -1 0 9801(_ent (_out))))
			)
		)
		(SLICE_31
			(_object
				(_port (_int D1 -1 0 9804(_ent (_in))))
				(_port (_int C1 -1 0 9804(_ent (_in))))
				(_port (_int D0 -1 0 9804(_ent (_in))))
				(_port (_int C0 -1 0 9805(_ent (_in))))
				(_port (_int B0 -1 0 9805(_ent (_in))))
				(_port (_int A0 -1 0 9805(_ent (_in))))
				(_port (_int F0 -1 0 9806(_ent (_out))))
				(_port (_int F1 -1 0 9806(_ent (_out))))
			)
		)
		(SLICE_32
			(_object
				(_port (_int D1 -1 0 9809(_ent (_in))))
				(_port (_int C1 -1 0 9809(_ent (_in))))
				(_port (_int B1 -1 0 9809(_ent (_in))))
				(_port (_int A1 -1 0 9810(_ent (_in))))
				(_port (_int D0 -1 0 9810(_ent (_in))))
				(_port (_int C0 -1 0 9810(_ent (_in))))
				(_port (_int B0 -1 0 9811(_ent (_in))))
				(_port (_int A0 -1 0 9811(_ent (_in))))
				(_port (_int LSR -1 0 9811(_ent (_in))))
				(_port (_int F0 -1 0 9812(_ent (_out))))
				(_port (_int Q0 -1 0 9812(_ent (_out))))
				(_port (_int F1 -1 0 9812(_ent (_out))))
			)
		)
		(SLICE_33
			(_object
				(_port (_int D1 -1 0 9815(_ent (_in))))
				(_port (_int C1 -1 0 9815(_ent (_in))))
				(_port (_int D0 -1 0 9815(_ent (_in))))
				(_port (_int C0 -1 0 9816(_ent (_in))))
				(_port (_int B0 -1 0 9816(_ent (_in))))
				(_port (_int A0 -1 0 9816(_ent (_in))))
				(_port (_int LSR -1 0 9817(_ent (_in))))
				(_port (_int F0 -1 0 9817(_ent (_out))))
				(_port (_int Q0 -1 0 9817(_ent (_out))))
				(_port (_int F1 -1 0 9818(_ent (_out))))
			)
		)
		(SLICE_34
			(_object
				(_port (_int D1 -1 0 9821(_ent (_in))))
				(_port (_int C1 -1 0 9821(_ent (_in))))
				(_port (_int D0 -1 0 9821(_ent (_in))))
				(_port (_int C0 -1 0 9822(_ent (_in))))
				(_port (_int B0 -1 0 9822(_ent (_in))))
				(_port (_int A0 -1 0 9822(_ent (_in))))
				(_port (_int LSR -1 0 9823(_ent (_in))))
				(_port (_int F0 -1 0 9823(_ent (_out))))
				(_port (_int Q0 -1 0 9823(_ent (_out))))
				(_port (_int F1 -1 0 9824(_ent (_out))))
			)
		)
		(SLICE_35
			(_object
				(_port (_int D1 -1 0 9827(_ent (_in))))
				(_port (_int C1 -1 0 9827(_ent (_in))))
				(_port (_int B1 -1 0 9827(_ent (_in))))
				(_port (_int A1 -1 0 9828(_ent (_in))))
				(_port (_int D0 -1 0 9828(_ent (_in))))
				(_port (_int C0 -1 0 9828(_ent (_in))))
				(_port (_int B0 -1 0 9829(_ent (_in))))
				(_port (_int A0 -1 0 9829(_ent (_in))))
				(_port (_int LSR -1 0 9829(_ent (_in))))
				(_port (_int F0 -1 0 9830(_ent (_out))))
				(_port (_int Q0 -1 0 9830(_ent (_out))))
				(_port (_int F1 -1 0 9830(_ent (_out))))
			)
		)
		(SLICE_36
			(_object
				(_port (_int D1 -1 0 9833(_ent (_in))))
				(_port (_int C1 -1 0 9833(_ent (_in))))
				(_port (_int B1 -1 0 9833(_ent (_in))))
				(_port (_int A1 -1 0 9834(_ent (_in))))
				(_port (_int D0 -1 0 9834(_ent (_in))))
				(_port (_int C0 -1 0 9834(_ent (_in))))
				(_port (_int B0 -1 0 9835(_ent (_in))))
				(_port (_int A0 -1 0 9835(_ent (_in))))
				(_port (_int M1 -1 0 9835(_ent (_in))))
				(_port (_int M0 -1 0 9836(_ent (_in))))
				(_port (_int CLK -1 0 9836(_ent (_in))))
				(_port (_int F0 -1 0 9836(_ent (_out))))
				(_port (_int Q0 -1 0 9837(_ent (_out))))
				(_port (_int F1 -1 0 9837(_ent (_out))))
				(_port (_int Q1 -1 0 9837(_ent (_out))))
			)
		)
		(SLICE_37
			(_object
				(_port (_int D1 -1 0 9840(_ent (_in))))
				(_port (_int C1 -1 0 9840(_ent (_in))))
				(_port (_int B1 -1 0 9840(_ent (_in))))
				(_port (_int A1 -1 0 9841(_ent (_in))))
				(_port (_int D0 -1 0 9841(_ent (_in))))
				(_port (_int C0 -1 0 9841(_ent (_in))))
				(_port (_int B0 -1 0 9842(_ent (_in))))
				(_port (_int A0 -1 0 9842(_ent (_in))))
				(_port (_int M0 -1 0 9842(_ent (_in))))
				(_port (_int CLK -1 0 9843(_ent (_in))))
				(_port (_int F0 -1 0 9843(_ent (_out))))
				(_port (_int Q0 -1 0 9843(_ent (_out))))
				(_port (_int F1 -1 0 9844(_ent (_out))))
			)
		)
		(lcd_bus_8_B
			(_object
				(_port (_int PADDO -1 0 9847(_ent (_in))))
				(_port (_int lcdbus8 -1 0 9847(_ent (_out))))
			)
		)
		(lcd_bus_9_B
			(_object
				(_port (_int PADDO -1 0 9850(_ent (_in))))
				(_port (_int lcdbus9 -1 0 9850(_ent (_out))))
			)
		)
		(lcd_bus_4_B
			(_object
				(_port (_int PADDO -1 0 9853(_ent (_in))))
				(_port (_int lcdbus4 -1 0 9853(_ent (_out))))
			)
		)
		(lcd_bus_5_B
			(_object
				(_port (_int PADDO -1 0 9856(_ent (_in))))
				(_port (_int lcdbus5 -1 0 9856(_ent (_out))))
			)
		)
		(lcd_bus_6_B
			(_object
				(_port (_int PADDO -1 0 9859(_ent (_in))))
				(_port (_int lcdbus6 -1 0 9859(_ent (_out))))
			)
		)
		(lcd_bus_7_B
			(_object
				(_port (_int PADDO -1 0 9862(_ent (_in))))
				(_port (_int lcdbus7 -1 0 9862(_ent (_out))))
			)
		)
		(lcd_bus_12_B
			(_object
				(_port (_int PADDO -1 0 9865(_ent (_in))))
				(_port (_int lcdbus12 -1 0 9865(_ent (_out))))
			)
		)
		(lcd_bus_3_B
			(_object
				(_port (_int PADDO -1 0 9868(_ent (_in))))
				(_port (_int lcdbus3 -1 0 9868(_ent (_out))))
			)
		)
		(lcd_bus_2_B
			(_object
				(_port (_int PADDO -1 0 9871(_ent (_in))))
				(_port (_int lcdbus2 -1 0 9871(_ent (_out))))
			)
		)
		(lcd_bus_11_B
			(_object
				(_port (_int PADDO -1 0 9874(_ent (_in))))
				(_port (_int lcdbus11 -1 0 9874(_ent (_out))))
			)
		)
		(lcd_bus_13_B
			(_object
				(_port (_int PADDO -1 0 9877(_ent (_in))))
				(_port (_int lcdbus13 -1 0 9877(_ent (_out))))
			)
		)
		(lcd_bus_14_B
			(_object
				(_port (_int PADDO -1 0 9880(_ent (_in))))
				(_port (_int lcdbus14 -1 0 9880(_ent (_out))))
			)
		)
		(lcd_bus_15_B
			(_object
				(_port (_int PADDO -1 0 9883(_ent (_in))))
				(_port (_int lcdbus15 -1 0 9883(_ent (_out))))
			)
		)
		(lcd_bus_10_B
			(_object
				(_port (_int PADDO -1 0 9886(_ent (_in))))
				(_port (_int lcdbus10 -1 0 9886(_ent (_out))))
			)
		)
		(lcd_bus_1_B
			(_object
				(_port (_int PADDO -1 0 9889(_ent (_in))))
				(_port (_int lcdbus1 -1 0 9889(_ent (_out))))
			)
		)
		(lcd_bus_0_B
			(_object
				(_port (_int PADDO -1 0 9892(_ent (_in))))
				(_port (_int lcdbus0 -1 0 9892(_ent (_out))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 9895(_ent (_in))))
				(_port (_int lcdrs -1 0 9895(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 9898(_ent (_in))))
				(_port (_int lcdwr -1 0 9898(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 9901(_ent (_in))))
				(_port (_int lcdreset -1 0 9901(_ent (_out))))
			)
		)
		(lcd_teB
			(_object
				(_port (_int PADDO -1 0 9904(_ent (_in))))
				(_port (_int lcdte -1 0 9904(_ent (_out))))
			)
		)
		(leds_7_B
			(_object
				(_port (_int PADDO -1 0 9907(_ent (_in))))
				(_port (_int leds7 -1 0 9907(_ent (_out))))
			)
		)
		(leds_6_B
			(_object
				(_port (_int PADDO -1 0 9910(_ent (_in))))
				(_port (_int leds6 -1 0 9910(_ent (_out))))
			)
		)
		(leds_5_B
			(_object
				(_port (_int PADDO -1 0 9913(_ent (_in))))
				(_port (_int leds5 -1 0 9913(_ent (_out))))
			)
		)
		(leds_4_B
			(_object
				(_port (_int PADDO -1 0 9916(_ent (_in))))
				(_port (_int leds4 -1 0 9916(_ent (_out))))
			)
		)
		(leds_3_B
			(_object
				(_port (_int PADDO -1 0 9919(_ent (_in))))
				(_port (_int leds3 -1 0 9919(_ent (_out))))
			)
		)
		(leds_2_B
			(_object
				(_port (_int PADDO -1 0 9922(_ent (_in))))
				(_port (_int leds2 -1 0 9922(_ent (_out))))
			)
		)
		(leds_1_B
			(_object
				(_port (_int PADDO -1 0 9925(_ent (_in))))
				(_port (_int leds1 -1 0 9925(_ent (_out))))
			)
		)
		(leds_0_B
			(_object
				(_port (_int PADDO -1 0 9928(_ent (_in))))
				(_port (_int leds0 -1 0 9928(_ent (_out))))
			)
		)
		(inst_clk
			(_object
				(_port (_int OSC -1 0 9931(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 9934(_ent (_in))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 9937(_comp SLICE_0)
		(_port
			((A1)(n6))
			((DI1)(n35))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((F1)(n35))
			((Q1)(n6))
			((FCO)(n1061))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 9940(_comp SLICE_1)
		(_port
			((A0)(count_5))
			((DI0)(n30))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1063))
			((F0)(n30))
			((Q0)(count_5))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 9943(_comp SLICE_2)
		(_port
			((A0)(tmp_7))
			((DI0)(n38))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1060))
			((F0)(n38))
			((Q0)(tmp_7))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 9946(_comp SLICE_3)
		(_port
			((A1)(tmp_6))
			((A0)(tmp_5))
			((DI1)(n39))
			((DI0)(n40))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1059))
			((F0)(n40))
			((Q0)(tmp_5))
			((F1)(n39))
			((Q1)(tmp_6))
			((FCO)(n1060))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 9950(_comp SLICE_4)
		(_port
			((A1)(tmp_2))
			((A0)(tmp_1))
			((DI1)(n43))
			((DI0)(n44))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1057))
			((F0)(n44))
			((Q0)(tmp_1))
			((F1)(n43))
			((Q1)(tmp_2))
			((FCO)(n1058))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 9954(_comp SLICE_5)
		(_port
			((A1)(count_4))
			((A0)(count_3))
			((DI1)(n31))
			((DI0)(n32))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1062))
			((F0)(n32))
			((Q0)(count_3))
			((F1)(n31))
			((Q1)(count_4))
			((FCO)(n1063))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 9958(_comp SLICE_6)
		(_port
			((A1)(tmp_4))
			((A0)(tmp_3))
			((DI1)(n41))
			((DI0)(n42))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((FCI)(n1058))
			((F0)(n42))
			((Q0)(tmp_3))
			((F1)(n41))
			((Q1)(tmp_4))
			((FCO)(n1059))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 9962(_comp SLICE_7)
		(_port
			((A1)(tmp_0))
			((DI1)(n45))
			((CE)(clk133_enable_9))
			((CLK)(clk133))
			((F1)(n45))
			((Q1)(tmp_0))
			((FCO)(n1057))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 9965(_comp SLICE_8)
		(_port
			((A1)(count_2))
			((A0)(count_1))
			((DI1)(n33))
			((DI0)(n34))
			((LSR)(clk133_enable_8))
			((CLK)(clk133))
			((FCI)(n1061))
			((F0)(n34))
			((Q0)(count_1))
			((F1)(n33))
			((Q1)(count_2))
			((FCO)(n1062))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_11I 0 9969(_comp SLICE_11)
		(_port
			((C0)(n577))
			((B0)(n576))
			((A0)(n343))
			((DI0)(clk133_enable_10))
			((M1)(inst_lcd_sender_n338))
			((CLK)(clk133))
			((F0)(clk133_enable_10))
			((Q0)(inst_lcd_sender_n342))
			((Q1)(inst_lcd_sender_n358))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 9973(_comp SLICE_12)
		(_port
			((C0)(n580))
			((B0)(n581))
			((DI0)(n1124))
			((CE)(clk133_enable_10))
			((CLK)(clk133))
			((F0)(n1124))
			((Q0)(lcd_rs_c))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 9976(_comp SLICE_13)
		(_port
			((D0)(n1096))
			((C0)(tmp_0))
			((A0)(lcd_te_c))
			((DI0)(lcd_te_N_87))
			((CE)(clk133_enable_8))
			((CLK)(clk133))
			((F0)(lcd_te_N_87))
			((Q0)(lcd_te_c))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst inst_lcd_sender_SLICE_14I 0 9980(_comp inst_lcd_sender_SLICE_14)
		(_port
			((D0)(inst_lcd_sender_n341))
			((C0)(inst_lcd_sender_n358))
			((B0)(lcd_wr_c))
			((A0)(clk133_enable_10))
			((DI0)(inst_lcd_sender_lcd_wr_N_152))
			((M1)(inst_lcd_sender_n342))
			((CLK)(clk133))
			((F0)(inst_lcd_sender_lcd_wr_N_152))
			((Q0)(lcd_wr_c))
			((Q1)(inst_lcd_sender_n341))
		)
		(_use (_ent . inst_lcd_sender_SLICE_14)
		)
	)
	(_inst SLICE_15I 0 9986(_comp SLICE_15)
		(_port
			((D1)(n577))
			((C1)(n576))
			((D0)(n577))
			((C0)(n576))
			((A0)(n343))
			((DI0)(n565))
			((LSR)(inst_lcd_sender_n358))
			((CLK)(clk133))
			((F0)(n565))
			((Q0)(n343))
			((F1)(n1125))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 9990(_comp SLICE_16)
		(_port
			((DI0)(n1139_001_BUF1))
			((LSR)(n1122))
			((CLK)(FSM_lcd_arbiter_3_N_2_0))
			((F0)(n1139_001_BUF1))
			((Q0)(n572))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst SLICE_18I 0 9993(_comp SLICE_18)
		(_port
			((DI0)(n1139_000_BUF1))
			((LSR)(lcd_sender_go_N_100))
			((CLK)(lcd_sender_go_N_100))
			((F0)(n1139_000_BUF1))
			((Q0)(n576))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst SLICE_20I 0 9996(_comp SLICE_20)
		(_port
			((DI0)(n1139))
			((LSR)(lcd_sender_data1command0_N_92))
			((CLK)(lcd_sender_data1command0_N_92))
			((F0)(n1139))
			((Q0)(n580))
		)
		(_use (_ent . SLICE_20)
		)
	)
	(_inst SLICE_22I 0 9999(_comp SLICE_22)
		(_port
			((DI0)(n1139_004_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_17))
			((CLK)(leds_c_generated_1))
			((F0)(n1139_004_BUF1))
			((Q0)(n584))
		)
		(_use (_ent . SLICE_22)
		)
	)
	(_inst SLICE_24I 0 10002(_comp SLICE_24)
		(_port
			((DI0)(n1139_003_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_14))
			((CLK)(leds_c_generated_2))
			((F0)(n1139_003_BUF1))
			((Q0)(n588))
		)
		(_use (_ent . SLICE_24)
		)
	)
	(_inst SLICE_26I 0 10005(_comp SLICE_26)
		(_port
			((DI0)(n1139_002_BUF1))
			((LSR)(FSM_lcd_arbiter_3_N_11))
			((CLK)(leds_c_generated_3))
			((F0)(n1139_002_BUF1))
			((Q0)(n592))
			((F1)(GND_net))
		)
		(_use (_ent . SLICE_26)
		)
	)
	(_inst SLICE_27I 0 10009(_comp SLICE_27)
		(_port
			((D0)(count_2))
			((B0)(count_1))
			((LSR)(leds_c_generated_3))
			((F0)(n4))
			((Q0)(n593))
			((F1)(VCC_net))
		)
		(_use (_ent . SLICE_27)
		)
	)
	(_inst i832_SLICE_28I 0 10012(_comp i832_SLICE_28)
		(_port
			((D1)(n592))
			((C1)(n577))
			((B1)(n593))
			((A1)(n576))
			((D0)(n1129))
			((C0)(n1127))
			((B0)(n1125))
			((A0)(n1128))
			((M0)(n1126))
			((OFX0)(lcd_sender_go_N_100))
		)
		(_use (_ent . i832_SLICE_28)
		)
	)
	(_inst i828_SLICE_29I 0 10015(_comp i828_SLICE_29)
		(_port
			((D1)(n581))
			((C1)(n592))
			((B1)(n580))
			((A1)(n593))
			((D0)(n1128))
			((C0)(n1129))
			((B0)(n1124))
			((A0)(n1127))
			((M0)(n1126))
			((OFX0)(lcd_sender_data1command0_N_92))
		)
		(_use (_ent . i828_SLICE_29)
		)
	)
	(_inst SLICE_30I 0 10019(_comp SLICE_30)
		(_port
			((D1)(n1126))
			((C1)(n1127))
			((B1)(n1128))
			((A1)(n1129))
			((D0)(n572))
			((A0)(n573))
			((LSR)(leds_c_generated_2))
			((F0)(n1129))
			((Q0)(n589))
			((F1)(FSM_lcd_arbiter_3_N_2_0))
		)
		(_use (_ent . SLICE_30)
		)
	)
	(_inst SLICE_31I 0 10023(_comp SLICE_31)
		(_port
			((D1)(n593))
			((C1)(n592))
			((D0)(n1126))
			((C0)(n1128))
			((B0)(n1129))
			((A0)(n1127))
			((F0)(n1122))
			((F1)(n1128))
		)
		(_use (_ent . SLICE_31)
		)
	)
	(_inst SLICE_32I 0 10026(_comp SLICE_32)
		(_port
			((D1)(tmp_5))
			((C1)(n12))
			((B1)(tmp_4))
			((A1)(tmp_7))
			((D0)(tmp_6))
			((C0)(tmp_3))
			((B0)(tmp_2))
			((A0)(tmp_1))
			((LSR)(leds_c_generated_1))
			((F0)(n12))
			((Q0)(n585))
			((F1)(n1096))
		)
		(_use (_ent . SLICE_32)
		)
	)
	(_inst SLICE_33I 0 10030(_comp SLICE_33)
		(_port
			((D1)(n585))
			((C1)(n584))
			((D0)(n1126))
			((C0)(n1128))
			((B0)(n1127))
			((A0)(n1129))
			((LSR)(lcd_sender_go_N_100))
			((F0)(FSM_lcd_arbiter_3_N_17))
			((Q0)(n577))
			((F1)(n1127))
		)
		(_use (_ent . SLICE_33)
		)
	)
	(_inst SLICE_34I 0 10034(_comp SLICE_34)
		(_port
			((D1)(n588))
			((C1)(n589))
			((D0)(n1129))
			((C0)(n1126))
			((B0)(n1128))
			((A0)(n1127))
			((LSR)(lcd_sender_data1command0_N_92))
			((F0)(leds_c_generated_1))
			((Q0)(n581))
			((F1)(n1126))
		)
		(_use (_ent . SLICE_34)
		)
	)
	(_inst SLICE_35I 0 10038(_comp SLICE_35)
		(_port
			((D1)(count_5))
			((C1)(count_3))
			((B1)(n4))
			((A1)(count_4))
			((D0)(tmp_0))
			((C0)(clk133_enable_8))
			((B0)(lcd_te_c))
			((A0)(n1096))
			((LSR)(FSM_lcd_arbiter_3_N_2_0))
			((F0)(clk133_enable_9))
			((Q0)(n573))
			((F1)(clk133_enable_8))
		)
		(_use (_ent . SLICE_35)
		)
	)
	(_inst SLICE_36I 0 10043(_comp SLICE_36)
		(_port
			((D1)(n1128))
			((C1)(n1126))
			((B1)(n1127))
			((A1)(n1129))
			((D0)(n1128))
			((C0)(n1126))
			((B0)(n1127))
			((A0)(n1129))
			((M1)(inst_lcd_sender_n340))
			((M0)(inst_lcd_sender_n341))
			((CLK)(clk133))
			((F0)(FSM_lcd_arbiter_3_N_14))
			((Q0)(inst_lcd_sender_n340))
			((F1)(FSM_lcd_arbiter_3_N_11))
			((Q1)(inst_lcd_sender_n339))
		)
		(_use (_ent . SLICE_36)
		)
	)
	(_inst SLICE_37I 0 10049(_comp SLICE_37)
		(_port
			((D1)(n1129))
			((C1)(n1127))
			((B1)(n1128))
			((A1)(n1126))
			((D0)(n1129))
			((C0)(n1127))
			((B0)(n1128))
			((A0)(n1126))
			((M0)(inst_lcd_sender_n339))
			((CLK)(clk133))
			((F0)(leds_c_generated_2))
			((Q0)(inst_lcd_sender_n338))
			((F1)(leds_c_generated_3))
		)
		(_use (_ent . SLICE_37)
		)
	)
	(_inst lcd_bus_8_I 0 10054(_comp lcd_bus_8_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus8)(lcd_bus(8)))
		)
		(_use (_ent . lcd_bus_8_B)
		)
	)
	(_inst lcd_bus_9_I 0 10056(_comp lcd_bus_9_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus9)(lcd_bus(9)))
		)
		(_use (_ent . lcd_bus_9_B)
		)
	)
	(_inst lcd_bus_4_I 0 10058(_comp lcd_bus_4_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus4)(lcd_bus(4)))
		)
		(_use (_ent . lcd_bus_4_B)
		)
	)
	(_inst lcd_bus_5_I 0 10060(_comp lcd_bus_5_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus5)(lcd_bus(5)))
		)
		(_use (_ent . lcd_bus_5_B)
		)
	)
	(_inst lcd_bus_6_I 0 10062(_comp lcd_bus_6_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus6)(lcd_bus(6)))
		)
		(_use (_ent . lcd_bus_6_B)
		)
	)
	(_inst lcd_bus_7_I 0 10064(_comp lcd_bus_7_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus7)(lcd_bus(7)))
		)
		(_use (_ent . lcd_bus_7_B)
		)
	)
	(_inst lcd_bus_12_I 0 10066(_comp lcd_bus_12_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus12)(lcd_bus(12)))
		)
		(_use (_ent . lcd_bus_12_B)
		)
	)
	(_inst lcd_bus_3_I 0 10068(_comp lcd_bus_3_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus3)(lcd_bus(3)))
		)
		(_use (_ent . lcd_bus_3_B)
		)
	)
	(_inst lcd_bus_2_I 0 10070(_comp lcd_bus_2_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus2)(lcd_bus(2)))
		)
		(_use (_ent . lcd_bus_2_B)
		)
	)
	(_inst lcd_bus_11_I 0 10072(_comp lcd_bus_11_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus11)(lcd_bus(11)))
		)
		(_use (_ent . lcd_bus_11_B)
		)
	)
	(_inst lcd_bus_13_I 0 10074(_comp lcd_bus_13_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus13)(lcd_bus(13)))
		)
		(_use (_ent . lcd_bus_13_B)
		)
	)
	(_inst lcd_bus_14_I 0 10076(_comp lcd_bus_14_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus14)(lcd_bus(14)))
		)
		(_use (_ent . lcd_bus_14_B)
		)
	)
	(_inst lcd_bus_15_I 0 10078(_comp lcd_bus_15_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus15)(lcd_bus(15)))
		)
		(_use (_ent . lcd_bus_15_B)
		)
	)
	(_inst lcd_bus_10_I 0 10080(_comp lcd_bus_10_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus10)(lcd_bus(10)))
		)
		(_use (_ent . lcd_bus_10_B)
		)
	)
	(_inst lcd_bus_1_I 0 10082(_comp lcd_bus_1_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus1)(lcd_bus(1)))
		)
		(_use (_ent . lcd_bus_1_B)
		)
	)
	(_inst lcd_bus_0_I 0 10084(_comp lcd_bus_0_B)
		(_port
			((PADDO)(GND_net))
			((lcdbus0)(lcd_bus(0)))
		)
		(_use (_ent . lcd_bus_0_B)
		)
	)
	(_inst lcd_rsI 0 10086(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_wrI 0 10088(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst lcd_resetI 0 10090(_comp lcd_resetB)
		(_port
			((PADDO)(GND_net))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_teI 0 10092(_comp lcd_teB)
		(_port
			((PADDO)(lcd_te_c))
			((lcdte)(lcd_te))
		)
		(_use (_ent . lcd_teB)
		)
	)
	(_inst leds_7_I 0 10094(_comp leds_7_B)
		(_port
			((PADDO)(VCC_net))
			((leds7)(leds(7)))
		)
		(_use (_ent . leds_7_B)
		)
	)
	(_inst leds_6_I 0 10096(_comp leds_6_B)
		(_port
			((PADDO)(VCC_net))
			((leds6)(leds(6)))
		)
		(_use (_ent . leds_6_B)
		)
	)
	(_inst leds_5_I 0 10098(_comp leds_5_B)
		(_port
			((PADDO)(VCC_net))
			((leds5)(leds(5)))
		)
		(_use (_ent . leds_5_B)
		)
	)
	(_inst leds_4_I 0 10100(_comp leds_4_B)
		(_port
			((PADDO)(VCC_net))
			((leds4)(leds(4)))
		)
		(_use (_ent . leds_4_B)
		)
	)
	(_inst leds_3_I 0 10102(_comp leds_3_B)
		(_port
			((PADDO)(VCC_net))
			((leds3)(leds(3)))
		)
		(_use (_ent . leds_3_B)
		)
	)
	(_inst leds_2_I 0 10104(_comp leds_2_B)
		(_port
			((PADDO)(VCC_net))
			((leds2)(leds(2)))
		)
		(_use (_ent . leds_2_B)
		)
	)
	(_inst leds_1_I 0 10106(_comp leds_1_B)
		(_port
			((PADDO)(VCC_net))
			((leds1)(leds(1)))
		)
		(_use (_ent . leds_1_B)
		)
	)
	(_inst leds_0_I 0 10108(_comp leds_0_B)
		(_port
			((PADDO)(VCC_net))
			((leds0)(leds(0)))
		)
		(_use (_ent . leds_0_B)
		)
	)
	(_inst inst_clkI 0 10110(_comp inst_clk)
		(_port
			((OSC)(clk133))
		)
		(_use (_ent . inst_clk)
		)
	)
	(_inst GSR_INST 0 10112(_comp GSR_INSTB)
		(_port
			((GSRNET)(lcd_te_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst PUR_INST 0 10114(_comp .machxo2.components.pur)
		(_port
			((pur)(VCC_net))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9580(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_bus 0 0 9580(_ent(_out))))
		(_port (_int lcd_rs -1 0 9580(_ent(_out))))
		(_port (_int lcd_wr -1 0 9581(_ent(_out))))
		(_port (_int lcd_reset -1 0 9581(_ent(_out))))
		(_port (_int lcd_te -1 0 9582(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9582(_array -1 ((_dto i 7 i 0)))))
		(_port (_int leds 1 0 9582(_ent(_out))))
		(_sig (_int n6 -1 0 9589(_arch(_uni))))
		(_sig (_int n35 -1 0 9590(_arch(_uni))))
		(_sig (_int clk133_enable_8 -1 0 9591(_arch(_uni))))
		(_sig (_int clk133 -1 0 9592(_arch(_uni))))
		(_sig (_int n1061 -1 0 9593(_arch(_uni))))
		(_sig (_int count_5 -1 0 9594(_arch(_uni))))
		(_sig (_int n30 -1 0 9595(_arch(_uni))))
		(_sig (_int n1063 -1 0 9596(_arch(_uni))))
		(_sig (_int tmp_7 -1 0 9597(_arch(_uni))))
		(_sig (_int n38 -1 0 9598(_arch(_uni))))
		(_sig (_int clk133_enable_9 -1 0 9599(_arch(_uni))))
		(_sig (_int n1060 -1 0 9600(_arch(_uni))))
		(_sig (_int tmp_6 -1 0 9601(_arch(_uni))))
		(_sig (_int tmp_5 -1 0 9602(_arch(_uni))))
		(_sig (_int n39 -1 0 9603(_arch(_uni))))
		(_sig (_int n40 -1 0 9604(_arch(_uni))))
		(_sig (_int n1059 -1 0 9605(_arch(_uni))))
		(_sig (_int tmp_2 -1 0 9606(_arch(_uni))))
		(_sig (_int tmp_1 -1 0 9607(_arch(_uni))))
		(_sig (_int n43 -1 0 9608(_arch(_uni))))
		(_sig (_int n44 -1 0 9609(_arch(_uni))))
		(_sig (_int n1057 -1 0 9610(_arch(_uni))))
		(_sig (_int n1058 -1 0 9611(_arch(_uni))))
		(_sig (_int count_4 -1 0 9612(_arch(_uni))))
		(_sig (_int count_3 -1 0 9613(_arch(_uni))))
		(_sig (_int n31 -1 0 9614(_arch(_uni))))
		(_sig (_int n32 -1 0 9615(_arch(_uni))))
		(_sig (_int n1062 -1 0 9616(_arch(_uni))))
		(_sig (_int tmp_4 -1 0 9617(_arch(_uni))))
		(_sig (_int tmp_3 -1 0 9618(_arch(_uni))))
		(_sig (_int n41 -1 0 9619(_arch(_uni))))
		(_sig (_int n42 -1 0 9620(_arch(_uni))))
		(_sig (_int tmp_0 -1 0 9621(_arch(_uni))))
		(_sig (_int n45 -1 0 9622(_arch(_uni))))
		(_sig (_int count_2 -1 0 9623(_arch(_uni))))
		(_sig (_int count_1 -1 0 9624(_arch(_uni))))
		(_sig (_int n33 -1 0 9625(_arch(_uni))))
		(_sig (_int n34 -1 0 9626(_arch(_uni))))
		(_sig (_int n577 -1 0 9627(_arch(_uni))))
		(_sig (_int n576 -1 0 9628(_arch(_uni))))
		(_sig (_int n343 -1 0 9629(_arch(_uni))))
		(_sig (_int clk133_enable_10 -1 0 9630(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n338 -1 0 9631(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n342 -1 0 9632(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n358 -1 0 9633(_arch(_uni))))
		(_sig (_int n580 -1 0 9634(_arch(_uni))))
		(_sig (_int n581 -1 0 9635(_arch(_uni))))
		(_sig (_int n1124 -1 0 9636(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 9637(_arch(_uni))))
		(_sig (_int n1096 -1 0 9638(_arch(_uni))))
		(_sig (_int lcd_te_c -1 0 9639(_arch(_uni))))
		(_sig (_int lcd_te_N_87 -1 0 9640(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n341 -1 0 9641(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 9642(_arch(_uni))))
		(_sig (_int inst_lcd_sender_lcd_wr_N_152 -1 0 9643(_arch(_uni))))
		(_sig (_int n565 -1 0 9644(_arch(_uni))))
		(_sig (_int n1125 -1 0 9645(_arch(_uni))))
		(_sig (_int n1139_001_BUF1 -1 0 9646(_arch(_uni))))
		(_sig (_int n1122 -1 0 9647(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_2_0 -1 0 9648(_arch(_uni))))
		(_sig (_int n572 -1 0 9649(_arch(_uni))))
		(_sig (_int n1139_000_BUF1 -1 0 9650(_arch(_uni))))
		(_sig (_int lcd_sender_go_N_100 -1 0 9651(_arch(_uni))))
		(_sig (_int n1139 -1 0 9652(_arch(_uni))))
		(_sig (_int lcd_sender_data1command0_N_92 -1 0 9653(_arch(_uni))))
		(_sig (_int n1139_004_BUF1 -1 0 9654(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_17 -1 0 9655(_arch(_uni))))
		(_sig (_int leds_c_generated_1 -1 0 9656(_arch(_uni))))
		(_sig (_int n584 -1 0 9657(_arch(_uni))))
		(_sig (_int n1139_003_BUF1 -1 0 9658(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_14 -1 0 9659(_arch(_uni))))
		(_sig (_int leds_c_generated_2 -1 0 9660(_arch(_uni))))
		(_sig (_int n588 -1 0 9661(_arch(_uni))))
		(_sig (_int n1139_002_BUF1 -1 0 9662(_arch(_uni))))
		(_sig (_int FSM_lcd_arbiter_3_N_11 -1 0 9663(_arch(_uni))))
		(_sig (_int leds_c_generated_3 -1 0 9664(_arch(_uni))))
		(_sig (_int n592 -1 0 9665(_arch(_uni))))
		(_sig (_int GND_net -1 0 9666(_arch(_uni))))
		(_sig (_int n4 -1 0 9667(_arch(_uni))))
		(_sig (_int n593 -1 0 9668(_arch(_uni))))
		(_sig (_int VCC_net -1 0 9669(_arch(_uni))))
		(_sig (_int n1129 -1 0 9670(_arch(_uni))))
		(_sig (_int n1127 -1 0 9671(_arch(_uni))))
		(_sig (_int n1128 -1 0 9672(_arch(_uni))))
		(_sig (_int n1126 -1 0 9673(_arch(_uni))))
		(_sig (_int n573 -1 0 9674(_arch(_uni))))
		(_sig (_int n589 -1 0 9675(_arch(_uni))))
		(_sig (_int n12 -1 0 9676(_arch(_uni))))
		(_sig (_int n585 -1 0 9677(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n340 -1 0 9678(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n339 -1 0 9679(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000032 55 368 0 structure_con
(_configuration VHDL (structure_con 0 10121 (main))
	(_version vc6)
	(_time 1463644338871 2016.05.19 09:52:18)
	(_source (\./../../impl1/vivaz_driver_reva_impl1_vho.vho\))
	(_parameters tan)
	(_code a6f4f7f0a4f0f0b1a3a5b5fdf3a1a3a1a4a0a3a3f0)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
I 000049 55 2407          1463644339044 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463644339045 2016.05.19 09:52:19)
	(_source (\./../../lcd_sender_tb.vhd\))
	(_parameters tan)
	(_code 5200055155040545550640080654075451545a5556)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(lcd_sender
			(_object
				(_port (_int clk -1 0 32(_ent (_in))))
				(_port (_int rst -1 0 33(_ent (_in))))
				(_port (_int en -1 0 34(_ent (_in))))
				(_port (_int sender_go -1 0 35(_ent (_in))))
				(_port (_int sender_data1command0 -1 0 36(_ent (_in))))
				(_port (_int sender_payload 0 0 37(_ent (_in))))
				(_port (_int lcd_bus 1 0 38(_ent (_out))))
				(_port (_int lcd_rs -1 0 39(_ent (_out))))
				(_port (_int lcd_wr -1 0 40(_ent (_out))))
				(_port (_int sender_busy -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst uut 0 59(_comp lcd_sender)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
			((sender_go)(sender_go))
			((sender_data1command0)(sender_data1command0))
			((sender_payload)(sender_payload))
			((lcd_bus)(lcd_bus))
			((lcd_rs)(lcd_rs))
			((lcd_wr)(lcd_wr))
			((sender_busy)(sender_busy))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((en)(en))
				((sender_go)(sender_go))
				((sender_data1command0)(sender_data1command0))
				((sender_payload)(sender_payload))
				((lcd_bus)(lcd_bus))
				((lcd_rs)(lcd_rs))
				((lcd_wr)(lcd_wr))
				((sender_busy)(sender_busy))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 37(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int clk -1 0 45(_arch(_uni))))
		(_sig (_int rst -1 0 46(_arch(_uni))))
		(_sig (_int en -1 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_bus 2 0 48(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 49(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 50(_arch(_uni))))
		(_sig (_int sender_busy -1 0 51(_arch(_uni))))
		(_sig (_int sender_go -1 0 52(_arch(_uni))))
		(_sig (_int sender_data1command0 -1 0 53(_arch(_uni))))
		(_sig (_int sender_payload 2 0 54(_arch(_uni))))
		(_prcs
			(tb(_arch 0 0 74(_prcs )))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
V 000049 55 1185          1463644339073 behavior
(_unit VHDL (testbench 0 25(behavior 1 28))
	(_version vc6)
	(_time 1463644339074 2016.05.19 09:52:19)
	(_source (\./../../lcd_sender_tb.vhd\(\./../../clk_div2_tb.vhd\)))
	(_parameters tan)
	(_code 71232670752726667726632b257724777277797675)
	(_ent
		(_time 1463643916643)
	)
	(_comp
		(clk_div2
			(_object
				(_port (_int clkin -1 1 32(_ent (_in))))
				(_port (_int rst -1 1 33(_ent (_in))))
				(_port (_int clkout -1 1 34(_ent (_out))))
			)
		)
	)
	(_inst uut 1 49(_comp clk_div2)
		(_port
			((clkin)(clk))
			((rst)(reset))
			((clkout)(clkout))
		)
		(_use (_implicit)
			(_port
				((clkin)(clkin))
				((rst)(rst))
				((clkout)(clkout))
			)
		)
	)
	(_object
		(_sig (_int clkout -1 1 38(_arch(_uni((i 2))))))
		(_sig (_int clk -1 1 40(_arch(_uni((i 2))))))
		(_sig (_int reset -1 1 41(_arch(_uni((i 3))))))
		(_prcs
			(line__45(_arch 0 1 45(_assignment (_trgt(1))(_sens(1)))))
			(line__46(_arch 1 1 46(_assignment (_trgt(2)))))
			(tb(_arch 2 1 57(_prcs )))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
