#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Disp_LCDPort */
Disp_LCDPort__0__MASK EQU 0x01
Disp_LCDPort__0__PC EQU CYREG_PRT4_PC0
Disp_LCDPort__0__PORT EQU 4
Disp_LCDPort__0__SHIFT EQU 0
Disp_LCDPort__1__MASK EQU 0x02
Disp_LCDPort__1__PC EQU CYREG_PRT4_PC1
Disp_LCDPort__1__PORT EQU 4
Disp_LCDPort__1__SHIFT EQU 1
Disp_LCDPort__2__MASK EQU 0x04
Disp_LCDPort__2__PC EQU CYREG_PRT4_PC2
Disp_LCDPort__2__PORT EQU 4
Disp_LCDPort__2__SHIFT EQU 2
Disp_LCDPort__3__MASK EQU 0x08
Disp_LCDPort__3__PC EQU CYREG_PRT4_PC3
Disp_LCDPort__3__PORT EQU 4
Disp_LCDPort__3__SHIFT EQU 3
Disp_LCDPort__4__MASK EQU 0x10
Disp_LCDPort__4__PC EQU CYREG_PRT4_PC4
Disp_LCDPort__4__PORT EQU 4
Disp_LCDPort__4__SHIFT EQU 4
Disp_LCDPort__5__MASK EQU 0x20
Disp_LCDPort__5__PC EQU CYREG_PRT4_PC5
Disp_LCDPort__5__PORT EQU 4
Disp_LCDPort__5__SHIFT EQU 5
Disp_LCDPort__6__MASK EQU 0x40
Disp_LCDPort__6__PC EQU CYREG_PRT4_PC6
Disp_LCDPort__6__PORT EQU 4
Disp_LCDPort__6__SHIFT EQU 6
Disp_LCDPort__AG EQU CYREG_PRT4_AG
Disp_LCDPort__AMUX EQU CYREG_PRT4_AMUX
Disp_LCDPort__BIE EQU CYREG_PRT4_BIE
Disp_LCDPort__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Disp_LCDPort__BYP EQU CYREG_PRT4_BYP
Disp_LCDPort__CTL EQU CYREG_PRT4_CTL
Disp_LCDPort__DM0 EQU CYREG_PRT4_DM0
Disp_LCDPort__DM1 EQU CYREG_PRT4_DM1
Disp_LCDPort__DM2 EQU CYREG_PRT4_DM2
Disp_LCDPort__DR EQU CYREG_PRT4_DR
Disp_LCDPort__INP_DIS EQU CYREG_PRT4_INP_DIS
Disp_LCDPort__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Disp_LCDPort__LCD_EN EQU CYREG_PRT4_LCD_EN
Disp_LCDPort__MASK EQU 0x7F
Disp_LCDPort__PORT EQU 4
Disp_LCDPort__PRT EQU CYREG_PRT4_PRT
Disp_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Disp_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Disp_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Disp_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Disp_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Disp_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Disp_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Disp_LCDPort__PS EQU CYREG_PRT4_PS
Disp_LCDPort__SHIFT EQU 0
Disp_LCDPort__SLW EQU CYREG_PRT4_SLW

/* Cont_Reg */
Cont_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Cont_Reg_Sync_ctrl_reg__0__POS EQU 0
Cont_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Cont_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Cont_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Cont_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Cont_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Cont_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Cont_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Cont_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Cont_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Cont_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Cont_Reg_Sync_ctrl_reg__1__POS EQU 1
Cont_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Cont_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Cont_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Cont_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Cont_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Cont_Reg_Sync_ctrl_reg__MASK EQU 0x03
Cont_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Cont_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Cont_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* LED_Down */
LED_Down__0__MASK EQU 0x01
LED_Down__0__PC EQU CYREG_PRT2_PC0
LED_Down__0__PORT EQU 2
LED_Down__0__SHIFT EQU 0
LED_Down__AG EQU CYREG_PRT2_AG
LED_Down__AMUX EQU CYREG_PRT2_AMUX
LED_Down__BIE EQU CYREG_PRT2_BIE
LED_Down__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Down__BYP EQU CYREG_PRT2_BYP
LED_Down__CTL EQU CYREG_PRT2_CTL
LED_Down__DM0 EQU CYREG_PRT2_DM0
LED_Down__DM1 EQU CYREG_PRT2_DM1
LED_Down__DM2 EQU CYREG_PRT2_DM2
LED_Down__DR EQU CYREG_PRT2_DR
LED_Down__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Down__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Down__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Down__MASK EQU 0x01
LED_Down__PORT EQU 2
LED_Down__PRT EQU CYREG_PRT2_PRT
LED_Down__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Down__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Down__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Down__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Down__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Down__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Down__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Down__PS EQU CYREG_PRT2_PS
LED_Down__SHIFT EQU 0
LED_Down__SLW EQU CYREG_PRT2_SLW

/* Pin_Down */
Pin_Down__0__MASK EQU 0x02
Pin_Down__0__PC EQU CYREG_PRT2_PC1
Pin_Down__0__PORT EQU 2
Pin_Down__0__SHIFT EQU 1
Pin_Down__AG EQU CYREG_PRT2_AG
Pin_Down__AMUX EQU CYREG_PRT2_AMUX
Pin_Down__BIE EQU CYREG_PRT2_BIE
Pin_Down__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Down__BYP EQU CYREG_PRT2_BYP
Pin_Down__CTL EQU CYREG_PRT2_CTL
Pin_Down__DM0 EQU CYREG_PRT2_DM0
Pin_Down__DM1 EQU CYREG_PRT2_DM1
Pin_Down__DM2 EQU CYREG_PRT2_DM2
Pin_Down__DR EQU CYREG_PRT2_DR
Pin_Down__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Down__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Down__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Down__MASK EQU 0x02
Pin_Down__PORT EQU 2
Pin_Down__PRT EQU CYREG_PRT2_PRT
Pin_Down__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Down__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Down__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Down__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Down__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Down__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Down__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Down__PS EQU CYREG_PRT2_PS
Pin_Down__SHIFT EQU 1
Pin_Down__SLW EQU CYREG_PRT2_SLW

/* pinStart */
pinStart__0__MASK EQU 0x10
pinStart__0__PC EQU CYREG_PRT2_PC4
pinStart__0__PORT EQU 2
pinStart__0__SHIFT EQU 4
pinStart__AG EQU CYREG_PRT2_AG
pinStart__AMUX EQU CYREG_PRT2_AMUX
pinStart__BIE EQU CYREG_PRT2_BIE
pinStart__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pinStart__BYP EQU CYREG_PRT2_BYP
pinStart__CTL EQU CYREG_PRT2_CTL
pinStart__DM0 EQU CYREG_PRT2_DM0
pinStart__DM1 EQU CYREG_PRT2_DM1
pinStart__DM2 EQU CYREG_PRT2_DM2
pinStart__DR EQU CYREG_PRT2_DR
pinStart__INP_DIS EQU CYREG_PRT2_INP_DIS
pinStart__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pinStart__LCD_EN EQU CYREG_PRT2_LCD_EN
pinStart__MASK EQU 0x10
pinStart__PORT EQU 2
pinStart__PRT EQU CYREG_PRT2_PRT
pinStart__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pinStart__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pinStart__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pinStart__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pinStart__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pinStart__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pinStart__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pinStart__PS EQU CYREG_PRT2_PS
pinStart__SHIFT EQU 4
pinStart__SLW EQU CYREG_PRT2_SLW

/* But_Reg */
But_Reg_sts_sts_reg__0__MASK EQU 0x01
But_Reg_sts_sts_reg__0__POS EQU 0
But_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
But_Reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
But_Reg_sts_sts_reg__1__MASK EQU 0x02
But_Reg_sts_sts_reg__1__POS EQU 1
But_Reg_sts_sts_reg__2__MASK EQU 0x04
But_Reg_sts_sts_reg__2__POS EQU 2
But_Reg_sts_sts_reg__3__MASK EQU 0x08
But_Reg_sts_sts_reg__3__POS EQU 3
But_Reg_sts_sts_reg__4__MASK EQU 0x10
But_Reg_sts_sts_reg__4__POS EQU 4
But_Reg_sts_sts_reg__MASK EQU 0x1F
But_Reg_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB13_MSK
But_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
But_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
But_Reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
But_Reg_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
But_Reg_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
But_Reg_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB13_ST

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* LED_Up */
LED_Up__0__MASK EQU 0x04
LED_Up__0__PC EQU CYREG_PRT2_PC2
LED_Up__0__PORT EQU 2
LED_Up__0__SHIFT EQU 2
LED_Up__AG EQU CYREG_PRT2_AG
LED_Up__AMUX EQU CYREG_PRT2_AMUX
LED_Up__BIE EQU CYREG_PRT2_BIE
LED_Up__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Up__BYP EQU CYREG_PRT2_BYP
LED_Up__CTL EQU CYREG_PRT2_CTL
LED_Up__DM0 EQU CYREG_PRT2_DM0
LED_Up__DM1 EQU CYREG_PRT2_DM1
LED_Up__DM2 EQU CYREG_PRT2_DM2
LED_Up__DR EQU CYREG_PRT2_DR
LED_Up__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Up__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Up__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Up__MASK EQU 0x04
LED_Up__PORT EQU 2
LED_Up__PRT EQU CYREG_PRT2_PRT
LED_Up__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Up__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Up__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Up__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Up__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Up__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Up__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Up__PS EQU CYREG_PRT2_PS
LED_Up__SHIFT EQU 2
LED_Up__SLW EQU CYREG_PRT2_SLW

/* Pin_Up */
Pin_Up__0__MASK EQU 0x08
Pin_Up__0__PC EQU CYREG_PRT2_PC3
Pin_Up__0__PORT EQU 2
Pin_Up__0__SHIFT EQU 3
Pin_Up__AG EQU CYREG_PRT2_AG
Pin_Up__AMUX EQU CYREG_PRT2_AMUX
Pin_Up__BIE EQU CYREG_PRT2_BIE
Pin_Up__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Up__BYP EQU CYREG_PRT2_BYP
Pin_Up__CTL EQU CYREG_PRT2_CTL
Pin_Up__DM0 EQU CYREG_PRT2_DM0
Pin_Up__DM1 EQU CYREG_PRT2_DM1
Pin_Up__DM2 EQU CYREG_PRT2_DM2
Pin_Up__DR EQU CYREG_PRT2_DR
Pin_Up__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Up__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Up__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Up__MASK EQU 0x08
Pin_Up__PORT EQU 2
Pin_Up__PRT EQU CYREG_PRT2_PRT
Pin_Up__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Up__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Up__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Up__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Up__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Up__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Up__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Up__PS EQU CYREG_PRT2_PS
Pin_Up__SHIFT EQU 3
Pin_Up__SLW EQU CYREG_PRT2_SLW

/* Back */
Back__0__MASK EQU 0x80
Back__0__PC EQU CYREG_PRT2_PC7
Back__0__PORT EQU 2
Back__0__SHIFT EQU 7
Back__AG EQU CYREG_PRT2_AG
Back__AMUX EQU CYREG_PRT2_AMUX
Back__BIE EQU CYREG_PRT2_BIE
Back__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Back__BYP EQU CYREG_PRT2_BYP
Back__CTL EQU CYREG_PRT2_CTL
Back__DM0 EQU CYREG_PRT2_DM0
Back__DM1 EQU CYREG_PRT2_DM1
Back__DM2 EQU CYREG_PRT2_DM2
Back__DR EQU CYREG_PRT2_DR
Back__INP_DIS EQU CYREG_PRT2_INP_DIS
Back__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Back__LCD_EN EQU CYREG_PRT2_LCD_EN
Back__MASK EQU 0x80
Back__PORT EQU 2
Back__PRT EQU CYREG_PRT2_PRT
Back__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Back__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Back__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Back__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Back__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Back__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Back__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Back__PS EQU CYREG_PRT2_PS
Back__SHIFT EQU 7
Back__SLW EQU CYREG_PRT2_SLW

/* Down */
Down__0__MASK EQU 0x04
Down__0__PC EQU CYREG_PRT1_PC2
Down__0__PORT EQU 1
Down__0__SHIFT EQU 2
Down__AG EQU CYREG_PRT1_AG
Down__AMUX EQU CYREG_PRT1_AMUX
Down__BIE EQU CYREG_PRT1_BIE
Down__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Down__BYP EQU CYREG_PRT1_BYP
Down__CTL EQU CYREG_PRT1_CTL
Down__DM0 EQU CYREG_PRT1_DM0
Down__DM1 EQU CYREG_PRT1_DM1
Down__DM2 EQU CYREG_PRT1_DM2
Down__DR EQU CYREG_PRT1_DR
Down__INP_DIS EQU CYREG_PRT1_INP_DIS
Down__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Down__LCD_EN EQU CYREG_PRT1_LCD_EN
Down__MASK EQU 0x04
Down__PORT EQU 1
Down__PRT EQU CYREG_PRT1_PRT
Down__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Down__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Down__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Down__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Down__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Down__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Down__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Down__PS EQU CYREG_PRT1_PS
Down__SHIFT EQU 2
Down__SLW EQU CYREG_PRT1_SLW

/* Menu */
Menu__0__MASK EQU 0x20
Menu__0__PC EQU CYREG_PRT2_PC5
Menu__0__PORT EQU 2
Menu__0__SHIFT EQU 5
Menu__AG EQU CYREG_PRT2_AG
Menu__AMUX EQU CYREG_PRT2_AMUX
Menu__BIE EQU CYREG_PRT2_BIE
Menu__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Menu__BYP EQU CYREG_PRT2_BYP
Menu__CTL EQU CYREG_PRT2_CTL
Menu__DM0 EQU CYREG_PRT2_DM0
Menu__DM1 EQU CYREG_PRT2_DM1
Menu__DM2 EQU CYREG_PRT2_DM2
Menu__DR EQU CYREG_PRT2_DR
Menu__INP_DIS EQU CYREG_PRT2_INP_DIS
Menu__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Menu__LCD_EN EQU CYREG_PRT2_LCD_EN
Menu__MASK EQU 0x20
Menu__PORT EQU 2
Menu__PRT EQU CYREG_PRT2_PRT
Menu__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Menu__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Menu__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Menu__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Menu__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Menu__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Menu__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Menu__PS EQU CYREG_PRT2_PS
Menu__SHIFT EQU 5
Menu__SLW EQU CYREG_PRT2_SLW

/* Up */
Up__0__MASK EQU 0x10
Up__0__PC EQU CYREG_PRT1_PC4
Up__0__PORT EQU 1
Up__0__SHIFT EQU 4
Up__AG EQU CYREG_PRT1_AG
Up__AMUX EQU CYREG_PRT1_AMUX
Up__BIE EQU CYREG_PRT1_BIE
Up__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Up__BYP EQU CYREG_PRT1_BYP
Up__CTL EQU CYREG_PRT1_CTL
Up__DM0 EQU CYREG_PRT1_DM0
Up__DM1 EQU CYREG_PRT1_DM1
Up__DM2 EQU CYREG_PRT1_DM2
Up__DR EQU CYREG_PRT1_DR
Up__INP_DIS EQU CYREG_PRT1_INP_DIS
Up__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Up__LCD_EN EQU CYREG_PRT1_LCD_EN
Up__MASK EQU 0x10
Up__PORT EQU 1
Up__PRT EQU CYREG_PRT1_PRT
Up__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Up__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Up__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Up__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Up__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Up__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Up__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Up__PS EQU CYREG_PRT1_PS
Up__SHIFT EQU 4
Up__SLW EQU CYREG_PRT1_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
