// Seed: 3425191802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_3 = 1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_10 = id_8;
  wire id_13;
  assign id_10 = id_6;
  tri0 id_14, id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_4
  );
  wire id_16;
  id_17(
      id_17, 1 | 1, 1 - id_11[""]
  );
  assign id_10 = 1;
endmodule
