0.7
2020.2
Oct 13 2023
20:21:30
/home/alec/hello-risc/hello-risc.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
/home/alec/hello-risc/src/alu/alu.sv,1704869050,systemVerilog,,/home/alec/hello-risc/src/bu/bu.sv,,alu,,uvm,,,,,,
/home/alec/hello-risc/src/alu/alu_behavioural.sv,1704859545,systemVerilog,,/home/alec/hello-risc/src/alu/alu_tb.sv,,alu_behavioural,,uvm,,,,,,
/home/alec/hello-risc/src/alu/alu_tb.sv,1704868709,systemVerilog,,/home/alec/hello-risc/src/cdb/cdb_tb.sv,,alu_tb,,uvm,,,,,,
/home/alec/hello-risc/src/bu/bu.sv,1704176135,systemVerilog,,/home/alec/hello-risc/src/memory/memory.sv,,bu,,uvm,,,,,,
/home/alec/hello-risc/src/cdb/cdb.sv,1704873601,systemVerilog,,/home/alec/hello-risc/src/lsu/lsu.sv,,CDB_Arbiter,,uvm,,,,,,
/home/alec/hello-risc/src/cdb/cdb_behavioural.sv,1704873537,systemVerilog,,,,CDB_Arbiter_Behavioural,,uvm,,,,,,
/home/alec/hello-risc/src/cdb/cdb_tb.sv,1704873728,systemVerilog,/home/alec/hello-risc/src/cdb/cdb_behavioural.sv,/home/alec/hello-risc/src/cdb/cdb_behavioural.sv,,cdb_tb,,uvm,,,,,,
/home/alec/hello-risc/src/cpu/cpu.sv,1704176003,systemVerilog,,/home/alec/hello-risc/src/instruction_decoder/instruction_decoder.sv,,cpu,,uvm,,,,,,
/home/alec/hello-risc/src/frontend/frontend.sv,1704011497,systemVerilog,,/home/alec/hello-risc/src/alu/alu_behavioural.sv,,frontend,,uvm,,,,,,
/home/alec/hello-risc/src/ifu/IFU.sv,1704057198,systemVerilog,,/home/alec/hello-risc/src/reservation_station/reservation_station.sv,,IFU,,uvm,,,,,,
/home/alec/hello-risc/src/instruction_decoder/instruction_decoder.sv,1704867638,systemVerilog,,/home/alec/hello-risc/src/synchronous_fifo/synchronous_fifo.sv,,instruction_format_decoder;instruction_issuer,,uvm,,,,,,
/home/alec/hello-risc/src/lsu/lsu.sv,1704056171,systemVerilog,,/home/alec/hello-risc/src/alu/alu.sv,,load_unit;lsu;store_unit,,uvm,,,,,,
/home/alec/hello-risc/src/memory/memory.sv,1704054182,systemVerilog,,/home/alec/hello-risc/src/cpu/cpu.sv,,memory,,uvm,,,,,,
/home/alec/hello-risc/src/register_file/register_file.sv,1704176663,systemVerilog,/home/alec/hello-risc/src/alu/alu.sv;/home/alec/hello-risc/src/alu/alu_behavioural.sv;/home/alec/hello-risc/src/alu/alu_tb.sv;/home/alec/hello-risc/src/bu/bu.sv;/home/alec/hello-risc/src/cdb/cdb.sv;/home/alec/hello-risc/src/cpu/cpu.sv;/home/alec/hello-risc/src/frontend/frontend.sv;/home/alec/hello-risc/src/ifu/IFU.sv;/home/alec/hello-risc/src/instruction_decoder/instruction_decoder.sv;/home/alec/hello-risc/src/lsu/lsu.sv;/home/alec/hello-risc/src/memory/memory.sv;/home/alec/hello-risc/src/reservation_station/reservation_station.sv;/home/alec/hello-risc/src/synchronous_fifo/synchronous_fifo.sv,/home/alec/hello-risc/src/ifu/IFU.sv,,register_file,,uvm,,,,,,
/home/alec/hello-risc/src/reservation_station/reservation_station.sv,1704870015,systemVerilog,,/home/alec/hello-risc/src/cdb/cdb.sv,,reservation_station,,uvm,,,,,,
/home/alec/hello-risc/src/synchronous_fifo/synchronous_fifo.sv,1704018183,systemVerilog,,/home/alec/hello-risc/src/frontend/frontend.sv,,synchronous_fifo,,uvm,,,,,,
/home/alec/hello-risc/src/types.sv,1704861202,systemVerilog,/home/alec/hello-risc/src/alu/alu.sv;/home/alec/hello-risc/src/alu/alu_behavioural.sv;/home/alec/hello-risc/src/alu/alu_tb.sv;/home/alec/hello-risc/src/bu/bu.sv;/home/alec/hello-risc/src/cdb/cdb.sv;/home/alec/hello-risc/src/cdb/cdb_behavioural.sv;/home/alec/hello-risc/src/cdb/cdb_tb.sv;/home/alec/hello-risc/src/cpu/cpu.sv;/home/alec/hello-risc/src/frontend/frontend.sv;/home/alec/hello-risc/src/ifu/IFU.sv;/home/alec/hello-risc/src/instruction_decoder/instruction_decoder.sv;/home/alec/hello-risc/src/lsu/lsu.sv;/home/alec/hello-risc/src/memory/memory.sv;/home/alec/hello-risc/src/register_file/register_file.sv;/home/alec/hello-risc/src/reservation_station/reservation_station.sv;/home/alec/hello-risc/src/synchronous_fifo/synchronous_fifo.sv;/home/alec/hello-risc/tests/cpu_tb.sv;/home/alec/hello-risc/tests/synchronous_fifo_tb.sv,/home/alec/hello-risc/src/util_encoder.sv,,$unit_types_sv_3673853633;types,,uvm,,,,,,
/home/alec/hello-risc/src/util_encoder.sv,1702431771,systemVerilog,,/home/alec/hello-risc/tests/synchronous_fifo_tb.sv,,instructions,,uvm,,,,,,
/home/alec/hello-risc/tests/cpu_tb.sv,1704054716,systemVerilog,,/home/alec/hello-risc/src/register_file/register_file.sv,,cpu_tb,,uvm,,,,,,
/home/alec/hello-risc/tests/synchronous_fifo_tb.sv,1704054461,systemVerilog,,/home/alec/hello-risc/tests/cpu_tb.sv,,synchronous_fifo_behavioural;synchronous_fifo_tb,,uvm,,,,,,
