INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_qspline.cpp
   Compiling testes.cpp_pre.cpp.tb.cpp
   Compiling qspline.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
0
13
372
2763
11536
35025
86868
187327
364608
656181
1110100
1786323
2758032
4112953
5954676
8403975
11600128
15702237
20890548
27367771
35360400
45120033
56924692
71080143
87921216
107813125
131152788
158370147
189929488
226330761
268110900
315845143
370148352
431676333
501127156
579242475
666808848
764659057
873673428
994781151
1128961600
1277245653
1440717012
1620513523
1817828496
2033912025
-2024894988
-1767290329
-1486812928
-1181972355
-851214796
-492921733
-105408624
313076417
764353940
1250314479
1772919872
-1960762715
-1358690284
-713646461
-23370992
714474281
1502306740
-1952342985
-1056960512
-103850163
909735540
1986629899
-1165213936
47147537
1331845716
-1602896897
-163863488
1357354613
-1330738860
365358099
-2140623984
-254986375
1731168116
-473161657
1726028032
-257023971
-2123071308
427239323
-1191532400
1615151969
262072596
-950976241
-2019054016
1357861957
595008660
-7357533
-443828720
-708876855
-796852428
-701983145
-418372608
60001005
739286260
1625759787
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_qspline_top glbl -prj qspline.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s qspline 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/AESL_automem_g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/qspline_mul_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspline_mul_mul_16s_16s_30_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module qspline_mul_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/qspline_mul_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspline_mul_mul_16s_16s_32_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module qspline_mul_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/AESL_automem_e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_e
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/AESL_automem_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/qspline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qspline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/qspline.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_qspline_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.qspline_mul_mul_16s_16s_32_1_1_D...
Compiling module xil_defaultlib.qspline_mul_mul_16s_16s_32_1_1(I...
Compiling module xil_defaultlib.qspline_mul_mul_16s_16s_30_1_1_D...
Compiling module xil_defaultlib.qspline_mul_mul_16s_16s_30_1_1(I...
Compiling module xil_defaultlib.qspline
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.AESL_automem_e
Compiling module xil_defaultlib.AESL_automem_f
Compiling module xil_defaultlib.AESL_automem_g
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_qspline_top
Compiling module work.glbl
Built simulation snapshot qspline

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/xsim.dir/qspline/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 13:59:14 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/qspline/xsim_script.tcl
# xsim {qspline} -autoloadwcfg -tclbatch {qspline.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source qspline.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "302165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302205 ns : File "/home/dalila/HLStools/vivado/ready/Qspline/proj/sol/sim/verilog/qspline.autotb.v" Line 600
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 13:59:23 2020...
0
13
372
2763
11536
35025
86868
187327
364608
656181
1110100
1786323
2758032
4112953
5954676
8403975
11600128
15702237
20890548
27367771
35360400
45120033
56924692
71080143
87921216
107813125
131152788
158370147
189929488
226330761
268110900
315845143
370148352
431676333
501127156
579242475
666808848
764659057
873673428
994781151
1128961600
1277245653
1440717012
1620513523
1817828496
2033912025
-2024894988
-1767290329
-1486812928
-1181972355
-851214796
-492921733
-105408624
313076417
764353940
1250314479
1772919872
-1960762715
-1358690284
-713646461
-23370992
714474281
1502306740
-1952342985
-1056960512
-103850163
909735540
1986629899
-1165213936
47147537
1331845716
-1602896897
-163863488
1357354613
-1330738860
365358099
-2140623984
-254986375
1731168116
-473161657
1726028032
-257023971
-2123071308
427239323
-1191532400
1615151969
262072596
-950976241
-2019054016
1357861957
595008660
-7357533
-443828720
-708876855
-796852428
-701983145
-418372608
60001005
739286260
1625759787
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
