// Seed: 3970326563
module module_0;
  always @(1 or posedge 1) begin : LABEL_0
    id_1 = "";
  end
  assign module_2.id_6 = 0;
endmodule
module module_1 ();
  reg id_1;
  reg id_2;
  assign id_1 = 1;
  always @(id_1 or posedge id_1) begin : LABEL_0
    if (id_1 == 1'h0 - id_1) id_2 <= id_2;
  end
  task id_3;
    begin : LABEL_0
      id_1 <= 1;
    end
  endtask
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
  assign id_3 = 1;
endmodule
module module_2 (
    output uwire   id_0,
    output supply1 id_1
);
  initial id_0 = 1;
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
  tri1 id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12 = 1 == 1;
  tri  id_13 = id_7;
  wire id_14;
endmodule
