<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
	"http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
<!--<title></title>-->
<style type="text/css">
body {background-color: white;}
pre {
	font-weight: normal;
	color: black;
	white-space: -moz-pre-wrap;
	white-space: -o-pre-wrap;
	white-space: -pre-wrap;
	white-space: pre-wrap;
	word-wrap: break-word;
}
b {font-weight: normal}
b.BLK {color: #000}
b.BLU {color: #00a}
b.GRN {color: #0a0}
b.CYN {color: #0aa}
b.RED {color: #a00}
b.MAG {color: #a0a}
b.YEL {color: #aa0}
b.WHI {color: #aaa}
b.HIK {color: #555}
b.HIB {color: #55f}
b.HIG {color: #5f5}
b.HIC {color: #5ff}
b.HIR {color: #f55}
b.HIM {color: #f5f}
b.HIY {color: #ff5}
b.HIW {color: #fff}
b.BOLD {color: #fff}
b.BBLK {background-color: #000}
b.BBLU {background-color: #00a}
b.BGRN {background-color: #0a0}
b.BCYN {background-color: #0aa}
b.BRED {background-color: #a00}
b.BMAG {background-color: #a0a}
b.BYEL {background-color: #aa0}
b.BWHI {background-color: #aaa}
b.ITA {font-style: italic}
b.UND {text-decoration: underline}
b.BLI {text-decoration: blink}
b.UNDBLI {text-decoration: underline blink}
</style>
</head>
<body>
<pre>[LOADER] library libNB_IoT.so is not loaded: libNB_IoT.so: cannot open shared object file: No such file or directory
[CONFIG] get parameters from libconfig enb.band7.tm1.50PRB.usrpb210.conf , debug flags: 0x00000000
[CONFIG] function config_libconfig_init returned 0
[CONFIG] config module libconfig loaded
[LIBCONFIG] config: 1/1 parameters successfully set, (1 to default value)
# /dev/cpu_dma_latency set to 0us
[LIBCONFIG] log_config: 3/3 parameters successfully set, (1 to default value)
[LIBCONFIG] log_config: 38/38 parameters successfully set, (32 to default value)
[LIBCONFIG] log_config: 38/38 parameters successfully set, (38 to default value)
[LIBCONFIG] log_config: 14/14 parameters successfully set, (14 to default value)
[LIBCONFIG] log_config: 14/14 parameters successfully set, (14 to default value)
log init done
Reading in command-line options
Getting ENBSParams
[LIBCONFIG] (root): 3/3 parameters successfully set, (1 to default value)
[LIBCONFIG] THREAD_STRUCT.[0]: 2/2 parameters successfully set, (0 to default value)
[LIBCONFIG] THREAD_STRUCT.[0]: 2/2 parameters successfully set, (0 to default value)
[CONFIG] parallel conf is set to 2
[CONFIG] worker conf is set to 1
Configuration: nb_rrc_inst 1, nb_L1_inst 1, nb_ru 1
[LIBCONFIG] loader: 2/2 parameters successfully set, (2 to default value)
[LIBCONFIG] loader.NB_IoT: 2/2 parameters successfully set, (1 to default value)
               nb_nbiot_rrc_inst 0, nb_nbiot_L1_inst 0, nb_nbiot_macrlc_inst 0
[LIBCONFIG] TTracer: 4/4 parameters successfully set, (4 to default value)
configuring for RAU/RRU
CPU Freq is 2.808179 
ITTI init, useMME: 1
[TMR]   Starting itti queue: TASK_UNKNOWN as task 0
[TMR]   Starting itti queue: TASK_TIMER as task 1
[TMR]   Starting itti queue: TASK_L2L1 as task 2
[TMR]   Starting itti queue: TASK_BM as task 3
[TMR]   Starting itti queue: TASK_PHY_ENB as task 4
[TMR]   Starting itti queue: TASK_MAC_ENB as task 5
[TMR]   Starting itti queue: TASK_RLC_ENB as task 6
[TMR]   Starting itti queue: TASK_RRC_ENB_NB_IoT as task 7
[TMR]   Starting itti queue: TASK_PDCP_ENB as task 8
[TMR]   Starting itti queue: TASK_RRC_ENB as task 9
[TMR]   Starting itti queue: TASK_RAL_ENB as task 10
[TMR]   Starting itti queue: TASK_S1AP as task 11
[TMR]   Starting itti queue: TASK_X2AP as task 12
[TMR]   Starting itti queue: TASK_SCTP as task 13
[TMR]   Starting itti queue: TASK_ENB_APP as task 14
[TMR]   Starting itti queue: TASK_FLEXRAN_AGENT as task 15
[TMR]   Starting itti queue: TASK_PHY_UE as task 16
[TMR]   Starting itti queue: TASK_MAC_UE as task 17
[TMR]   Starting itti queue: TASK_RLC_UE as task 18
[TMR]   Starting itti queue: TASK_PDCP_UE as task 19
[TMR]   Starting itti queue: TASK_RRC_UE as task 20
[TMR]   Starting itti queue: TASK_NAS_UE as task 21
[TMR]   Starting itti queue: TASK_RAL_UE as task 22
[TMR]   Starting itti queue: TASK_MSC as task 23
[TMR]   Starting itti queue: TASK_GTPV1_U as task 24
[TMR]   Starting itti queue: TASK_UDP as task 25
reported resolution = 1 ns
[HW]   Version: Branch: develop Abrev. Hash: 814b967 Date: Mon Nov 26 15:19:01 2018 +0100
Runtime table
NO deadline scheduler
[HW]   CPU Affinity of main() function is...  CPU_0  CPU_1  CPU_2  CPU_3 
<b class="BLU">[ENB_APP]   create_tasks(enb_nb:1
</b>Wait for the ITTI initialize message
<b class="BLU">[TMR]   enter blocking wait for TASK_L2L1
</b>[TMR]   Created Posix thread TASK_L2L1
[TMR]   Created Posix thread TASK_ENB_APP
[PHY]   eNB_app_task() Task ready initialise structures
[PHY]   RC.eNB = 0x7f5fb40008c0
[TMR]   Created Posix thread TASK_X2AP
[LIBCONFIG] L1s.[0]: 9/9 parameters successfully set, (7 to default value)
[PHY]   RC.eNB[0] = 0x7f5fb4000970
<b class="BLU">[X2AP]   Starting X2AP layer
</b><b class="BLU">[TMR]   enter blocking wait for TASK_X2AP
</b>[TMR]   Created Posix thread TASK_SCTP
[SCTP]   Starting SCTP layer
<b class="BLU">[TMR]   enter blocking wait for TASK_SCTP
</b>[TMR]   Created Posix thread TASK_S1AP
[S1AP]   Starting S1AP layer
<b class="BLU">[TMR]   enter blocking wait for TASK_S1AP
</b>[TMR]   Created Posix thread TASK_UDP
[UDP]   Initializing UDP task interface
[UDP]   Initializing UDP task interface: DONE
<b class="BLU">[TMR]   enter blocking wait for TASK_UDP
</b>[TMR]   Created Posix thread TASK_GTPV1_U
[RRC]   Creating RRC eNB Task
[GTPV1U]   Initializing GTPU stack 0x1309cb8
<b class="BLU">[GTPV1U]   Initializing GTPV1U interface for eNB: DONE
</b><b class="BLU">[TMR]   enter blocking wait for TASK_GTPV1_U
</b>[TMR]   Created Posix thread TASK_RRC_ENB
[RRC]   Entering main loop of RRC message task
<b class="BLU">[TMR]   enter blocking wait for TASK_RRC_ENB
</b>ITTI tasks created
[LIBCONFIG] (root): 3/3 parameters successfully set, (1 to default value)
[LIBCONFIG] NETWORK_CONTROLLER: 6/6 parameters successfully set, (0 to default value)
[FLEXRAN_AGENT]   FlexRAN Agent for eNB 0 is DISABLED
[PHY]   RC.eNB[0][0] = 0x7f5fb3861010
[ENB_APP]   Initializing northbound interface for L1
[PHY]   l1_north_init_eNB() RC.nb_L1_inst:1
[PHY]   l1_north_init_eNB() RC.nb_L1_CC[0]:1
<b class="BLU">[PHY]   Installing callbacks for IF_Module - UL_indication
</b>[PHY]   l1_north_init_eNB() RC.eNB[0][0] installing callbacks
[LIBCONFIG] MACRLCs.[0]: 21/21 parameters successfully set, (15 to default value)
[MAC]   [MAIN] Init function start:nb_macrlc_inst=1
XFORMS
<b class="BLU">[MAC]   [MAIN] ALLOCATE 10668440 Bytes for 1 eNB_MAC_INST @ 0x7f5fb4001da0
</b><b class="BLU">[PHY]   Installing callbacks for IF_Module - UL_indication
</b><b class="BLU">[RLC]   MODULE INIT
</b>[PDCP]   PDCP layer has been initialized
[ENB_APP]   sched mode = default 0 [default]
[PHY]   eNB_app_task() RC.nb_L1_inst:1
[PHY]   l1_north_init_eNB() RC.nb_L1_inst:1
[PHY]   l1_north_init_eNB() RC.nb_L1_CC[0]:1
<b class="BLU">[PHY]   Installing callbacks for IF_Module - UL_indication
</b>[PHY]   l1_north_init_eNB() RC.eNB[0][0] installing callbacks
[ENB_APP]   Allocating eNB_RRC_INST for 1 instances
[PHY]   eNB_app_task() RC.nb_inst:1 RC.rrc:0x7f5fb4002b70
[PHY]   eNB_app_task() Creating RRC instance RC.rrc[0]:0x7f5fb4002b90 (1 of 1)
[LIBCONFIG] (root): 3/3 parameters successfully set, (1 to default value)
[LIBCONFIG] eNBs.[0]: 14/14 parameters successfully set, (7 to default value)
[ENB_APP]   RRC 0: Southbound Transport local_mac
[LIBCONFIG] eNBs.[0].plmn_list.[0]: 3/3 parameters successfully set, (0 to default value)
[RRC]   num component carriers 1 
[RRC]   enb_config::RCconfig_RRC() parameter number: 0, total number of parameters: 107, ccspath: eNBs.[0].component_carriers.[0] 
 
[LIBCONFIG] eNBs.[0].component_carriers.[0]: 107/107 parameters successfully set, (21 to default value)
phich.resource 0 (ONESIXTH), phich.duration 0 (NORMAL)
[LIBCONFIG] eNBs.[0].srb1_parameters: 6/6 parameters successfully set, (0 to default value)
[ENB_APP]   Sending configuration message to RRC task
<b class="BLU">[TMR]   sent messages id=45 to TASK_RRC_ENB
</b>[LIBCONFIG] (root): 3/3 parameters successfully set, (1 to default value)
<b class="BLU">[TMR]   receive on 1 descriptors for TASK_RRC_ENB
</b>[LIBCONFIG] eNBs.[0]: 14/14 parameters successfully set, (7 to default value)
[LIBCONFIG] eNBs.[0].plmn_list.[0]: 3/3 parameters successfully set, (0 to default value)
<b class="BLU">[TMR]   task TASK_RRC_ENB received a message
</b>[RRC]   Received message RRC_CONFIGURATION_REQ
[RRC]   [eNB 0] Received RRC_CONFIGURATION_REQ : 0x7f5fb4008d6c
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] Init...
[LIBCONFIG] eNBs.[0].mme_ip_address.[0]: 5/5 parameters successfully set, (0 to default value)
[LIBCONFIG] eNBs.[0].SCTP: 2/2 parameters successfully set, (0 to default value)
[LIBCONFIG] eNBs.[0].NETWORK_INTERFACES: 7/7 parameters successfully set, (0 to default value)
[GTPV1U]   Configuring GTPu
[LIBCONFIG] (root): 3/3 parameters successfully set, (1 to default value)
[LIBCONFIG] eNBs.[0].NETWORK_INTERFACES: 3/3 parameters successfully set, (0 to default value)
[GTPV1U]   Configuring GTPu address : 192.168.1.127 -&gt; 7f01a8c0
<b class="BLU">[TMR]   sent messages id=145 to TASK_GTPV1_U
</b>[ENB_APP]   default drx 0
[ENB_APP]   [eNB 0] eNB_app_register for instance 0
<b class="BLU">[TMR]   receive on 1 descriptors for TASK_GTPV1_U
</b><b class="BLU">[TMR]   sent messages id=90 to TASK_S1AP
</b><b class="BLU">[TMR]   task TASK_GTPV1_U received a message
</b>[LIBCONFIG] (root): 3/3 parameters successfully set, (1 to default value)
<b class="BLU">[TMR]   receive on 1 descriptors for TASK_S1AP
</b>[GTPV1U]   Tx UDP_INIT IP addr 192.168.1.127 (868)
<b class="BLU">[TMR]   task TASK_S1AP received a message
</b><b class="BLU">[TMR]   sent messages id=136 to TASK_UDP
</b><b class="BLU">[GTPV1U]   Tx GTPV1U_ENB_DELETE_TUNNEL_RESP user rnti a8c0 eNB S1U teid 0 status 0
</b><b class="BLU">[TMR]   sent messages id=142 to TASK_RRC_ENB
</b>[LIBCONFIG] eNBs.[0]: 14/14 parameters successfully set, (7 to default value)
<b class="BLU">[TMR]   enter blocking wait for TASK_GTPV1_U
</b>[LIBCONFIG] eNBs.[0].plmn_list.[0]: 3/3 parameters successfully set, (0 to default value)
<b class="BLU">[TMR]   receive on 1 descriptors for TASK_UDP
</b><b class="BLU">[TMR]   task TASK_UDP received a message
</b><b class="BLU">[UDP]   Received UDP_INIT
</b>[UDP]   Initializing UDP for local address 192.168.1.127 with port 2152
[LIBCONFIG] eNBs.[0].component_carriers.[0]: 107/107 parameters successfully set, (21 to default value)
[LIBCONFIG] list eNBs.[0].target_enb_x2_ip_address not found in config file enb.band7.tm1.50PRB.usrpb210.conf 
[LIBCONFIG] eNBs.[0].SCTP: 2/2 parameters successfully set, (0 to default value)
[LIBCONFIG] eNBs.[0].NETWORK_INTERFACES: 7/7 parameters successfully set, (0 to default value)
<b class="BLU">[TMR]   sent messages id=120 to TASK_X2AP
</b><b class="BLU">[TMR]   enter blocking wait for TASK_ENB_APP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_X2AP
</b><b class="BLU">[TMR]   task TASK_X2AP received a message
</b>[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] Checking release 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] Rel14 RRC detected, MBMS flag 0
<b class="BLU">[RRC]   init_SI()



</b>[RRC]   Configuring MIB (N_RB_DL 25,phich_Resource 0,phich_Duration 0)
[RRC]   [MIB] systemBandwidth 2, phich_duration 0, phich_resource 0,sfn 0
<b class="BLU">[RRC]   [eNB] SystemInformationBlockType1 Encoded 118 bits (15 bytes)
</b>[RRC]   [eNB 0] Configuration SIB2/3, MBMS = 0
<b class="BLU">[RRC]   [eNB] SystemInformation Encoded 235 bits (30 bytes)
</b>[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] Contents of SIB18 1/1 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB18 rxPool_sc_CP_Len: 0 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB18 sc_Period_r12: 0 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB18 data_CP_Len_r12: 0 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB18 prb_Num_r12: 20 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB18 prb_Start_r12: 5 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB18 prb_End_r12: 44 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB18 offsetIndicator: 0 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB18 subframeBitmap_choice_bs_buf: 00000000000000000000 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] Contents of SIB19 1/1 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB19 cp_Len_r12: 0 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB19 discPeriod_r12: 0 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB19 numRetx_r12: 1 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB19 numRepetition_r12: 2 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB19 tf_ResourceConfig_r12 prb_Num_r12: 5 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB19 tf_ResourceConfig_r12 prb_Start_r12: 3 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB19 tf_ResourceConfig_r12 prb_End_r12: 21 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB19 tf_ResourceConfig_r12 offsetIndicator: 0 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] SIB19 tf_ResourceConfig_r12 subframeBitmap_choice_bs_buf: f0ffffffff 
<b class="BLU">[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] RRC_UE --- MAC_CONFIG_REQ (SIB1.tdd &amp; SIB2 params) ---&gt; MAC_UE
</b><b class="BLU">[RRC]   About to call rrc_mac_config_req_eNB
</b><b class="BLU">[MAC]   RC.mac:0x7f5fb4001da0 mib:0x7f5fb4002c28
</b>[MAC]   Configuring MIB for instance 0, CCid 0 : (band 7,N_RB_DL 25,Nid_cell 1,p 1,DL freq 2685000000,phich_config.resource 0, phich_config.duration 0)
<b class="BLU">[PHY]   config_mib() dl_BandwidthP:2
</b>[MAC]   config_mib() NFAPI_CONFIG_REQUEST(num_tlv:16) DL_BW:25 UL_BW:25 Ncp 0,p_eNB 1,earfcn 3400,band 7,phich_resource 0 phich_duration 0 phich_power_offset 6000 PSS 6000 SSS 6000 PCI 1 PBCH repetition 0
<b class="BLU">[MAC]   [MSC_NEW][FRAME 00000][MAC_eNB][MOD 00][]
</b>[MAC]   [CONFIG]SIB2/3 Contents (partial)
[MAC]   [CONFIG]pusch_config_common.n_SB = 1
[MAC]   [CONFIG]pusch_config_common.hoppingMode = 0
[MAC]   [CONFIG]pusch_config_common.pusch_HoppingOffset = 0
[MAC]   [CONFIG]pusch_config_common.enable64QAM = 0
[MAC]   [CONFIG]pusch_config_common.groupHoppingEnabled = 1
[MAC]   [CONFIG]pusch_config_common.groupAssignmentPUSCH = 0
[MAC]   [CONFIG]pusch_config_common.sequenceHoppingEnabled = 0
[MAC]   [CONFIG]pusch_config_common.cyclicShift  = 1
<b class="BLU">[MAC]   rrc_mac_config_req_eNB() /home/test/develop/openair2/LAYER2/MAC/config.c:1023 RC.mac[Mod_idP]-&gt;if_inst-&gt;PHY_config_req:0x663d40
</b>[PHY]   Configuring MIB for instance 0, CCid 0 : (band 7,N_RB_DL 25, N_RB_UL 25, Nid_cell 1,eNB_tx_antenna_ports 1,Ncp 0,DL freq 3400,phich_config.resource 0, phich_config.duration 0)
[PHY]   Initializing frame parms for N_RB_DL 25, Ncp 0, osf 1
[PHY]   lte_parms.c: Setting N_RB_DL to 25, ofdm_symbol_size 512
[S1AP]   Registered new eNB[0] and macro eNB id 3584
[S1AP]   [eNB 0] check the mme registration state
<b class="BLU">[TMR]   sent messages id=125 to TASK_SCTP
</b><b class="BLU">[TMR]   enter blocking wait for TASK_S1AP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_SCTP
</b><b class="BLU">[TMR]   task TASK_SCTP received a message
</b>[X2AP]   Registered new eNB[0] and macro eNB id 3584
<b class="BLU">[TMR]   sent messages id=133 to TASK_SCTP
</b>[X2AP]   eNB[0] eNB id 3584 acting as a listner (server)
<b class="BLU">[TMR]   enter blocking wait for TASK_X2AP
</b>[UDP]   Inserting new descriptor for task 24, sd 57
[UDP]   Initializing UDP for local address 192.168.1.127 with port 2152: DONE
<b class="BLU">[TMR]   enter blocking wait for TASK_UDP
</b>[SCTP]   sctp_bindx SCTP_BINDX_ADD_ADDR socket bound to : 192.168.1.127
[SCTP]   Converted ipv4 address 192.168.1.102 to network type
[SCTP]   connectx assoc_id  12 in progress..., used 1 addresses
[SCTP]   Inserted new descriptor for sd 58 in list, nb elements 1, assoc_id 12
<b class="BLU">[TMR]   enter blocking wait for TASK_SCTP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_SCTP
</b><b class="BLU">[TMR]   task TASK_SCTP received a message
</b>[SCTP]   Received SCTP_INIT_MSG_MULTI_REQ
[SCTP]   Creating new listen socket on port 36422 with
[SCTP]   ipv4 addresses:
[SCTP]   	- 192.168.1.127
<b class="BLU">[TMR]   sent messages id=134 to TASK_X2AP
</b><b class="BLU">[TMR]   enter blocking wait for TASK_SCTP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_X2AP
</b><b class="BLU">[TMR]   task TASK_X2AP received a message
</b><b class="BLU">[TMR]   enter blocking wait for TASK_X2AP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_SCTP
</b>[SCTP]   Found data for descriptor 58
[SCTP]   Received notification for sd 58, type 32769
[SCTP]   Client association changed: 0
[SCTP]   ----------------------
[SCTP]   Peer addresses:
[SCTP]       - [192.168.1.102]
[SCTP]   ----------------------
[SCTP]   ----------------------
[SCTP]   SCTP Status:
[SCTP]   assoc id .....: 12
[SCTP]   state ........: 4
[SCTP]   instrms ......: 2
[SCTP]   outstrms .....: 2
[SCTP]   fragmentation : 1452
[SCTP]   pending data .: 0
[SCTP]   unack data ...: 0
[SCTP]   rwnd .........: 106496
[SCTP]   peer info     :
[SCTP]       state ....: 2
[SCTP]       cwnd .....: 4380
[SCTP]       srtt .....: 0
[SCTP]       rto ......: 3000
[SCTP]       mtu ......: 1500
[SCTP]   ----------------------
[SCTP]   Comm up notified for sd 58, assigned assoc_id 12
<b class="BLU">[TMR]   sent messages id=127 to TASK_S1AP
</b><b class="BLU">[TMR]   enter blocking wait for TASK_SCTP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_S1AP
</b><b class="BLU">[TMR]   task TASK_S1AP received a message
</b>[S1AP]   3584 -&gt; 00e000
<b class="BLU">[TMR]   sent messages id=76 to TASK_UNKNOWN
</b><b class="BLU">[TMR]   sent messages id=130 to TASK_SCTP
</b><b class="BLU">[TMR]   enter blocking wait for TASK_S1AP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_SCTP
</b><b class="BLU">[TMR]   task TASK_SCTP received a message
</b>[SCTP]   Successfully sent 59 bytes on stream 0 for assoc_id 12
<b class="BLU">[TMR]   enter blocking wait for TASK_SCTP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_SCTP
</b>[SCTP]   Found data for descriptor 58
[SCTP]   Received notification for sd 58, type 32777
<b class="BLU">[TMR]   enter blocking wait for TASK_SCTP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_SCTP
</b><b class="BLU">[TMR]   task TASK_SCTP received even from other fd (total fds: 3), returning msg NULL
</b><b class="BLU">[TMR]   enter blocking wait for TASK_SCTP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_SCTP
</b>[SCTP]   Found data for descriptor 58
[SCTP]   [12][58] Msg of length 27 received from port 36412, on stream 0, PPID 18
<b class="BLU">[TMR]   sent messages id=131 to TASK_S1AP
</b><b class="BLU">[TMR]   enter blocking wait for TASK_SCTP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_S1AP
</b><b class="BLU">[TMR]   task TASK_S1AP received a message
</b><b class="BLU">[TMR]   sent messages id=76 to TASK_UNKNOWN
</b>[S1AP]   servedGUMMEIs.list.count 1
[S1AP]   servedPLMNs.list.count 1
<b class="BLU">[TMR]   sent messages id=91 to TASK_ENB_APP
</b><b class="BLU">[TMR]   enter blocking wait for TASK_S1AP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_ENB_APP
</b><b class="BLU">[TMR]   task TASK_ENB_APP received a message
</b>[ENB_APP]   [eNB 0] Received S1AP_REGISTER_ENB_CNF: associated MME 1
<b class="BLU">[TMR]   sent messages id=1 to TASK_L2L1
</b><b class="BLU">[TMR]   enter blocking wait for TASK_ENB_APP
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_L2L1
</b><b class="BLU">[TMR]   task TASK_L2L1 received a message
</b><b class="BLU">[PHY]   L2L1 TASK received INITIALIZE_MESSAGE
</b><b class="BLU">[TMR]   enter blocking wait for TASK_L2L1
</b>[LIBCONFIG] loader.coding: 2/2 parameters successfully set, (1 to default value)
[LOADER] library libcoding.so successfully loaded
[PHY]   prach_config_common.rootSequenceIndex = 0
[PHY]   prach_config_common.prach_ConfigInfo.prach_ConfigIndex = 0
[PHY]   prach_config_common.prach_ConfigInfo.highSpeedFlag = 0
[PHY]   prach_config_common.prach_ConfigInfo.zeroCorrelationZoneConfig = 1
[PHY]   prach_config_common.prach_ConfigInfo.prach_FreqOffset = 2
[PHY]   pusch_config_common.n_SB = 1
[PHY]   pusch_config_common.hoppingMode = 0
[PHY]   pusch_config_common.pusch_HoppingOffset = 0
[PHY]   pusch_config_common.enable64QAM = 0
[PHY]   pusch_config_common.ul_ReferenceSignalsPUSCH.groupHoppingEnabled = 1
[PHY]   pusch_config_common.ul_ReferenceSignalsPUSCH.groupAssignmentPUSCH = 0
[PHY]   pusch_config_common.ul_ReferenceSignalsPUSCH.sequenceHoppingEnabled = 0
[PHY]   pusch_config_common.ul_ReferenceSignalsPUSCH.cyclicShift = 2
[PHY]   eNB 0/0 configured
<b class="BLU">[RRC]   [OPENAIR][INIT] Init function start: NB_eNB_INST=1
</b>[RRC]   [eNB] handover active state is 0 
[RRC]   [eNB] eMBMS active state is 0 
[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] ENB:OPENAIR RRC IN....
<b class="BLU">[TMR]   task TASK_RRC_ENB received a message
</b>[RRC]   Received message GTPV1U_ENB_DELETE_TUNNEL_RESP
<b class="BLU">[TMR]   enter blocking wait for TASK_RRC_ENB
</b><b class="BLU">[TMR]   receive on 1 descriptors for TASK_RRC_ENB
</b><b class="BLU">[TMR]   enter blocking wait for TASK_RRC_ENB
</b>NFAPI MODE:MONOLITHIC
START MAIN THREADS
RC.nb_L1_inst:1
Initializing eNB threads single_thread_flag:0 wait_for_sync:0
[PHY]   [lte-softmodem.c] eNB structure about to allocated RC.nb_L1_inst:1 RC.nb_L1_CC[0]:1
[PHY]   [lte-softmodem.c] eNB structure RC.eNB allocated
[PHY]   Initializing eNB 0 CC_id 0 single_thread_flag:0
[PHY]   Initializing eNB 0 CC_id 0
[PHY]   Registering with MAC interface module
<b class="BLU">[PHY]   Installing callbacks for IF_Module - UL_indication
</b>[PHY]   Setting indication lists
[PHY]   [lte-softmodem.c] eNB structure allocated
wait_eNBs()
Waiting for eNB L1 instances to all get configured ... sleeping 50ms (nb_L1_inst 1)
RC.nb_L1_CC[0]:1
eNB L1 are configured
About to Init RU threads RC.nb_RU:1
Initializing RU threads
configuring RU from file
[LIBCONFIG] RUs.[0]: 20/20 parameters successfully set, (11 to default value)
Set RU mask to 1
Creating RC.ru[0]:0x2c63c70
Setting function for RU 0 to eNodeB_3GPP
[PHY]   number of L1 instances 1, number of RU 1, number of CPU cores 4
<b class="BLU">[PHY]   Process RUs RC.nb_RU:1
</b><b class="BLU">[PHY]   Process RC.ru[0]
</b><b class="BLU">[PHY]   init_RU() RC.ru[0].num_eNB:1 ru-&gt;eNB_list[0]:0x7f5fb3861010 RC.eNB[0][0]:0x7f5fb3861010 rf_config_file:
</b><b class="HIR">[PHY]   DJP - delete code above this /home/test/develop/targets/RT/USER/lte-ru.c:2880
</b><b class="BLU">[PHY]   RU FUnction:0 ru-&gt;if_south:0
</b><b class="BLU">[PHY]   eNB0:0x7f5fb3861010
</b>[PHY]   Copying frame parms from eNB 0 to ru 0
<b class="BLU">[PHY]   ru-&gt;num_eNB:1 eNB0-&gt;num_RU:0
</b>[PHY]   Initializing RRU descriptor 0 : (local RF,synch_to_ext_device,0)
configuring ru_id 0 (start_rf 0x50d4f0)
[PHY]   Starting ru_thread 0
[PHY]   Initializing RU proc 0 (eNodeB_3GPP,synch_to_ext_device),
[HW]   [SCHED][eNB] ru_thread started on CPU 3, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[PHY]   init_RU_proc() DJP - added creation of pthread_prach
[HW]   [SCHED][eNB] ru_thread_tx started on CPU 2, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[PHY]   thread ru created id=19665
[PHY]   Starting RU 0 (eNodeB_3GPP,synch_to_ext_device),
channel 0, Setting tx_gain offset 0.000000, rx_gain offset 125.000000, tx_freq 2685000000.000000, rx_freq 2565000000.000000
[PHY]   Initializing frame parms for N_RB_DL 25, Ncp 0, osf 1
[PHY]   lte_parms.c: Setting N_RB_DL to 25, ofdm_symbol_size 512
[PHY]   Initializing RU signal buffers (if_south local RF) nb_tx 1
[HW]   [SCHED][eNB] ru_thread_prach started on CPU 2, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[PHY]   [INIT] common.txdata[0] = 0x7f5fb8030040 (307200 bytes)
<b class="BLU">[HW]   [lte-softmodem.c] RU threads created
</b>wait RUs
<b class="HIG">[INFO] [UHD] </b>linux; GNU C++ version 5.4.0 20160609; Boost_105800; UHD_3.13.0.HEAD-0-g5b236772
[PHY]   Waiting for RUs to be configured ... RC.ru_mask:01
[HW]   [SCHED][eNB] feptx_thread started on CPU 0, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[HW]   [SCHED][eNB] fep_thread started on CPU 2, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[PHY]   thread feptx created id=19669
[PHY]   thread fep created id=19668
[PHY]   nb_tx 1
[PHY]   rxdata_7_5kHz[0] 0x7f5f90051620 for RU 0
[PHY]   [INIT] common.txdata_BF= 0x7f5f900009a0 (8 bytes)
[PHY]   txdataF_BF[0] 0x7f5f9006f6a0 for RU 0
[PHY]   rxdataF[0] 0x7f5f90076720 for RU 0
<b class="BLU">[PHY]   [INIT] prach_vars-&gt;rxsigF[0] = 0x7f5f900847a0
</b><b class="BLU">[PHY]   [INIT] prach_vars_br-&gt;rxsigF[0] = 0x7f5f9008a820
</b><b class="BLU">[PHY]   [INIT] prach_vars_br-&gt;rxsigF[0] = 0x7f5f900908a0
</b><b class="BLU">[PHY]   [INIT] prach_vars_br-&gt;rxsigF[0] = 0x7f5f90096920
</b><b class="BLU">[PHY]   [INIT] prach_vars_br-&gt;rxsigF[0] = 0x7f5f9009c9a0
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() RC.nb_L1_inst:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() DO BEAM WEIGHTS nb_antenna_ports_eNB:1 nb_tx:1
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() DO BEAM WEIGHTS nb_antenna_ports_eNB:1 nb_tx:1
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b><b class="BLU">[PHY]   [INIT] phy_init_RU() nb_antenna_ports_eNB:1 
</b>[LIBCONFIG] loader.oai_device: 2/2 parameters successfully set, (1 to default value)
[LOADER] library liboai_device.so successfully loaded
<b class="BLU">[PHY]   openair0_cfg[0].sdr_addrs == '(null)'
</b><b class="BLU">[PHY]   openair0_cfg[0].clock_source == '0'
</b>[PHY]   Checking for USRPs : UHD 3.13.0.HEAD-0-g5b236772 (3.13.0)
Found USRP b200
<b class="HIG">[INFO] [B200] </b>Detected Device: B210
<b class="HIG">[INFO] [B200] </b>Operating over USB 3.
<b class="HIY">[WARNING] [B200] </b>The recv_frame_size must be a multiple of 8 bytes and not a multiple of 1024 bytes.  Requested recv_frame_size of 15360 coerced to 15368.
<b class="HIG">[INFO] [B200] </b>Initialize CODEC control...
<b class="HIG">[INFO] [B200] </b>Initialize Radio control...
<b class="HIG">[INFO] [B200] </b>Performing register loopback test... 
<b class="HIG">[INFO] [B200] </b>Register loopback test passed
<b class="HIG">[INFO] [B200] </b>Performing register loopback test... 
<b class="HIG">[INFO] [B200] </b>Register loopback test passed
<b class="HIG">[INFO] [B200] </b>Asking for clock rate 30.720000 MHz... 
<b class="HIG">[INFO] [B200] </b>Actually got clock rate 30.720000 MHz.
<b class="HIG">[INFO] [B200] </b>Asking for clock rate 30.720000 MHz... 
<b class="HIG">[INFO] [B200] </b>OK
Found USRP b200
[PHY]   ru_thread_prach() RACH waiting for RU to be configured
[PHY]   cal 0: freq 3500000000.000000, offset 44.000000, diff 935000000.000000
[PHY]   cal 1: freq 2660000000.000000, offset 49.800000, diff 95000000.000000
[PHY]   cal 2: freq 2300000000.000000, offset 51.000000, diff 265000000.000000
[PHY]   cal 3: freq 1880000000.000000, offset 53.000000, diff 685000000.000000
[PHY]   cal 4: freq 816000000.000000, offset 57.000000, diff 1749000000.000000
[PHY]   RX Gain 0 125.000000 (55.800000) =&gt; 69.200000 (max 76.000000)
<b class="BLU">[PHY]   usrp-&gt;get_tx_num_channels() == 2
</b><b class="BLU">[PHY]   openair0_cfg[0].tx_num_channels == 1
</b>[PHY]   USRP TX_GAIN:89.75 gain_range:89.75 tx_gain:0.00
[PHY]   Actual master clock: 30.720000MHz...
[PHY]   ru_thread_prach() RACH waiting for RU to be configured
[PHY]   RF board max packet size 3838, size for 100µs jitter 768 
[PHY]   rx_max_num_samps 768
[PHY]   RX Channel 0
[PHY]     Actual RX sample rate: 7.680000MSps...
[PHY]     Actual RX frequency: 2.565000GHz...
[PHY]     Actual RX gain: 69.000000...
[PHY]     Actual RX bandwidth: 20.000000M...
[PHY]     Actual RX antenna: RX2...
[PHY]   TX Channel 0
[PHY]     Actual TX sample rate: 7.680000MSps...
[PHY]     Actual TX frequency: 2.685000GHz...
[PHY]     Actual TX gain: 89.750000...
[PHY]     Actual TX bandwidth: 20.000000M...
[PHY]     Actual TX antenna: TX/RX...
[PHY]   Device timestamp: 1.813024...
[RAU] has loaded USRP B200 device.
setup_RU_buffers: frame_parms = 0x2c63d00
[PHY]   Signaling main thread that RU 0 is ready
waiting for sync (ru_thread,-1/0xda2b68,0x1452500,0x1308660)
ru_thread_tx ready
<b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b>RC.ru_mask:00
[PHY]   RUs configured
ALL RUs READY!
RC.nb_RU:1
ALL RUs ready - init eNBs
Not NFAPI mode - call init_eNB_afterRU()
[PHY]   init_eNB_afterRU() RC.nb_inst:1
[PHY]   RC.nb_CC[inst]:1
[PHY]   RC.nb_CC[inst:0][CC_id:0]:0x7f5fb3861010
[PHY]   [eNB 0] phy_init_lte_eNB() About to wait for eNB to be configured[PHY]   [eNB 0] Initializing DL_FRAME_PARMS : N_RB_DL 25, PHICH Resource 1, PHICH Duration 0 nb_antennas_tx:0 nb_antennas_rx:0 nb_antenna_ports_eNB:1 PRACH[rootSequenceIndex:0 prach_Config_enabled:1 configIndex:0 highSpeed:0 zeroCorrelationZoneConfig:1 freqOffset:2]
<b class="BLU">[PHY]   [MSC_NEW][FRAME 00000][PHY_eNB][MOD 00][]
</b>pcfich_reg : 1,13,26,38
<b class="BLU">[PHY]   [INIT] NB_ANTENNA_PORTS_ENB:6 fp-&gt;nb_antenna_ports_eNB:1
</b><b class="BLU">[PHY]   [INIT] common_vars-&gt;txdataF[0] = 0x7f5fb010d040 (286720 bytes)
</b><b class="BLU">[PHY]   [INIT] common_vars-&gt;txdataF[5] = 0x7f5fb00c6040 (286720 bytes)
</b>[PHY]   Mapping RX ports from 1 RUs to eNB 0
[PHY]   Overwriting eNB-&gt;prach_vars.rxsigF[0]:0x378b0e0
[PHY]   Overwriting eNB-&gt;prach_vars_br.rxsigF.rxsigF[0]:(nil)
[PHY]   Overwriting eNB-&gt;prach_vars_br.rxsigF.rxsigF[0]:(nil)
[PHY]   Overwriting eNB-&gt;prach_vars_br.rxsigF.rxsigF[0]:(nil)
[PHY]   Overwriting eNB-&gt;prach_vars_br.rxsigF.rxsigF[0]:(nil)
[PHY]   eNB-&gt;num_RU:1
[PHY]   Attaching RU 0 antenna 0 to eNB antenna 0
[PHY]   init_eNB_afterRU() ************* DJP ***** eNB-&gt;frame_parms.nb_antennas_tx:0 - GOING TO HARD CODE TO 1[PHY]   inst 0, CC_id 0 : nb_antennas_rx 1
[PHY]   Initialise transport
<b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 0
</b><b class="BLU">[PHY]   dlsch[0][0] =&gt; 0x3c560e0 rnti:0
</b><b class="BLU">[PHY]   dlsch[0][1] =&gt; 0x3d81900 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 1
</b><b class="BLU">[PHY]   dlsch[1][0] =&gt; 0x3eba460 rnti:0
</b><b class="BLU">[PHY]   dlsch[1][1] =&gt; 0x3fe5c80 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 1
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 2
</b><b class="BLU">[PHY]   dlsch[2][0] =&gt; 0x411e7e0 rnti:0
</b><b class="BLU">[PHY]   dlsch[2][1] =&gt; 0x424a000 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 2
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 3
</b><b class="BLU">[PHY]   dlsch[3][0] =&gt; 0x4382b60 rnti:0
</b><b class="BLU">[PHY]   dlsch[3][1] =&gt; 0x44ae380 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 3
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 4
</b><b class="BLU">[PHY]   dlsch[4][0] =&gt; 0x45e6ee0 rnti:0
</b><b class="BLU">[PHY]   dlsch[4][1] =&gt; 0x4712700 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 4
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 5
</b><b class="BLU">[PHY]   dlsch[5][0] =&gt; 0x484b260 rnti:0
</b><b class="BLU">[PHY]   dlsch[5][1] =&gt; 0x4976a80 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 5
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 6
</b><b class="BLU">[PHY]   dlsch[6][0] =&gt; 0x4aaf5e0 rnti:0
</b><b class="BLU">[PHY]   dlsch[6][1] =&gt; 0x4bdae00 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 6
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 7
</b><b class="BLU">[PHY]   dlsch[7][0] =&gt; 0x4d13960 rnti:0
</b><b class="BLU">[PHY]   dlsch[7][1] =&gt; 0x4e3f0e0 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 7
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 8
</b><b class="BLU">[PHY]   dlsch[8][0] =&gt; 0x4f77c40 rnti:0
</b><b class="BLU">[PHY]   dlsch[8][1] =&gt; 0x50a3460 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 8
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 9
</b><b class="BLU">[PHY]   dlsch[9][0] =&gt; 0x51dbfc0 rnti:0
</b><b class="BLU">[PHY]   dlsch[9][1] =&gt; 0x53077e0 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 9
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 10
</b><b class="BLU">[PHY]   dlsch[10][0] =&gt; 0x5440340 rnti:0
</b><b class="BLU">[PHY]   dlsch[10][1] =&gt; 0x556bb60 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 10
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 11
</b><b class="BLU">[PHY]   dlsch[11][0] =&gt; 0x56a46c0 rnti:0
</b><b class="BLU">[PHY]   dlsch[11][1] =&gt; 0x57cfe40 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 11
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 12
</b><b class="BLU">[PHY]   dlsch[12][0] =&gt; 0x59089a0 rnti:0
</b><b class="BLU">[PHY]   dlsch[12][1] =&gt; 0x5a341c0 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 12
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 13
</b><b class="BLU">[PHY]   dlsch[13][0] =&gt; 0x5b6cd20 rnti:0
</b><b class="BLU">[PHY]   dlsch[13][1] =&gt; 0x5c98540 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 13
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 14
</b><b class="BLU">[PHY]   dlsch[14][0] =&gt; 0x5dd10a0 rnti:0
</b><b class="BLU">[PHY]   dlsch[14][1] =&gt; 0x5efc8c0 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 14
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffers for DLSCH, UE 15
</b><b class="BLU">[PHY]   dlsch[15][0] =&gt; 0x6035420 rnti:0
</b><b class="BLU">[PHY]   dlsch[15][1] =&gt; 0x6160c40 rnti:0
</b><b class="BLU">[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 15
</b><b class="BLU">[PHY]   eNB 0.0 : SI 0x62a6a80
</b><b class="BLU">[PHY]   eNB 0.0 : RA 0x63d22a0
</b><b class="BLU">[PHY]   eNB 0.0 : MCH 0x64fdb40
</b>[PHY]   init_eNB_proc(inst:0) RC.nb_CC[inst]:1 
[PHY]   Initializing eNB processes instance:0 CC_id 0 
[PHY]   Creating te_thread 0
[PHY]   Creating te_thread 1
[HW]   [SCHED][eNB] te_thread started on CPU 3, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[PHY]   Creating te_thread 2
[PHY]   thread te created id=19685
[HW]   [SCHED][eNB] te_thread started on CPU 3, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[PHY]   thread te created id=19686
[HW]   [SCHED][eNB] te_thread started on CPU 0, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[PHY]   eNB-&gt;single_thread_flag:0
[HW]   [SCHED][eNB] td_thread started on CPU 2, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[PHY]   thread te created id=19687
[PHY]   thread td created id=19688
[HW]   [SCHED][eNB] RXn_TXnp4_0
 started on CPU 2, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[PHY]   thread rxtx created id=19689
[HW]   [SCHED][eNB] TXnp4_1
 started on CPU 2, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[HW]   [SCHED][eNB] eNB_thread_prach started on CPU 1, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
ALL RUs ready - ALL eNBs ready
[HW]   [SCHED][eNB] eNB_thread_prach_br started on CPU 2, sched_policy = SCHED_FIFO , priority = 99, CPU Affinity= CPU_0 CPU_1 CPU_2 CPU_3 
[PHY]   ru_thread_prach() RACH waiting for RU to be configured
[PHY]   ru_thread_prach() RU configured - RACH processing thread running
Sending sync to all threads
TYPE &lt;CTRL-C&gt; TO TERMINATE
Entering ITTI signals handler
got sync (ru_thread)
[PHY]   Time in secs now: 23612636 
[PHY]   Time in secs last pps: 22463154 
[PHY]   RU 0 rf device ready
[PHY]   RU 0 no asynch_south interface
<b class="BLU">[PHY]   RU 0/0 TS 0 (off 23997496), frame 0, subframe 0
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 0, subframe 0
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 0: Doing phy_procedures_eNB_uespec_RX(0)
</b><b class="BLU">[PHY]   SFN/SF:00 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (0,0) clear HI_DCI0_req[0][4]
</b><b class="HIR">[MAC]   SCHED_MODE=0
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 4, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 0 subframe 4: PUSCH frame = 0
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00004 DL_req:SFN/SF:00000:dl_pdu:0 tx_req:SFN/SF:00000:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00004:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00004:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 8
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:04 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:00 tx:04]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 0 subframe 4: PUSCH frame = 0
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 30720, frame 0, unwrapped_frame 0, subframe 4
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 7680 (off 23997496), frame 0, subframe 1
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 1), received frame 0, subframe 1
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   Triggering prach processing, frame 0, subframe 1
</b><b class="BLU">[PHY]   Triggering prach br processing, frame 0, subframe 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 0: Doing phy_procedures_eNB_uespec_RX(1)
</b><b class="BLU">[PHY]   Running eNB prach procedures
</b><b class="BLU">[PHY]   SFN/SF:01 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[PHY]   Running eNB prach procedures for BL/CE UEs
</b><b class="BLU">[MAC]   current (0,1) clear HI_DCI0_req[0][5]
</b><b class="BLU">[MAC]   [eNB 0] Frame 0 : BCCH-&gt;DLSCH CC_id 0, Received 15 bytes 
</b><b class="BLU">[MAC]   Subframe 5: Checking CCE feasibility format 0 : (ffff,4) (ffff,4,2)
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 0 : (DL PDU 1, DL DCI 0, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/0 (0,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 0 =&gt; L 4 fCCE 0
</b><b class="BLU">[MAC]   Frame 0: Subframe 5 : Adding common DCI for S_RNTI
</b><b class="BLU">[MAC]   [eNB] Frame 0 : Scheduling BCCH-&gt;DLSCH (FDD) for CC_id 0 SI 15 bytes (mcs 2, rb 3)
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   Frame 0, subframe 5 : vrb 11 allocated
</b><b class="BLU">[MAC]   Frame 0, subframe 5 : vrb 12 allocated
</b><b class="BLU">[MAC]   Frame 0, subframe 5 : vrb 14 allocated
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 2 : (DL PDU 2, DL DCI 1, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/1 (1,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 2 =&gt; L 4 fCCE 0
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 0 subframe 5: PUSCH frame = 0
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00005 DL_req:SFN/SF:00005:dl_pdu:2 tx_req:SFN/SF:00005:pdus:1
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00005:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00005:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 9
</b><b class="BLU">[PHY]   Frame 0, Subframe 5: DCI processing - populating pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00005 proc:TX:[SFN/SF:00005] DCI format 1, nCCE 0, L 4, rnti ffff, harq_pid 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 0, rnti 0, first_free_index -1
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 1=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 2=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 3=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 4=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 5=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 6=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 7=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 8=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 9=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 10=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 11=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 12=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 13=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 14=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 15=&gt; harq_mask 0, rnti 0, first_free_index 0
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00005 proc:TX:SFN/SF:00005 dlsch0[rnti:0 harq_mask:0000] dci_pdu[rnti:ffff rnti_type:2 harq_process:0 ndi1:0] dlsch0_harq[round:0 harq_mask:0 ndi:0]
</b><b class="BLU">[PHY]   NFAPI: rel8[rnti ffff dci_format 1 harq_process 0 ndi1 0 rnti type 2] dlsch0[rnti 0 harq_mask 0] dlsch0_harq[round 0 ndi 0]
</b><b class="BLU">[PHY]   Frame 0, Subframe 5: DCI processing - populated pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   schedule_response() [PDU:1] NFAPI_DL_CONFIG_DLSCH_PDU_TYPE SFN/SF:00005 TX:0/5 RX:0/1 transport_blocks:1 pdu_index:0 sdu:0x7f5fb0e3010b
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   dlsch-&gt;i0:ffff dlsch0_harq[pdsch_start:1 nb_rb:4 vrb_type:0 rvidx:0 Nl:1 mimo_mode:0 dl_power_off:1 round:0 status:1 TBS:144 Qm:2 codeword:0 rb_alloc:30720] rel8[length:15]
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:05 dl_pdus:2
</b><b class="BLU">[PHY]   [RAPROC] Frame 0, subframe 1 : Most likely preamble 1, energy 6 dB delay 240 (prach_energy counter 0)
</b><b class="BLU">[PHY]   [RAPROC] Frame 0, subframe 1 : Most likely preamble 0, energy 0 dB delay 0 (prach_energy counter 0)
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:01 tx:05]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b>[PHY]   prach_I0 = 0.8 dB
<b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 0 subframe 5: PUSCH frame = 0
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 0, subframe 5: Calling generate_dci_top (pdcch) (num_dci 1) num_pdcch_symbols:1
</b><b class="BLU">[PHY]   Generating DCI 0/1 (nCCE 0) of length 25, aggregation 4 (8ac20100), rnti ffff
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH pdu:0x7f5fb0e3010b pdsch_start:1 frame:0 subframe:5 nb_rb:4 rb_alloc:30720 Qm:2 Nl:1 round:0
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH dlsch_harq[round:1]
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 38400, frame 0, unwrapped_frame 0, subframe 5
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 15360 (off 23997496), frame 0, subframe 2
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 0, subframe 2
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 0: Doing phy_procedures_eNB_uespec_RX(2)
</b><b class="BLU">[PHY]   SFN/SF:02 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (0,2) clear HI_DCI0_req[0][6]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 6, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 0 subframe 6: PUSCH frame = 1
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00006 DL_req:SFN/SF:00005:dl_pdu:0 tx_req:SFN/SF:00005:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00006:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00006:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 0
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:06 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:02 tx:06]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 0 subframe 6: PUSCH frame = 1
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 46080, frame 0, unwrapped_frame 0, subframe 6
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 23040 (off 23997496), frame 0, subframe 3
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 0, subframe 3
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 0: Doing phy_procedures_eNB_uespec_RX(3)
</b><b class="BLU">[PHY]   SFN/SF:03 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (0,3) clear HI_DCI0_req[0][7]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 7, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 0 subframe 7: PUSCH frame = 1
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00007 DL_req:SFN/SF:00005:dl_pdu:0 tx_req:SFN/SF:00005:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00007:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00007:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 1
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:07 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:03 tx:07]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 0 subframe 7: PUSCH frame = 1
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 53760, frame 0, unwrapped_frame 0, subframe 7
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 30720 (off 23997496), frame 0, subframe 4
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 0, subframe 4
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 0: Doing phy_procedures_eNB_uespec_RX(4)
</b>[PHY]   max_I0 31, min_I0 24
<b class="BLU">[PHY]   SFN/SF:04 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (0,4) clear HI_DCI0_req[0][8]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 8, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 0 subframe 8: PUSCH frame = 1
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00008 DL_req:SFN/SF:00005:dl_pdu:0 tx_req:SFN/SF:00005:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00008:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00008:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 2
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:08 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:04 tx:08]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 0 subframe 8: PUSCH frame = 1
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 61440, frame 0, unwrapped_frame 0, subframe 8
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 38400 (off 23997496), frame 0, subframe 5
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 0, subframe 5
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 0: Doing phy_procedures_eNB_uespec_RX(5)
</b><b class="BLU">[PHY]   SFN/SF:05 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (0,5) clear HI_DCI0_req[0][9]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 9, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 0 subframe 9: PUSCH frame = 1
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00009 DL_req:SFN/SF:00005:dl_pdu:0 tx_req:SFN/SF:00005:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00009:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00009:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 3
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:09 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:05 tx:09]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 0 subframe 9: PUSCH frame = 1
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 69120, frame 0, unwrapped_frame 0, subframe 9
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 46080 (off 23997496), frame 0, subframe 6
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 0, subframe 6
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 0: Doing phy_procedures_eNB_uespec_RX(6)
</b><b class="BLU">[PHY]   SFN/SF:06 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (0,6) clear HI_DCI0_req[0][0]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 0, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 1 subframe 0: PUSCH frame = 1
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00010 DL_req:SFN/SF:00005:dl_pdu:0 tx_req:SFN/SF:00005:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00010:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00010:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 4
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:10 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:06 tx:10]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   generate_pbch(eNB_pbch:0x7f5fb393f9b0 txdataF:0x2c5fa80 amp:512 frame_parms:0x7f5fb3861ae8 pbch_pdu:0x7f5fb3a5e9b9 frame_mod4:0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 1 subframe 0: PUSCH frame = 1
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 76800, frame 1, unwrapped_frame 0, subframe 0
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 53760 (off 23997496), frame 0, subframe 7
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 0, subframe 7
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 0: Doing phy_procedures_eNB_uespec_RX(7)
</b><b class="BLU">[PHY]   SFN/SF:07 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (0,7) clear HI_DCI0_req[0][1]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 1, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 1 subframe 1: PUSCH frame = 1
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00011 DL_req:SFN/SF:00005:dl_pdu:0 tx_req:SFN/SF:00005:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00011:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00011:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 5
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:11 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:07 tx:11]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 1 subframe 1: PUSCH frame = 1
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 84480, frame 1, unwrapped_frame 0, subframe 1
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 61440 (off 23997496), frame 0, subframe 8
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 0, subframe 8
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 0: Doing phy_procedures_eNB_uespec_RX(8)
</b><b class="BLU">[PHY]   SFN/SF:08 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (0,8) clear HI_DCI0_req[0][2]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 2, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 1 subframe 2: PUSCH frame = 1
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00012 DL_req:SFN/SF:00005:dl_pdu:0 tx_req:SFN/SF:00005:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00012:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00012:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 6
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:12 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:08 tx:12]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 1 subframe 2: PUSCH frame = 1
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 92160, frame 1, unwrapped_frame 0, subframe 2
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 69120 (off 23997496), frame 0, subframe 9
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 0, subframe 9
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 0: Doing phy_procedures_eNB_uespec_RX(9)
</b><b class="BLU">[PHY]   SFN/SF:09 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (0,9) clear HI_DCI0_req[0][3]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 3, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 1 subframe 3: PUSCH frame = 1
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00013 DL_req:SFN/SF:00005:dl_pdu:0 tx_req:SFN/SF:00005:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00013:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00013:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 7
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:13 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:09 tx:13]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 1 subframe 3: PUSCH frame = 1
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 99840, frame 1, unwrapped_frame 0, subframe 3
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 76800 (off 23997496), frame 1, subframe 0
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 1, subframe 0
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 1: Doing phy_procedures_eNB_uespec_RX(0)
</b><b class="BLU">[PHY]   SFN/SF:10 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (1,0) clear HI_DCI0_req[0][4]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 4, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 1 subframe 4: PUSCH frame = 1
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00014 DL_req:SFN/SF:00005:dl_pdu:0 tx_req:SFN/SF:00005:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00014:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00014:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 8
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:14 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:10 tx:14]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 1 subframe 4: PUSCH frame = 1
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 107520, frame 1, unwrapped_frame 0, subframe 4
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 84480 (off 23997496), frame 1, subframe 1
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 1, subframe 1
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 1: Doing phy_procedures_eNB_uespec_RX(1)
</b><b class="BLU">[PHY]   SFN/SF:11 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (1,1) clear HI_DCI0_req[0][5]
</b><b class="BLU">[MAC]   [eNB 0] Frame 1 : BCCH-&gt;DLSCH CC_id 0, Received 30 bytes 
</b><b class="BLU">[MAC]   Subframe 5: Checking CCE feasibility format 0 : (ffff,4) (ffff,4,2)
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 0 : (DL PDU 1, DL DCI 0, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/0 (0,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 0 =&gt; L 4 fCCE 0
</b><b class="BLU">[MAC]   Frame 1: Subframe 5 : Adding common DCI for S_RNTI
</b><b class="BLU">[MAC]   [eNB] Frame 1 : Scheduling BCCH-&gt;DLSCH (FDD) for CC_id 0 SI 30 bytes (mcs 6, rb 3)
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   Frame 1, subframe 5 : vrb 11 allocated
</b><b class="BLU">[MAC]   Frame 1, subframe 5 : vrb 12 allocated
</b><b class="BLU">[MAC]   Frame 1, subframe 5 : vrb 14 allocated
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 2 : (DL PDU 2, DL DCI 1, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/1 (1,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 2 =&gt; L 4 fCCE 0
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 1 subframe 5: PUSCH frame = 1
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00015 DL_req:SFN/SF:00015:dl_pdu:2 tx_req:SFN/SF:00015:pdus:1
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00015:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00015:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 9
</b><b class="BLU">[PHY]   Frame 1, Subframe 5: DCI processing - populating pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00015 proc:TX:[SFN/SF:00015] DCI format 1, nCCE 0, L 4, rnti ffff, harq_pid 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00015 proc:TX:SFN/SF:00015 dlsch0[rnti:ffff harq_mask:0001] dci_pdu[rnti:ffff rnti_type:2 harq_process:0 ndi1:0] dlsch0_harq[round:1 harq_mask:1 ndi:0]
</b><b class="BLU">[PHY]   NFAPI: rel8[rnti ffff dci_format 1 harq_process 0 ndi1 0 rnti type 2] dlsch0[rnti ffff harq_mask 1] dlsch0_harq[round 0 ndi 0]
</b><b class="BLU">[PHY]   Frame 1, Subframe 5: DCI processing - populated pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   schedule_response() [PDU:1] NFAPI_DL_CONFIG_DLSCH_PDU_TYPE SFN/SF:00015 TX:1/5 RX:1/1 transport_blocks:1 pdu_index:0 sdu:0x7f5fb0e3010b
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   dlsch-&gt;i0:ffff dlsch0_harq[pdsch_start:1 nb_rb:4 vrb_type:0 rvidx:0 Nl:1 mimo_mode:0 dl_power_off:1 round:0 status:1 TBS:256 Qm:2 codeword:0 rb_alloc:30720] rel8[length:30]
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:15 dl_pdus:2
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:11 tx:15]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 1 subframe 5: PUSCH frame = 1
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 1, subframe 5: Calling generate_dci_top (pdcch) (num_dci 1) num_pdcch_symbols:1
</b><b class="BLU">[PHY]   Generating DCI 0/1 (nCCE 0) of length 25, aggregation 4 (8ac60100), rnti ffff
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH pdu:0x7f5fb0e3010b pdsch_start:1 frame:1 subframe:5 nb_rb:4 rb_alloc:30720 Qm:2 Nl:1 round:0
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH dlsch_harq[round:1]
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 115200, frame 1, unwrapped_frame 0, subframe 5
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 92160 (off 23997496), frame 1, subframe 2
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 1, subframe 2
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 1: Doing phy_procedures_eNB_uespec_RX(2)
</b><b class="BLU">[PHY]   SFN/SF:12 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (1,2) clear HI_DCI0_req[0][6]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 6, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 1 subframe 6: PUSCH frame = 2
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00016 DL_req:SFN/SF:00015:dl_pdu:0 tx_req:SFN/SF:00015:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00016:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00016:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 0
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:16 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:12 tx:16]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 1 subframe 6: PUSCH frame = 2
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 122880, frame 1, unwrapped_frame 0, subframe 6
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 99840 (off 23997496), frame 1, subframe 3
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 1, subframe 3
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 1: Doing phy_procedures_eNB_uespec_RX(3)
</b><b class="BLU">[PHY]   SFN/SF:13 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (1,3) clear HI_DCI0_req[0][7]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 7, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 1 subframe 7: PUSCH frame = 2
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00017 DL_req:SFN/SF:00015:dl_pdu:0 tx_req:SFN/SF:00015:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00017:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00017:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 1
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:17 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:13 tx:17]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 1 subframe 7: PUSCH frame = 2
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 130560, frame 1, unwrapped_frame 0, subframe 7
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 107520 (off 23997496), frame 1, subframe 4
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 1, subframe 4
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 1: Doing phy_procedures_eNB_uespec_RX(4)
</b><b class="BLU">[PHY]   SFN/SF:14 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (1,4) clear HI_DCI0_req[0][8]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 8, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 1 subframe 8: PUSCH frame = 2
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00018 DL_req:SFN/SF:00015:dl_pdu:0 tx_req:SFN/SF:00015:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00018:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00018:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 2
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:18 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:14 tx:18]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 1 subframe 8: PUSCH frame = 2
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 138240, frame 1, unwrapped_frame 0, subframe 8
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 115200 (off 23997496), frame 1, subframe 5
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 1, subframe 5
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 1: Doing phy_procedures_eNB_uespec_RX(5)
</b><b class="BLU">[PHY]   SFN/SF:15 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (1,5) clear HI_DCI0_req[0][9]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 9, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 1 subframe 9: PUSCH frame = 2
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00019 DL_req:SFN/SF:00015:dl_pdu:0 tx_req:SFN/SF:00015:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00019:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00019:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 3
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:19 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:15 tx:19]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 1 subframe 9: PUSCH frame = 2
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 145920, frame 1, unwrapped_frame 0, subframe 9
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 122880 (off 23997496), frame 1, subframe 6
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 1, subframe 6
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 1: Doing phy_procedures_eNB_uespec_RX(6)
</b><b class="BLU">[PHY]   SFN/SF:16 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (1,6) clear HI_DCI0_req[0][0]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 0, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 2 subframe 0: PUSCH frame = 2
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00020 DL_req:SFN/SF:00015:dl_pdu:0 tx_req:SFN/SF:00015:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00020:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00020:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 4
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:20 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:16 tx:20]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   generate_pbch(eNB_pbch:0x7f5fb393f9b0 txdataF:0x2c5fa80 amp:512 frame_parms:0x7f5fb3861ae8 pbch_pdu:0x7f5fb3a5e9b9 frame_mod4:0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 2 subframe 0: PUSCH frame = 2
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 153600, frame 2, unwrapped_frame 0, subframe 0
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 130560 (off 23997496), frame 1, subframe 7
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 1, subframe 7
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 1: Doing phy_procedures_eNB_uespec_RX(7)
</b><b class="BLU">[PHY]   SFN/SF:17 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (1,7) clear HI_DCI0_req[0][1]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 1, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 2 subframe 1: PUSCH frame = 2
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00021 DL_req:SFN/SF:00015:dl_pdu:0 tx_req:SFN/SF:00015:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00021:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00021:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 5
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:21 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:17 tx:21]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 2 subframe 1: PUSCH frame = 2
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 161280, frame 2, unwrapped_frame 0, subframe 1
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 138240 (off 23997496), frame 1, subframe 8
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 1, subframe 8
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 1: Doing phy_procedures_eNB_uespec_RX(8)
</b><b class="BLU">[PHY]   SFN/SF:18 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (1,8) clear HI_DCI0_req[0][2]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 2, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 2 subframe 2: PUSCH frame = 2
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00022 DL_req:SFN/SF:00015:dl_pdu:0 tx_req:SFN/SF:00015:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00022:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00022:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 6
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:22 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:18 tx:22]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 2 subframe 2: PUSCH frame = 2
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 168960, frame 2, unwrapped_frame 0, subframe 2
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 145920 (off 23997496), frame 1, subframe 9
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 1, subframe 9
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 1: Doing phy_procedures_eNB_uespec_RX(9)
</b><b class="BLU">[PHY]   SFN/SF:19 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (1,9) clear HI_DCI0_req[0][3]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 3, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 2 subframe 3: PUSCH frame = 2
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00023 DL_req:SFN/SF:00015:dl_pdu:0 tx_req:SFN/SF:00015:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00023:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00023:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 7
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:23 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:19 tx:23]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 2 subframe 3: PUSCH frame = 2
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 176640, frame 2, unwrapped_frame 0, subframe 3
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 153600 (off 23997496), frame 2, subframe 0
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 2, subframe 0
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 2: Doing phy_procedures_eNB_uespec_RX(0)
</b><b class="BLU">[PHY]   SFN/SF:20 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (2,0) clear HI_DCI0_req[0][4]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 4, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 2 subframe 4: PUSCH frame = 2
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00024 DL_req:SFN/SF:00015:dl_pdu:0 tx_req:SFN/SF:00015:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00024:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00024:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 8
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:24 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:20 tx:24]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 2 subframe 4: PUSCH frame = 2
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 184320, frame 2, unwrapped_frame 0, subframe 4
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 161280 (off 23997496), frame 2, subframe 1
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 1), received frame 2, subframe 1
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   Triggering prach processing, frame 2, subframe 1
</b><b class="BLU">[PHY]   Triggering prach br processing, frame 2, subframe 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 2: Doing phy_procedures_eNB_uespec_RX(1)
</b><b class="BLU">[PHY]   Running eNB prach procedures
</b><b class="BLU">[PHY]   SFN/SF:21 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[PHY]   Running eNB prach procedures for BL/CE UEs
</b><b class="BLU">[MAC]   current (2,1) clear HI_DCI0_req[0][5]
</b><b class="BLU">[MAC]   [eNB 0] Frame 2 : BCCH-&gt;DLSCH CC_id 0, Received 15 bytes 
</b><b class="BLU">[MAC]   Subframe 5: Checking CCE feasibility format 0 : (ffff,4) (ffff,4,2)
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 0 : (DL PDU 1, DL DCI 0, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/0 (0,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 0 =&gt; L 4 fCCE 0
</b><b class="BLU">[MAC]   Frame 2: Subframe 5 : Adding common DCI for S_RNTI
</b><b class="BLU">[MAC]   [eNB] Frame 2 : Scheduling BCCH-&gt;DLSCH (FDD) for CC_id 0 SI 15 bytes (mcs 2, rb 3)
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   Frame 2, subframe 5 : vrb 11 allocated
</b><b class="BLU">[MAC]   Frame 2, subframe 5 : vrb 12 allocated
</b><b class="BLU">[MAC]   Frame 2, subframe 5 : vrb 14 allocated
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 2 : (DL PDU 2, DL DCI 1, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/1 (1,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 2 =&gt; L 4 fCCE 0
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 2 subframe 5: PUSCH frame = 2
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00025 DL_req:SFN/SF:00025:dl_pdu:2 tx_req:SFN/SF:00025:pdus:1
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00025:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 9
</b><b class="BLU">[PHY]   Frame 2, Subframe 5: DCI processing - populating pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00025 proc:TX:[SFN/SF:00025] DCI format 1, nCCE 0, L 4, rnti ffff, harq_pid 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00025 proc:TX:SFN/SF:00025 dlsch0[rnti:ffff harq_mask:0001] dci_pdu[rnti:ffff rnti_type:2 harq_process:0 ndi1:0] dlsch0_harq[round:1 harq_mask:1 ndi:0]
</b><b class="BLU">[PHY]   NFAPI: rel8[rnti ffff dci_format 1 harq_process 0 ndi1 0 rnti type 2] dlsch0[rnti ffff harq_mask 1] dlsch0_harq[round 0 ndi 0]
</b><b class="BLU">[PHY]   Frame 2, Subframe 5: DCI processing - populated pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   schedule_response() [PDU:1] NFAPI_DL_CONFIG_DLSCH_PDU_TYPE SFN/SF:00025 TX:2/5 RX:2/1 transport_blocks:1 pdu_index:0 sdu:0x7f5fb0e3010b
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   dlsch-&gt;i0:ffff dlsch0_harq[pdsch_start:1 nb_rb:4 vrb_type:0 rvidx:0 Nl:1 mimo_mode:0 dl_power_off:1 round:0 status:1 TBS:144 Qm:2 codeword:0 rb_alloc:30720] rel8[length:15]
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:25 dl_pdus:2
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:21 tx:25]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   [RAPROC] Frame 2, subframe 1 : Most likely preamble 0, energy 0 dB delay 0 (prach_energy counter 1)
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 2 subframe 5: PUSCH frame = 2
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 2, subframe 5: Calling generate_dci_top (pdcch) (num_dci 1) num_pdcch_symbols:1
</b><b class="BLU">[PHY]   Generating DCI 0/1 (nCCE 0) of length 25, aggregation 4 (8ac20100), rnti ffff
</b><b class="BLU">[PHY]   [RAPROC] Frame 2, subframe 1 : Most likely preamble 0, energy 6 dB delay 240 (prach_energy counter 1)
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH pdu:0x7f5fb0e3010b pdsch_start:1 frame:2 subframe:5 nb_rb:4 rb_alloc:30720 Qm:2 Nl:1 round:0
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH dlsch_harq[round:1]
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 192000, frame 2, unwrapped_frame 0, subframe 5
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 168960 (off 23997496), frame 2, subframe 2
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 2, subframe 2
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 2: Doing phy_procedures_eNB_uespec_RX(2)
</b><b class="BLU">[PHY]   SFN/SF:22 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (2,2) clear HI_DCI0_req[0][6]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 6, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 2 subframe 6: PUSCH frame = 3
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00026 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00026:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00026:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 0
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:26 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:22 tx:26]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 2 subframe 6: PUSCH frame = 3
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 199680, frame 2, unwrapped_frame 0, subframe 6
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 176640 (off 23997496), frame 2, subframe 3
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 2, subframe 3
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 2: Doing phy_procedures_eNB_uespec_RX(3)
</b><b class="BLU">[PHY]   SFN/SF:23 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (2,3) clear HI_DCI0_req[0][7]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 7, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 2 subframe 7: PUSCH frame = 3
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00027 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00027:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00027:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 1
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:27 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:23 tx:27]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 2 subframe 7: PUSCH frame = 3
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 207360, frame 2, unwrapped_frame 0, subframe 7
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 184320 (off 23997496), frame 2, subframe 4
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 2, subframe 4
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 2: Doing phy_procedures_eNB_uespec_RX(4)
</b><b class="BLU">[PHY]   SFN/SF:24 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (2,4) clear HI_DCI0_req[0][8]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 8, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 2 subframe 8: PUSCH frame = 3
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00028 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00028:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00028:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 2
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:28 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:24 tx:28]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 2 subframe 8: PUSCH frame = 3
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 215040, frame 2, unwrapped_frame 0, subframe 8
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 192000 (off 23997496), frame 2, subframe 5
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 2, subframe 5
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 2: Doing phy_procedures_eNB_uespec_RX(5)
</b><b class="BLU">[PHY]   SFN/SF:25 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (2,5) clear HI_DCI0_req[0][9]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 9, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 2 subframe 9: PUSCH frame = 3
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00029 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00029:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00029:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 3
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:29 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:25 tx:29]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 2 subframe 9: PUSCH frame = 3
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 222720, frame 2, unwrapped_frame 0, subframe 9
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 199680 (off 23997496), frame 2, subframe 6
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 2, subframe 6
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 2: Doing phy_procedures_eNB_uespec_RX(6)
</b><b class="BLU">[PHY]   SFN/SF:26 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (2,6) clear HI_DCI0_req[0][0]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 0, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 3 subframe 0: PUSCH frame = 3
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00030 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00030:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00030:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 4
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:30 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:26 tx:30]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   generate_pbch(eNB_pbch:0x7f5fb393f9b0 txdataF:0x2c5fa80 amp:512 frame_parms:0x7f5fb3861ae8 pbch_pdu:0x7f5fb3a5e9b9 frame_mod4:0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 3 subframe 0: PUSCH frame = 3
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 230400, frame 3, unwrapped_frame 0, subframe 0
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 207360 (off 23997496), frame 2, subframe 7
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 2, subframe 7
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 2: Doing phy_procedures_eNB_uespec_RX(7)
</b><b class="BLU">[PHY]   SFN/SF:27 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (2,7) clear HI_DCI0_req[0][1]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 1, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 3 subframe 1: PUSCH frame = 3
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00031 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00031:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00031:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 5
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:31 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:27 tx:31]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 3 subframe 1: PUSCH frame = 3
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 238080, frame 3, unwrapped_frame 0, subframe 1
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 215040 (off 23997496), frame 2, subframe 8
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 2, subframe 8
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 2: Doing phy_procedures_eNB_uespec_RX(8)
</b><b class="BLU">[PHY]   SFN/SF:28 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (2,8) clear HI_DCI0_req[0][2]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 2, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 3 subframe 2: PUSCH frame = 3
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00032 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00032:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00032:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 6
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:32 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:28 tx:32]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 3 subframe 2: PUSCH frame = 3
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 245760, frame 3, unwrapped_frame 0, subframe 2
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 222720 (off 23997496), frame 2, subframe 9
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 2, subframe 9
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 2: Doing phy_procedures_eNB_uespec_RX(9)
</b><b class="BLU">[PHY]   SFN/SF:29 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (2,9) clear HI_DCI0_req[0][3]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 3, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 3 subframe 3: PUSCH frame = 3
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00033 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00033:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00033:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 7
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:33 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:29 tx:33]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 3 subframe 3: PUSCH frame = 3
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 253440, frame 3, unwrapped_frame 0, subframe 3
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 230400 (off 23997496), frame 3, subframe 0
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 3, subframe 0
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 3: Doing phy_procedures_eNB_uespec_RX(0)
</b><b class="BLU">[PHY]   SFN/SF:30 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (3,0) clear HI_DCI0_req[0][4]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 4, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 3 subframe 4: PUSCH frame = 3
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00034 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00034:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00034:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 8
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:34 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:30 tx:34]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 3 subframe 4: PUSCH frame = 3
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 261120, frame 3, unwrapped_frame 0, subframe 4
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 238080 (off 23997496), frame 3, subframe 1
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 3, subframe 1
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 3: Doing phy_procedures_eNB_uespec_RX(1)
</b><b class="BLU">[PHY]   SFN/SF:31 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (3,1) clear HI_DCI0_req[0][5]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 3 subframe 5: PUSCH frame = 3
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00035 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00035:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00035:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 9
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:35 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:31 tx:35]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 3 subframe 5: PUSCH frame = 3
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 268800, frame 3, unwrapped_frame 0, subframe 5
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 245760 (off 23997496), frame 3, subframe 2
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 3, subframe 2
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 3: Doing phy_procedures_eNB_uespec_RX(2)
</b><b class="BLU">[PHY]   SFN/SF:32 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (3,2) clear HI_DCI0_req[0][6]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 6, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 3 subframe 6: PUSCH frame = 4
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00036 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00036:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00036:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 0
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:36 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:32 tx:36]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 3 subframe 6: PUSCH frame = 4
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 276480, frame 3, unwrapped_frame 0, subframe 6
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 253440 (off 23997496), frame 3, subframe 3
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 3, subframe 3
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 3: Doing phy_procedures_eNB_uespec_RX(3)
</b><b class="BLU">[PHY]   SFN/SF:33 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (3,3) clear HI_DCI0_req[0][7]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 7, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 3 subframe 7: PUSCH frame = 4
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00037 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00037:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00037:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 1
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:37 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:33 tx:37]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 3 subframe 7: PUSCH frame = 4
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 284160, frame 3, unwrapped_frame 0, subframe 7
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 261120 (off 23997496), frame 3, subframe 4
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 3, subframe 4
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 3: Doing phy_procedures_eNB_uespec_RX(4)
</b><b class="BLU">[PHY]   SFN/SF:34 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (3,4) clear HI_DCI0_req[0][8]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 8, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 3 subframe 8: PUSCH frame = 4
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00038 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00038:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00038:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 2
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:38 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:34 tx:38]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 3 subframe 8: PUSCH frame = 4
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 291840, frame 3, unwrapped_frame 0, subframe 8
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 268800 (off 23997496), frame 3, subframe 5
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 3, subframe 5
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 3: Doing phy_procedures_eNB_uespec_RX(5)
</b><b class="BLU">[PHY]   SFN/SF:35 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (3,5) clear HI_DCI0_req[0][9]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 9, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 3 subframe 9: PUSCH frame = 4
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00039 DL_req:SFN/SF:00025:dl_pdu:0 tx_req:SFN/SF:00025:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00039:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00039:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 3
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:39 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:35 tx:39]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 3 subframe 9: PUSCH frame = 4
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 299520, frame 3, unwrapped_frame 0, subframe 9
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 276480 (off 23997496), frame 3, subframe 6
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 3, subframe 6
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 3: Doing phy_procedures_eNB_uespec_RX(6)
</b><b class="BLU">[PHY]   SFN/SF:36 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (3,6) clear HI_DCI0_req[0][0]
</b><b class="BLU">[RRC]   Encoded MIB for frame 1 (0x7f5fa4000b40), bits 24
</b><b class="BLU">[MAC]   Frame 4, subframe 0: BCH PDU length 3
</b><b class="BLU">[MAC]   Frame 4, subframe 0: Adding BCH PDU in position 0 (length 3)
</b><b class="BLU">[MAC]   [eNB 0] Frame 4 : MIB-&gt;BCH  CC_id 0, Received 3 bytes (cc-&gt;mib-&gt;message.schedulingInfoSIB1_BR_r13 0)
</b><b class="BLU">[MAC]   eNB-&gt;DL_req[0].number_pdu 1 (0x7f5fb0eefbde)
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 0, test 2 : (DL PDU 1, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 4 subframe 0: PUSCH frame = 4
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00040 DL_req:SFN/SF:00040:dl_pdu:1 tx_req:SFN/SF:00040:pdus:1
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00040:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00040:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 4
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:40 dl_pdus:1
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:36 tx:40]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   generate_pbch(eNB_pbch:0x7f5fb393f9b0 txdataF:0x2c5fa80 amp:512 frame_parms:0x7f5fb3861ae8 pbch_pdu:0x7f5fb3a5e9b9 frame_mod4:1)
</b><b class="BLU">[PHY]   [PBCH] pbch_data[0] = 40
</b><b class="BLU">[PHY]   [PBCH] pbch_data[1] = 4
</b><b class="BLU">[PHY]   [PBCH] pbch_data[2] = 0
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 4 subframe 0: PUSCH frame = 4
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 307200, frame 4, unwrapped_frame 0, subframe 0
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 284160 (off 23997496), frame 3, subframe 7
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 3, subframe 7
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 3: Doing phy_procedures_eNB_uespec_RX(7)
</b><b class="BLU">[PHY]   SFN/SF:37 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (3,7) clear HI_DCI0_req[0][1]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 1, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 4 subframe 1: PUSCH frame = 4
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00041 DL_req:SFN/SF:00040:dl_pdu:0 tx_req:SFN/SF:00040:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00041:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00041:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 5
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:41 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:37 tx:41]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 4 subframe 1: PUSCH frame = 4
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 314880, frame 4, unwrapped_frame 0, subframe 1
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 291840 (off 23997496), frame 3, subframe 8
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 3, subframe 8
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 3: Doing phy_procedures_eNB_uespec_RX(8)
</b><b class="BLU">[PHY]   SFN/SF:38 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (3,8) clear HI_DCI0_req[0][2]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 2, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 4 subframe 2: PUSCH frame = 4
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00042 DL_req:SFN/SF:00040:dl_pdu:0 tx_req:SFN/SF:00040:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00042:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00042:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 6
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:42 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:38 tx:42]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 4 subframe 2: PUSCH frame = 4
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 322560, frame 4, unwrapped_frame 0, subframe 2
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 299520 (off 23997496), frame 3, subframe 9
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 3, subframe 9
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 3: Doing phy_procedures_eNB_uespec_RX(9)
</b><b class="BLU">[PHY]   SFN/SF:39 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (3,9) clear HI_DCI0_req[0][3]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 3, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 4 subframe 3: PUSCH frame = 4
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00043 DL_req:SFN/SF:00040:dl_pdu:0 tx_req:SFN/SF:00040:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00043:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00043:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 7
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:43 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:39 tx:43]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 4 subframe 3: PUSCH frame = 4
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 330240, frame 4, unwrapped_frame 0, subframe 3
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 307200 (off 23997496), frame 4, subframe 0
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 4, subframe 0
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 4: Doing phy_procedures_eNB_uespec_RX(0)
</b><b class="BLU">[PHY]   SFN/SF:40 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (4,0) clear HI_DCI0_req[0][4]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 4, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 4 subframe 4: PUSCH frame = 4
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00044 DL_req:SFN/SF:00040:dl_pdu:0 tx_req:SFN/SF:00040:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00044:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00044:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 8
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:44 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:40 tx:44]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 4 subframe 4: PUSCH frame = 4
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 337920, frame 4, unwrapped_frame 0, subframe 4
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 314880 (off 23997496), frame 4, subframe 1
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 1), received frame 4, subframe 1
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   Triggering prach processing, frame 4, subframe 1
</b><b class="BLU">[PHY]   Triggering prach br processing, frame 4, subframe 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 4: Doing phy_procedures_eNB_uespec_RX(1)
</b><b class="BLU">[PHY]   Running eNB prach procedures
</b><b class="BLU">[PHY]   SFN/SF:41 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[PHY]   Running eNB prach procedures for BL/CE UEs
</b><b class="BLU">[MAC]   current (4,1) clear HI_DCI0_req[0][5]
</b><b class="BLU">[MAC]   [eNB 0] Frame 4 : BCCH-&gt;DLSCH CC_id 0, Received 15 bytes 
</b><b class="BLU">[MAC]   Subframe 5: Checking CCE feasibility format 0 : (ffff,4) (ffff,4,2)
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 0 : (DL PDU 1, DL DCI 0, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/0 (0,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 0 =&gt; L 4 fCCE 0
</b><b class="BLU">[MAC]   Frame 4: Subframe 5 : Adding common DCI for S_RNTI
</b><b class="BLU">[MAC]   [eNB] Frame 4 : Scheduling BCCH-&gt;DLSCH (FDD) for CC_id 0 SI 15 bytes (mcs 2, rb 3)
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   Frame 4, subframe 5 : vrb 11 allocated
</b><b class="BLU">[MAC]   Frame 4, subframe 5 : vrb 12 allocated
</b><b class="BLU">[MAC]   Frame 4, subframe 5 : vrb 14 allocated
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 2 : (DL PDU 2, DL DCI 1, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/1 (1,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 2 =&gt; L 4 fCCE 0
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 4 subframe 5: PUSCH frame = 4
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00045 DL_req:SFN/SF:00045:dl_pdu:2 tx_req:SFN/SF:00045:pdus:1
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00045:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 9
</b><b class="BLU">[PHY]   Frame 4, Subframe 5: DCI processing - populating pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00045 proc:TX:[SFN/SF:00045] DCI format 1, nCCE 0, L 4, rnti ffff, harq_pid 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00045 proc:TX:SFN/SF:00045 dlsch0[rnti:ffff harq_mask:0001] dci_pdu[rnti:ffff rnti_type:2 harq_process:0 ndi1:0] dlsch0_harq[round:1 harq_mask:1 ndi:0]
</b><b class="BLU">[PHY]   NFAPI: rel8[rnti ffff dci_format 1 harq_process 0 ndi1 0 rnti type 2] dlsch0[rnti ffff harq_mask 1] dlsch0_harq[round 0 ndi 0]
</b><b class="BLU">[PHY]   Frame 4, Subframe 5: DCI processing - populated pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   schedule_response() [PDU:1] NFAPI_DL_CONFIG_DLSCH_PDU_TYPE SFN/SF:00045 TX:4/5 RX:4/1 transport_blocks:1 pdu_index:0 sdu:0x7f5fb0e3010b
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   dlsch-&gt;i0:ffff dlsch0_harq[pdsch_start:1 nb_rb:4 vrb_type:0 rvidx:0 Nl:1 mimo_mode:0 dl_power_off:1 round:0 status:1 TBS:144 Qm:2 codeword:0 rb_alloc:30720] rel8[length:15]
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:45 dl_pdus:2
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:41 tx:45]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   [RAPROC] Frame 4, subframe 1 : Most likely preamble 30, energy 7 dB delay 120 (prach_energy counter 2)
</b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   [RAPROC] Frame 4, subframe 1 : Most likely preamble 0, energy 0 dB delay 0 (prach_energy counter 3)
</b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 4 subframe 5: PUSCH frame = 4
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 4, subframe 5: Calling generate_dci_top (pdcch) (num_dci 1) num_pdcch_symbols:1
</b><b class="BLU">[PHY]   Generating DCI 0/1 (nCCE 0) of length 25, aggregation 4 (8ac20100), rnti ffff
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH pdu:0x7f5fb0e3010b pdsch_start:1 frame:4 subframe:5 nb_rb:4 rb_alloc:30720 Qm:2 Nl:1 round:0
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH dlsch_harq[round:1]
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 345600, frame 4, unwrapped_frame 0, subframe 5
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 322560 (off 23997496), frame 4, subframe 2
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 4, subframe 2
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 4: Doing phy_procedures_eNB_uespec_RX(2)
</b><b class="BLU">[PHY]   SFN/SF:42 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (4,2) clear HI_DCI0_req[0][6]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 6, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 4 subframe 6: PUSCH frame = 5
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00046 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00046:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00046:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 0
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:46 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:42 tx:46]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 4 subframe 6: PUSCH frame = 5
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 353280, frame 4, unwrapped_frame 0, subframe 6
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 330240 (off 23997496), frame 4, subframe 3
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 4, subframe 3
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 4: Doing phy_procedures_eNB_uespec_RX(3)
</b><b class="BLU">[PHY]   SFN/SF:43 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (4,3) clear HI_DCI0_req[0][7]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 7, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 4 subframe 7: PUSCH frame = 5
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00047 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00047:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00047:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 1
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:47 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:43 tx:47]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 4 subframe 7: PUSCH frame = 5
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 360960, frame 4, unwrapped_frame 0, subframe 7
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 337920 (off 23997496), frame 4, subframe 4
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 4, subframe 4
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 4: Doing phy_procedures_eNB_uespec_RX(4)
</b><b class="BLU">[PHY]   SFN/SF:44 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (4,4) clear HI_DCI0_req[0][8]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 8, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 4 subframe 8: PUSCH frame = 5
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00048 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00048:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00048:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 2
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:48 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:44 tx:48]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 4 subframe 8: PUSCH frame = 5
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 368640, frame 4, unwrapped_frame 0, subframe 8
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 345600 (off 23997496), frame 4, subframe 5
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 4, subframe 5
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 4: Doing phy_procedures_eNB_uespec_RX(5)
</b><b class="BLU">[PHY]   SFN/SF:45 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (4,5) clear HI_DCI0_req[0][9]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 9, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 4 subframe 9: PUSCH frame = 5
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00049 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00049:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00049:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 3
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:49 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:45 tx:49]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 4 subframe 9: PUSCH frame = 5
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 376320, frame 4, unwrapped_frame 0, subframe 9
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 353280 (off 23997496), frame 4, subframe 6
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 4, subframe 6
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 4: Doing phy_procedures_eNB_uespec_RX(6)
</b><b class="BLU">[PHY]   SFN/SF:46 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (4,6) clear HI_DCI0_req[0][0]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 0, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 5 subframe 0: PUSCH frame = 5
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00050 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00050:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00050:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 4
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:50 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:46 tx:50]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   generate_pbch(eNB_pbch:0x7f5fb393f9b0 txdataF:0x2c5fa80 amp:512 frame_parms:0x7f5fb3861ae8 pbch_pdu:0x7f5fb3a5e9b9 frame_mod4:0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 5 subframe 0: PUSCH frame = 5
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 384000, frame 5, unwrapped_frame 0, subframe 0
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 360960 (off 23997496), frame 4, subframe 7
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 4, subframe 7
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 4: Doing phy_procedures_eNB_uespec_RX(7)
</b><b class="BLU">[PHY]   SFN/SF:47 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (4,7) clear HI_DCI0_req[0][1]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 1, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 5 subframe 1: PUSCH frame = 5
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00051 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00051:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00051:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 5
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:51 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:47 tx:51]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 5 subframe 1: PUSCH frame = 5
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 391680, frame 5, unwrapped_frame 0, subframe 1
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 368640 (off 23997496), frame 4, subframe 8
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 4, subframe 8
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 4: Doing phy_procedures_eNB_uespec_RX(8)
</b><b class="BLU">[PHY]   SFN/SF:48 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (4,8) clear HI_DCI0_req[0][2]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 2, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 5 subframe 2: PUSCH frame = 5
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00052 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00052:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00052:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 6
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:52 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:48 tx:52]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 5 subframe 2: PUSCH frame = 5
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 399360, frame 5, unwrapped_frame 0, subframe 2
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 376320 (off 23997496), frame 4, subframe 9
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 4, subframe 9
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 4: Doing phy_procedures_eNB_uespec_RX(9)
</b><b class="BLU">[PHY]   SFN/SF:49 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (4,9) clear HI_DCI0_req[0][3]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 3, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 5 subframe 3: PUSCH frame = 5
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00053 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00053:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00053:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 7
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:53 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:49 tx:53]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 5 subframe 3: PUSCH frame = 5
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 407040, frame 5, unwrapped_frame 0, subframe 3
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 384000 (off 23997496), frame 5, subframe 0
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 5, subframe 0
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 5: Doing phy_procedures_eNB_uespec_RX(0)
</b><b class="BLU">[PHY]   SFN/SF:50 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (5,0) clear HI_DCI0_req[0][4]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 4, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 5 subframe 4: PUSCH frame = 5
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00054 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00054:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00054:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 8
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:54 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:50 tx:54]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 5 subframe 4: PUSCH frame = 5
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 414720, frame 5, unwrapped_frame 0, subframe 4
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 391680 (off 23997496), frame 5, subframe 1
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 5, subframe 1
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 5: Doing phy_procedures_eNB_uespec_RX(1)
</b><b class="BLU">[PHY]   SFN/SF:51 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (5,1) clear HI_DCI0_req[0][5]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 5 subframe 5: PUSCH frame = 5
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00055 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00055:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00055:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 9
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:55 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:51 tx:55]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 5 subframe 5: PUSCH frame = 5
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 422400, frame 5, unwrapped_frame 0, subframe 5
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 399360 (off 23997496), frame 5, subframe 2
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 5, subframe 2
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 5: Doing phy_procedures_eNB_uespec_RX(2)
</b><b class="BLU">[PHY]   SFN/SF:52 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (5,2) clear HI_DCI0_req[0][6]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 6, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 5 subframe 6: PUSCH frame = 6
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00056 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00056:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00056:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 0
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:56 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:52 tx:56]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 5 subframe 6: PUSCH frame = 6
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 430080, frame 5, unwrapped_frame 0, subframe 6
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 407040 (off 23997496), frame 5, subframe 3
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 5, subframe 3
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 5: Doing phy_procedures_eNB_uespec_RX(3)
</b><b class="BLU">[PHY]   SFN/SF:53 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (5,3) clear HI_DCI0_req[0][7]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 7, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 5 subframe 7: PUSCH frame = 6
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00057 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00057:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00057:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 1
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:57 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:53 tx:57]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 5 subframe 7: PUSCH frame = 6
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 437760, frame 5, unwrapped_frame 0, subframe 7
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 414720 (off 23997496), frame 5, subframe 4
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 5, subframe 4
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 5: Doing phy_procedures_eNB_uespec_RX(4)
</b><b class="BLU">[PHY]   SFN/SF:54 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (5,4) clear HI_DCI0_req[0][8]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 8, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 5 subframe 8: PUSCH frame = 6
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00058 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00058:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00058:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 2
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:58 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:54 tx:58]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 5 subframe 8: PUSCH frame = 6
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 445440, frame 5, unwrapped_frame 0, subframe 8
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 422400 (off 23997496), frame 5, subframe 5
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 5, subframe 5
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 5: Doing phy_procedures_eNB_uespec_RX(5)
</b><b class="BLU">[PHY]   SFN/SF:55 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (5,5) clear HI_DCI0_req[0][9]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 9, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 5 subframe 9: PUSCH frame = 6
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00059 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00059:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00059:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 3
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:59 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:55 tx:59]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 5 subframe 9: PUSCH frame = 6
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 453120, frame 5, unwrapped_frame 0, subframe 9
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 430080 (off 23997496), frame 5, subframe 6
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 5, subframe 6
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 5: Doing phy_procedures_eNB_uespec_RX(6)
</b><b class="BLU">[PHY]   SFN/SF:56 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (5,6) clear HI_DCI0_req[0][0]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 0, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 6 subframe 0: PUSCH frame = 6
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00060 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00060:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00060:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 4
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:60 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:56 tx:60]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   generate_pbch(eNB_pbch:0x7f5fb393f9b0 txdataF:0x2c5fa80 amp:512 frame_parms:0x7f5fb3861ae8 pbch_pdu:0x7f5fb3a5e9b9 frame_mod4:0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 6 subframe 0: PUSCH frame = 6
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 460800, frame 6, unwrapped_frame 0, subframe 0
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 437760 (off 23997496), frame 5, subframe 7
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 5, subframe 7
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 5: Doing phy_procedures_eNB_uespec_RX(7)
</b><b class="BLU">[PHY]   SFN/SF:57 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (5,7) clear HI_DCI0_req[0][1]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 1, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 6 subframe 1: PUSCH frame = 6
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00061 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00061:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00061:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 5
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:61 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:57 tx:61]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 6 subframe 1: PUSCH frame = 6
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 468480, frame 6, unwrapped_frame 0, subframe 1
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 445440 (off 23997496), frame 5, subframe 8
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 5, subframe 8
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 5: Doing phy_procedures_eNB_uespec_RX(8)
</b><b class="BLU">[PHY]   SFN/SF:58 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (5,8) clear HI_DCI0_req[0][2]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 2, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 6 subframe 2: PUSCH frame = 6
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00062 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00062:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00062:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 6
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:62 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:58 tx:62]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 6 subframe 2: PUSCH frame = 6
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 476160, frame 6, unwrapped_frame 0, subframe 2
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 453120 (off 23997496), frame 5, subframe 9
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 5, subframe 9
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 5: Doing phy_procedures_eNB_uespec_RX(9)
</b><b class="BLU">[PHY]   SFN/SF:59 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (5,9) clear HI_DCI0_req[0][3]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 3, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 6 subframe 3: PUSCH frame = 6
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00063 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00063:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00063:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 7
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:63 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:59 tx:63]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 6 subframe 3: PUSCH frame = 6
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 483840, frame 6, unwrapped_frame 0, subframe 3
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 460800 (off 23997496), frame 6, subframe 0
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 6, subframe 0
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 6: Doing phy_procedures_eNB_uespec_RX(0)
</b><b class="BLU">[PHY]   SFN/SF:60 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (6,0) clear HI_DCI0_req[0][4]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 4, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 6 subframe 4: PUSCH frame = 6
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00064 DL_req:SFN/SF:00045:dl_pdu:0 tx_req:SFN/SF:00045:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00064:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00064:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 8
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:64 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:60 tx:64]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 6 subframe 4: PUSCH frame = 6
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 491520, frame 6, unwrapped_frame 0, subframe 4
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 468480 (off 23997496), frame 6, subframe 1
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 1), received frame 6, subframe 1
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   Triggering prach processing, frame 6, subframe 1
</b><b class="BLU">[PHY]   Triggering prach br processing, frame 6, subframe 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 6: Doing phy_procedures_eNB_uespec_RX(1)
</b><b class="BLU">[PHY]   Running eNB prach procedures
</b><b class="BLU">[PHY]   SFN/SF:61 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[PHY]   Running eNB prach procedures for BL/CE UEs
</b><b class="BLU">[MAC]   current (6,1) clear HI_DCI0_req[0][5]
</b><b class="BLU">[MAC]   [eNB 0] Frame 6 : BCCH-&gt;DLSCH CC_id 0, Received 15 bytes 
</b><b class="BLU">[MAC]   Subframe 5: Checking CCE feasibility format 0 : (ffff,4) (ffff,4,2)
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 0 : (DL PDU 1, DL DCI 0, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/0 (0,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 0 =&gt; L 4 fCCE 0
</b><b class="BLU">[MAC]   Frame 6: Subframe 5 : Adding common DCI for S_RNTI
</b><b class="BLU">[MAC]   [eNB] Frame 6 : Scheduling BCCH-&gt;DLSCH (FDD) for CC_id 0 SI 15 bytes (mcs 2, rb 3)
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   Frame 6, subframe 5 : vrb 11 allocated
</b><b class="BLU">[MAC]   Frame 6, subframe 5 : vrb 12 allocated
</b><b class="BLU">[MAC]   Frame 6, subframe 5 : vrb 14 allocated
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 2 : (DL PDU 2, DL DCI 1, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/1 (1,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 2 =&gt; L 4 fCCE 0
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 6 subframe 5: PUSCH frame = 6
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00065 DL_req:SFN/SF:00065:dl_pdu:2 tx_req:SFN/SF:00065:pdus:1
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00065:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 9
</b><b class="BLU">[PHY]   Frame 6, Subframe 5: DCI processing - populating pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00065 proc:TX:[SFN/SF:00065] DCI format 1, nCCE 0, L 4, rnti ffff, harq_pid 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00065 proc:TX:SFN/SF:00065 dlsch0[rnti:ffff harq_mask:0001] dci_pdu[rnti:ffff rnti_type:2 harq_process:0 ndi1:0] dlsch0_harq[round:1 harq_mask:1 ndi:0]
</b><b class="BLU">[PHY]   NFAPI: rel8[rnti ffff dci_format 1 harq_process 0 ndi1 0 rnti type 2] dlsch0[rnti ffff harq_mask 1] dlsch0_harq[round 0 ndi 0]
</b><b class="BLU">[PHY]   Frame 6, Subframe 5: DCI processing - populated pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   schedule_response() [PDU:1] NFAPI_DL_CONFIG_DLSCH_PDU_TYPE SFN/SF:00065 TX:6/5 RX:6/1 transport_blocks:1 pdu_index:0 sdu:0x7f5fb0e3010b
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   dlsch-&gt;i0:ffff dlsch0_harq[pdsch_start:1 nb_rb:4 vrb_type:0 rvidx:0 Nl:1 mimo_mode:0 dl_power_off:1 round:0 status:1 TBS:144 Qm:2 codeword:0 rb_alloc:30720] rel8[length:15]
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:65 dl_pdus:2
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:61 tx:65]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   [RAPROC] Frame 6, subframe 1 : Most likely preamble 0, energy 0 dB delay 0 (prach_energy counter 3)
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 6 subframe 5: PUSCH frame = 6
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 6, subframe 5: Calling generate_dci_top (pdcch) (num_dci 1) num_pdcch_symbols:1
</b><b class="BLU">[PHY]   Generating DCI 0/1 (nCCE 0) of length 25, aggregation 4 (8ac20100), rnti ffff
</b><b class="BLU">[PHY]   [RAPROC] Frame 6, subframe 1 : Most likely preamble 14, energy 4 dB delay 24 (prach_energy counter 3)
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH pdu:0x7f5fb0e3010b pdsch_start:1 frame:6 subframe:5 nb_rb:4 rb_alloc:30720 Qm:2 Nl:1 round:0
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH dlsch_harq[round:1]
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 499200, frame 6, unwrapped_frame 0, subframe 5
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 476160 (off 23997496), frame 6, subframe 2
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 6, subframe 2
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 6: Doing phy_procedures_eNB_uespec_RX(2)
</b><b class="BLU">[PHY]   SFN/SF:62 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (6,2) clear HI_DCI0_req[0][6]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 6, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 6 subframe 6: PUSCH frame = 7
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00066 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00066:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00066:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 0
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:66 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:62 tx:66]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 6 subframe 6: PUSCH frame = 7
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 506880, frame 6, unwrapped_frame 0, subframe 6
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 483840 (off 23997496), frame 6, subframe 3
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 6, subframe 3
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 6: Doing phy_procedures_eNB_uespec_RX(3)
</b><b class="BLU">[PHY]   SFN/SF:63 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (6,3) clear HI_DCI0_req[0][7]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 7, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 6 subframe 7: PUSCH frame = 7
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00067 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00067:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00067:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 1
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:67 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:63 tx:67]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 6 subframe 7: PUSCH frame = 7
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 514560, frame 6, unwrapped_frame 0, subframe 7
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 491520 (off 23997496), frame 6, subframe 4
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 6, subframe 4
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 6: Doing phy_procedures_eNB_uespec_RX(4)
</b><b class="BLU">[PHY]   SFN/SF:64 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (6,4) clear HI_DCI0_req[0][8]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 8, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 6 subframe 8: PUSCH frame = 7
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00068 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00068:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00068:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 2
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:68 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:64 tx:68]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 6 subframe 8: PUSCH frame = 7
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 522240, frame 6, unwrapped_frame 0, subframe 8
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 499200 (off 23997496), frame 6, subframe 5
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 6, subframe 5
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 6: Doing phy_procedures_eNB_uespec_RX(5)
</b><b class="BLU">[PHY]   SFN/SF:65 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (6,5) clear HI_DCI0_req[0][9]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 9, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 6 subframe 9: PUSCH frame = 7
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00069 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00069:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00069:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 3
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:69 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:65 tx:69]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 6 subframe 9: PUSCH frame = 7
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 529920, frame 6, unwrapped_frame 0, subframe 9
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 506880 (off 23997496), frame 6, subframe 6
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 6, subframe 6
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 6: Doing phy_procedures_eNB_uespec_RX(6)
</b><b class="BLU">[PHY]   SFN/SF:66 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (6,6) clear HI_DCI0_req[0][0]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 0, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 7 subframe 0: PUSCH frame = 7
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00070 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00070:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00070:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 4
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:70 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:66 tx:70]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   generate_pbch(eNB_pbch:0x7f5fb393f9b0 txdataF:0x2c5fa80 amp:512 frame_parms:0x7f5fb3861ae8 pbch_pdu:0x7f5fb3a5e9b9 frame_mod4:0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 7 subframe 0: PUSCH frame = 7
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 537600, frame 7, unwrapped_frame 0, subframe 0
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 514560 (off 23997496), frame 6, subframe 7
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 6, subframe 7
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 6: Doing phy_procedures_eNB_uespec_RX(7)
</b><b class="BLU">[PHY]   SFN/SF:67 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (6,7) clear HI_DCI0_req[0][1]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 1, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 7 subframe 1: PUSCH frame = 7
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00071 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00071:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00071:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 5
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:71 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:67 tx:71]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 7 subframe 1: PUSCH frame = 7
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 545280, frame 7, unwrapped_frame 0, subframe 1
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 522240 (off 23997496), frame 6, subframe 8
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 6, subframe 8
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 6: Doing phy_procedures_eNB_uespec_RX(8)
</b><b class="BLU">[PHY]   SFN/SF:68 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (6,8) clear HI_DCI0_req[0][2]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 2, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 7 subframe 2: PUSCH frame = 7
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00072 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00072:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00072:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 6
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:72 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:68 tx:72]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 7 subframe 2: PUSCH frame = 7
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 552960, frame 7, unwrapped_frame 0, subframe 2
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 529920 (off 23997496), frame 6, subframe 9
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 6, subframe 9
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 6: Doing phy_procedures_eNB_uespec_RX(9)
</b><b class="BLU">[PHY]   SFN/SF:69 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (6,9) clear HI_DCI0_req[0][3]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 3, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 7 subframe 3: PUSCH frame = 7
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00073 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00073:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00073:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 7
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:73 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:69 tx:73]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 7 subframe 3: PUSCH frame = 7
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 560640, frame 7, unwrapped_frame 0, subframe 3
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 537600 (off 23997496), frame 7, subframe 0
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 7, subframe 0
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 7: Doing phy_procedures_eNB_uespec_RX(0)
</b><b class="BLU">[PHY]   SFN/SF:70 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (7,0) clear HI_DCI0_req[0][4]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 4, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 7 subframe 4: PUSCH frame = 7
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00074 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00074:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00074:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 8
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:74 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:70 tx:74]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 7 subframe 4: PUSCH frame = 7
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 568320, frame 7, unwrapped_frame 0, subframe 4
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 545280 (off 23997496), frame 7, subframe 1
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 7, subframe 1
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 7: Doing phy_procedures_eNB_uespec_RX(1)
</b><b class="BLU">[PHY]   SFN/SF:71 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (7,1) clear HI_DCI0_req[0][5]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 7 subframe 5: PUSCH frame = 7
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00075 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00075:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00075:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 9
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:75 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:71 tx:75]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 7 subframe 5: PUSCH frame = 7
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 576000, frame 7, unwrapped_frame 0, subframe 5
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 552960 (off 23997496), frame 7, subframe 2
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 7, subframe 2
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 7: Doing phy_procedures_eNB_uespec_RX(2)
</b><b class="BLU">[PHY]   SFN/SF:72 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (7,2) clear HI_DCI0_req[0][6]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 6, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 7 subframe 6: PUSCH frame = 8
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00076 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00076:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00076:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 0
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:76 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:72 tx:76]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 7 subframe 6: PUSCH frame = 8
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 583680, frame 7, unwrapped_frame 0, subframe 6
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 560640 (off 23997496), frame 7, subframe 3
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 7, subframe 3
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 7: Doing phy_procedures_eNB_uespec_RX(3)
</b><b class="BLU">[PHY]   SFN/SF:73 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (7,3) clear HI_DCI0_req[0][7]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 7, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 7 subframe 7: PUSCH frame = 8
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00077 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00077:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00077:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 1
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:77 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:73 tx:77]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 7 subframe 7: PUSCH frame = 8
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 591360, frame 7, unwrapped_frame 0, subframe 7
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 568320 (off 23997496), frame 7, subframe 4
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 7, subframe 4
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 7: Doing phy_procedures_eNB_uespec_RX(4)
</b><b class="BLU">[PHY]   SFN/SF:74 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (7,4) clear HI_DCI0_req[0][8]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 8, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 7 subframe 8: PUSCH frame = 8
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00078 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00078:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00078:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 2
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:78 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:74 tx:78]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 7 subframe 8: PUSCH frame = 8
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 599040, frame 7, unwrapped_frame 0, subframe 8
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 576000 (off 23997496), frame 7, subframe 5
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 7, subframe 5
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 7: Doing phy_procedures_eNB_uespec_RX(5)
</b><b class="BLU">[PHY]   SFN/SF:75 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (7,5) clear HI_DCI0_req[0][9]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 9, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 7 subframe 9: PUSCH frame = 8
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00079 DL_req:SFN/SF:00065:dl_pdu:0 tx_req:SFN/SF:00065:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00079:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00079:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 3
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:79 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:75 tx:79]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 7 subframe 9: PUSCH frame = 8
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 606720, frame 7, unwrapped_frame 0, subframe 9
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 583680 (off 23997496), frame 7, subframe 6
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 7, subframe 6
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 7: Doing phy_procedures_eNB_uespec_RX(6)
</b><b class="BLU">[PHY]   SFN/SF:76 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (7,6) clear HI_DCI0_req[0][0]
</b><b class="BLU">[RRC]   Encoded MIB for frame 2 (0x7f5fa4000b40), bits 24
</b><b class="BLU">[MAC]   Frame 8, subframe 0: BCH PDU length 3
</b><b class="BLU">[MAC]   Frame 8, subframe 0: Adding BCH PDU in position 0 (length 3)
</b><b class="BLU">[MAC]   [eNB 0] Frame 8 : MIB-&gt;BCH  CC_id 0, Received 3 bytes (cc-&gt;mib-&gt;message.schedulingInfoSIB1_BR_r13 0)
</b><b class="BLU">[MAC]   eNB-&gt;DL_req[0].number_pdu 1 (0x7f5fb0eefbde)
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 0, test 2 : (DL PDU 1, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 8 subframe 0: PUSCH frame = 8
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00080 DL_req:SFN/SF:00080:dl_pdu:1 tx_req:SFN/SF:00080:pdus:1
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00080:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00080:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 4
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:80 dl_pdus:1
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:76 tx:80]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   generate_pbch(eNB_pbch:0x7f5fb393f9b0 txdataF:0x2c5fa80 amp:512 frame_parms:0x7f5fb3861ae8 pbch_pdu:0x7f5fb3a5e9b9 frame_mod4:1)
</b><b class="BLU">[PHY]   [PBCH] pbch_data[0] = 40
</b><b class="BLU">[PHY]   [PBCH] pbch_data[1] = 8
</b><b class="BLU">[PHY]   [PBCH] pbch_data[2] = 0
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 8 subframe 0: PUSCH frame = 8
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 614400, frame 8, unwrapped_frame 0, subframe 0
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 591360 (off 23997496), frame 7, subframe 7
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 7, subframe 7
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 7: Doing phy_procedures_eNB_uespec_RX(7)
</b><b class="BLU">[PHY]   SFN/SF:77 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (7,7) clear HI_DCI0_req[0][1]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 1, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 8 subframe 1: PUSCH frame = 8
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00081 DL_req:SFN/SF:00080:dl_pdu:0 tx_req:SFN/SF:00080:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00081:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00081:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 5
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:81 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:77 tx:81]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 8 subframe 1: PUSCH frame = 8
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 622080, frame 8, unwrapped_frame 0, subframe 1
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 599040 (off 23997496), frame 7, subframe 8
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 7, subframe 8
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 7: Doing phy_procedures_eNB_uespec_RX(8)
</b><b class="BLU">[PHY]   SFN/SF:78 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (7,8) clear HI_DCI0_req[0][2]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 2, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 8 subframe 2: PUSCH frame = 8
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00082 DL_req:SFN/SF:00080:dl_pdu:0 tx_req:SFN/SF:00080:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00082:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00082:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 6
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:82 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:78 tx:82]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 8 subframe 2: PUSCH frame = 8
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 629760, frame 8, unwrapped_frame 0, subframe 2
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 606720 (off 23997496), frame 7, subframe 9
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 7, subframe 9
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 7: Doing phy_procedures_eNB_uespec_RX(9)
</b><b class="BLU">[PHY]   SFN/SF:79 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (7,9) clear HI_DCI0_req[0][3]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 3, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 8 subframe 3: PUSCH frame = 8
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00083 DL_req:SFN/SF:00080:dl_pdu:0 tx_req:SFN/SF:00080:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00083:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00083:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 7
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:83 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:79 tx:83]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 8 subframe 3: PUSCH frame = 8
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 637440, frame 8, unwrapped_frame 0, subframe 3
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 614400 (off 23997496), frame 8, subframe 0
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 8, subframe 0
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 8: Doing phy_procedures_eNB_uespec_RX(0)
</b><b class="BLU">[PHY]   SFN/SF:80 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (8,0) clear HI_DCI0_req[0][4]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 4, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 8 subframe 4: PUSCH frame = 8
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00084 DL_req:SFN/SF:00080:dl_pdu:0 tx_req:SFN/SF:00080:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00084:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00084:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 8
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:84 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:80 tx:84]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 8 subframe 4: PUSCH frame = 8
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 645120, frame 8, unwrapped_frame 0, subframe 4
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 622080 (off 23997496), frame 8, subframe 1
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 1), received frame 8, subframe 1
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   Triggering prach processing, frame 8, subframe 1
</b><b class="BLU">[PHY]   Triggering prach br processing, frame 8, subframe 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 8: Doing phy_procedures_eNB_uespec_RX(1)
</b><b class="BLU">[PHY]   Running eNB prach procedures
</b><b class="BLU">[PHY]   Running eNB prach procedures for BL/CE UEs
</b><b class="BLU">[PHY]   SFN/SF:81 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (8,1) clear HI_DCI0_req[0][5]
</b><b class="BLU">[MAC]   [eNB 0] Frame 8 : BCCH-&gt;DLSCH CC_id 0, Received 15 bytes 
</b><b class="BLU">[MAC]   Subframe 5: Checking CCE feasibility format 0 : (ffff,4) (ffff,4,2)
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 0 : (DL PDU 1, DL DCI 0, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/0 (0,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 0 =&gt; L 4 fCCE 0
</b><b class="BLU">[MAC]   Frame 8: Subframe 5 : Adding common DCI for S_RNTI
</b><b class="BLU">[MAC]   [eNB] Frame 8 : Scheduling BCCH-&gt;DLSCH (FDD) for CC_id 0 SI 15 bytes (mcs 2, rb 3)
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   Frame 8, subframe 5 : vrb 11 allocated
</b><b class="BLU">[MAC]   Frame 8, subframe 5 : vrb 12 allocated
</b><b class="BLU">[MAC]   Frame 8, subframe 5 : vrb 14 allocated
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 2 : (DL PDU 2, DL DCI 1, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/1 (1,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 2 =&gt; L 4 fCCE 0
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 8 subframe 5: PUSCH frame = 8
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00085 DL_req:SFN/SF:00085:dl_pdu:2 tx_req:SFN/SF:00085:pdus:1
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00085:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00085:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 9
</b><b class="BLU">[PHY]   Frame 8, Subframe 5: DCI processing - populating pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00085 proc:TX:[SFN/SF:00085] DCI format 1, nCCE 0, L 4, rnti ffff, harq_pid 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00085 proc:TX:SFN/SF:00085 dlsch0[rnti:ffff harq_mask:0001] dci_pdu[rnti:ffff rnti_type:2 harq_process:0 ndi1:0] dlsch0_harq[round:1 harq_mask:1 ndi:0]
</b><b class="BLU">[PHY]   NFAPI: rel8[rnti ffff dci_format 1 harq_process 0 ndi1 0 rnti type 2] dlsch0[rnti ffff harq_mask 1] dlsch0_harq[round 0 ndi 0]
</b><b class="BLU">[PHY]   Frame 8, Subframe 5: DCI processing - populated pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   [RAPROC] Frame 8, subframe 1 : Most likely preamble 28, energy 6 dB delay 24 (prach_energy counter 4)
</b><b class="BLU">[PHY]   schedule_response() [PDU:1] NFAPI_DL_CONFIG_DLSCH_PDU_TYPE SFN/SF:00085 TX:8/5 RX:8/1 transport_blocks:1 pdu_index:0 sdu:0x7f5fb0e3010b
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   dlsch-&gt;i0:ffff dlsch0_harq[pdsch_start:1 nb_rb:4 vrb_type:0 rvidx:0 Nl:1 mimo_mode:0 dl_power_off:1 round:0 status:1 TBS:144 Qm:2 codeword:0 rb_alloc:30720] rel8[length:15]
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:85 dl_pdus:2
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:81 tx:85]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   [RAPROC] Frame 8, subframe 1 : Most likely preamble 0, energy 0 dB delay 0 (prach_energy counter 5)
</b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 8 subframe 5: PUSCH frame = 8
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 8, subframe 5: Calling generate_dci_top (pdcch) (num_dci 1) num_pdcch_symbols:1
</b><b class="BLU">[PHY]   Generating DCI 0/1 (nCCE 0) of length 25, aggregation 4 (8ac20100), rnti ffff
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH pdu:0x7f5fb0e3010b pdsch_start:1 frame:8 subframe:5 nb_rb:4 rb_alloc:30720 Qm:2 Nl:1 round:0
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH dlsch_harq[round:1]
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 652800, frame 8, unwrapped_frame 0, subframe 5
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 629760 (off 23997496), frame 8, subframe 2
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 8, subframe 2
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 8: Doing phy_procedures_eNB_uespec_RX(2)
</b><b class="BLU">[PHY]   SFN/SF:82 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (8,2) clear HI_DCI0_req[0][6]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 6, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 8 subframe 6: PUSCH frame = 9
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00086 DL_req:SFN/SF:00085:dl_pdu:0 tx_req:SFN/SF:00085:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00086:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00086:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 0
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:86 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:82 tx:86]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 8 subframe 6: PUSCH frame = 9
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 660480, frame 8, unwrapped_frame 0, subframe 6
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 637440 (off 23997496), frame 8, subframe 3
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 8, subframe 3
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 8: Doing phy_procedures_eNB_uespec_RX(3)
</b><b class="BLU">[PHY]   SFN/SF:83 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (8,3) clear HI_DCI0_req[0][7]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 7, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 8 subframe 7: PUSCH frame = 9
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00087 DL_req:SFN/SF:00085:dl_pdu:0 tx_req:SFN/SF:00085:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00087:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00087:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 1
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:87 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:83 tx:87]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 8 subframe 7: PUSCH frame = 9
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 668160, frame 8, unwrapped_frame 0, subframe 7
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 645120 (off 23997496), frame 8, subframe 4
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 8, subframe 4
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 8: Doing phy_procedures_eNB_uespec_RX(4)
</b><b class="BLU">[PHY]   SFN/SF:84 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (8,4) clear HI_DCI0_req[0][8]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 8, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 8 subframe 8: PUSCH frame = 9
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00088 DL_req:SFN/SF:00085:dl_pdu:0 tx_req:SFN/SF:00085:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00088:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00088:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 2
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:88 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:84 tx:88]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 8 subframe 8: PUSCH frame = 9
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 675840, frame 8, unwrapped_frame 0, subframe 8
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 652800 (off 23997496), frame 8, subframe 5
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 8, subframe 5
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 8: Doing phy_procedures_eNB_uespec_RX(5)
</b><b class="BLU">[PHY]   SFN/SF:85 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (8,5) clear HI_DCI0_req[0][9]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 9, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 8 subframe 9: PUSCH frame = 9
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00089 DL_req:SFN/SF:00085:dl_pdu:0 tx_req:SFN/SF:00085:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00089:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00089:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 3
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:89 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:85 tx:89]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 8 subframe 9: PUSCH frame = 9
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 683520, frame 8, unwrapped_frame 0, subframe 9
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 660480 (off 23997496), frame 8, subframe 6
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 8, subframe 6
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 8: Doing phy_procedures_eNB_uespec_RX(6)
</b><b class="BLU">[PHY]   SFN/SF:86 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (8,6) clear HI_DCI0_req[0][0]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 0, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 9 subframe 0: PUSCH frame = 9
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00090 DL_req:SFN/SF:00085:dl_pdu:0 tx_req:SFN/SF:00085:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00090:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00090:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 4
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:90 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:86 tx:90]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   generate_pbch(eNB_pbch:0x7f5fb393f9b0 txdataF:0x2c5fa80 amp:512 frame_parms:0x7f5fb3861ae8 pbch_pdu:0x7f5fb3a5e9b9 frame_mod4:0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 9 subframe 0: PUSCH frame = 9
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 691200, frame 9, unwrapped_frame 0, subframe 0
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 668160 (off 23997496), frame 8, subframe 7
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 8, subframe 7
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 8: Doing phy_procedures_eNB_uespec_RX(7)
</b><b class="BLU">[PHY]   SFN/SF:87 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (8,7) clear HI_DCI0_req[0][1]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 1, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 9 subframe 1: PUSCH frame = 9
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00091 DL_req:SFN/SF:00085:dl_pdu:0 tx_req:SFN/SF:00085:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00091:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00091:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 5
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:91 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:87 tx:91]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 9 subframe 1: PUSCH frame = 9
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 698880, frame 9, unwrapped_frame 0, subframe 1
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 675840 (off 23997496), frame 8, subframe 8
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 8, subframe 8
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 8: Doing phy_procedures_eNB_uespec_RX(8)
</b><b class="BLU">[PHY]   SFN/SF:88 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (8,8) clear HI_DCI0_req[0][2]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 2, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 9 subframe 2: PUSCH frame = 9
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00092 DL_req:SFN/SF:00085:dl_pdu:0 tx_req:SFN/SF:00085:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00092:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00092:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 6
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:92 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:88 tx:92]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 9 subframe 2: PUSCH frame = 9
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 706560, frame 9, unwrapped_frame 0, subframe 2
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 683520 (off 23997496), frame 8, subframe 9
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 8, subframe 9
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 8: Doing phy_procedures_eNB_uespec_RX(9)
</b><b class="BLU">[PHY]   SFN/SF:89 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (8,9) clear HI_DCI0_req[0][3]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 3, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 9 subframe 3: PUSCH frame = 9
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00093 DL_req:SFN/SF:00085:dl_pdu:0 tx_req:SFN/SF:00085:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00093:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00093:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 7
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:93 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:89 tx:93]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 9 subframe 3: PUSCH frame = 9
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 714240, frame 9, unwrapped_frame 0, subframe 3
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 691200 (off 23997496), frame 9, subframe 0
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 9, subframe 0
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 9: Doing phy_procedures_eNB_uespec_RX(0)
</b><b class="BLU">[PHY]   SFN/SF:90 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (9,0) clear HI_DCI0_req[0][4]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 4, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 9 subframe 4: PUSCH frame = 9
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00094 DL_req:SFN/SF:00085:dl_pdu:0 tx_req:SFN/SF:00085:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00094:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00094:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 8
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:94 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:90 tx:94]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 4: PUSCH subframe = 8
</b><b class="BLU">[PHY]   frame 9 subframe 4: PUSCH frame = 9
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 721920, frame 9, unwrapped_frame 0, subframe 4
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 698880 (off 23997496), frame 9, subframe 1
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 9, subframe 1
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 9: Doing phy_procedures_eNB_uespec_RX(1)
</b><b class="BLU">[PHY]   SFN/SF:91 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (9,1) clear HI_DCI0_req[0][5]
</b><b class="BLU">[MAC]   [eNB 0] Frame 9 : BCCH-&gt;DLSCH CC_id 0, Received 30 bytes 
</b><b class="BLU">[MAC]   Subframe 5: Checking CCE feasibility format 0 : (ffff,4) (ffff,4,2)
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 0 : (DL PDU 1, DL DCI 0, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/0 (0,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 0 =&gt; L 4 fCCE 0
</b><b class="BLU">[MAC]   Frame 9: Subframe 5 : Adding common DCI for S_RNTI
</b><b class="BLU">[MAC]   [eNB] Frame 9 : Scheduling BCCH-&gt;DLSCH (FDD) for CC_id 0 SI 30 bytes (mcs 6, rb 3)
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   Frame 9, subframe 5 : vrb 11 allocated
</b><b class="BLU">[MAC]   Frame 9, subframe 5 : vrb 12 allocated
</b><b class="BLU">[MAC]   Frame 9, subframe 5 : vrb 14 allocated
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 5, test 2 : (DL PDU 2, DL DCI 1, UL 0)
</b><b class="BLU">[MAC]   Trying to allocate COMMON DCI 0/1 (1,0) : rnti ffff, aggreg 4 nCCE 0 / 4 (num_pdcch_symbols 1)
</b><b class="BLU">[MAC]   Allocating at nCCE 0
</b><b class="BLU">[MAC]   Allocate COMMON DCI CCEs subframe 5, test 2 =&gt; L 4 fCCE 0
</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 9 subframe 5: PUSCH frame = 9
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00095 DL_req:SFN/SF:00095:dl_pdu:2 tx_req:SFN/SF:00095:pdus:1
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00095:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00095:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 9
</b><b class="BLU">[PHY]   Frame 9, Subframe 5: DCI processing - populating pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00095 proc:TX:[SFN/SF:00095] DCI format 1, nCCE 0, L 4, rnti ffff, harq_pid 0
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   NFAPI: SFN/SF:00095 proc:TX:SFN/SF:00095 dlsch0[rnti:ffff harq_mask:0001] dci_pdu[rnti:ffff rnti_type:2 harq_process:0 ndi1:0] dlsch0_harq[round:1 harq_mask:1 ndi:0]
</b><b class="BLU">[PHY]   NFAPI: rel8[rnti ffff dci_format 1 harq_process 0 ndi1 0 rnti type 2] dlsch0[rnti ffff harq_mask 1] dlsch0_harq[round 0 ndi 0]
</b><b class="BLU">[PHY]   Frame 9, Subframe 5: DCI processing - populated pdcch_vars-&gt;dci_alloc[0] proc:subframe_tx:5 idx:1 pdcch_vars-&gt;num_dci:0
</b><b class="BLU">[PHY]   schedule_response() [PDU:1] NFAPI_DL_CONFIG_DLSCH_PDU_TYPE SFN/SF:00095 TX:9/5 RX:9/1 transport_blocks:1 pdu_index:0 sdu:0x7f5fb0e3010b
</b><b class="BLU">[PHY]   searching for rnti ffff : UE index 0=&gt; harq_mask 1, rnti ffff, first_free_index -1
</b><b class="BLU">[PHY]   dlsch-&gt;i0:ffff dlsch0_harq[pdsch_start:1 nb_rb:4 vrb_type:0 rvidx:0 Nl:1 mimo_mode:0 dl_power_off:1 round:0 status:1 TBS:256 Qm:2 codeword:0 rb_alloc:30720] rel8[length:30]
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:95 dl_pdus:2
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:91 tx:95]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 5: PUSCH subframe = 9
</b><b class="BLU">[PHY]   frame 9 subframe 5: PUSCH frame = 9
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 1
</b><b class="BLU">[PHY]   [eNB 0] Frame 9, subframe 5: Calling generate_dci_top (pdcch) (num_dci 1) num_pdcch_symbols:1
</b><b class="BLU">[PHY]   Generating DCI 0/1 (nCCE 0) of length 25, aggregation 4 (8ac60100), rnti ffff
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH pdu:0x7f5fb0e3010b pdsch_start:1 frame:9 subframe:5 nb_rb:4 rb_alloc:30720 Qm:2 Nl:1 round:0
</b><b class="BLU">[PHY]   Generating DLSCH/PDSCH dlsch_harq[round:1]
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 729600, frame 9, unwrapped_frame 0, subframe 5
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 706560 (off 23997496), frame 9, subframe 2
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 9, subframe 2
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 9: Doing phy_procedures_eNB_uespec_RX(2)
</b><b class="BLU">[PHY]   SFN/SF:92 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (9,2) clear HI_DCI0_req[0][6]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 6, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 9 subframe 6: PUSCH frame = 10
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00096 DL_req:SFN/SF:00095:dl_pdu:0 tx_req:SFN/SF:00095:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00096:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00096:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 0
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:96 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:92 tx:96]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 6: PUSCH subframe = 0
</b><b class="BLU">[PHY]   frame 9 subframe 6: PUSCH frame = 10
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 737280, frame 9, unwrapped_frame 0, subframe 6
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 714240 (off 23997496), frame 9, subframe 3
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 9, subframe 3
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 9: Doing phy_procedures_eNB_uespec_RX(3)
</b><b class="BLU">[PHY]   SFN/SF:93 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (9,3) clear HI_DCI0_req[0][7]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 7, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 9 subframe 7: PUSCH frame = 10
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00097 DL_req:SFN/SF:00095:dl_pdu:0 tx_req:SFN/SF:00095:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00097:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00097:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 1
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:97 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:93 tx:97]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 7: PUSCH subframe = 1
</b><b class="BLU">[PHY]   frame 9 subframe 7: PUSCH frame = 10
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 744960, frame 9, unwrapped_frame 0, subframe 7
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 721920 (off 23997496), frame 9, subframe 4
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 9, subframe 4
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 9: Doing phy_procedures_eNB_uespec_RX(4)
</b><b class="BLU">[PHY]   SFN/SF:94 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (9,4) clear HI_DCI0_req[0][8]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 8, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 9 subframe 8: PUSCH frame = 10
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00098 DL_req:SFN/SF:00095:dl_pdu:0 tx_req:SFN/SF:00095:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00098:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00098:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 2
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:98 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:94 tx:98]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 8: PUSCH subframe = 2
</b><b class="BLU">[PHY]   frame 9 subframe 8: PUSCH frame = 10
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 752640, frame 9, unwrapped_frame 0, subframe 8
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 729600 (off 23997496), frame 9, subframe 5
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 9, subframe 5
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 9: Doing phy_procedures_eNB_uespec_RX(5)
</b><b class="BLU">[PHY]   SFN/SF:95 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (9,5) clear HI_DCI0_req[0][9]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 9, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 9 subframe 9: PUSCH frame = 10
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00099 DL_req:SFN/SF:00095:dl_pdu:0 tx_req:SFN/SF:00095:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00099:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00099:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 3
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:99 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:95 tx:99]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 9: PUSCH subframe = 3
</b><b class="BLU">[PHY]   frame 9 subframe 9: PUSCH frame = 10
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 760320, frame 9, unwrapped_frame 0, subframe 9
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 737280 (off 23997496), frame 9, subframe 6
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 9, subframe 6
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 9: Doing phy_procedures_eNB_uespec_RX(6)
</b><b class="BLU">[PHY]   SFN/SF:96 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (9,6) clear HI_DCI0_req[0][0]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 0, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 10 subframe 0: PUSCH frame = 10
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00100 DL_req:SFN/SF:00095:dl_pdu:0 tx_req:SFN/SF:00095:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00100:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00100:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 4
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:100 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:96 tx:100]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   generate_pbch(eNB_pbch:0x7f5fb393f9b0 txdataF:0x2c5fa80 amp:512 frame_parms:0x7f5fb3861ae8 pbch_pdu:0x7f5fb3a5e9b9 frame_mod4:0)
</b><b class="BLU">[PHY]   subframe 0: PUSCH subframe = 4
</b><b class="BLU">[PHY]   frame 10 subframe 0: PUSCH frame = 10
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 768000, frame 10, unwrapped_frame 0, subframe 0
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 744960 (off 23997496), frame 9, subframe 7
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 9, subframe 7
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 9: Doing phy_procedures_eNB_uespec_RX(7)
</b><b class="BLU">[PHY]   SFN/SF:97 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (9,7) clear HI_DCI0_req[0][1]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 1, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 10 subframe 1: PUSCH frame = 10
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00101 DL_req:SFN/SF:00095:dl_pdu:0 tx_req:SFN/SF:00095:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00101:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00101:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 5
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:101 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:97 tx:101]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 1: PUSCH subframe = 5
</b><b class="BLU">[PHY]   frame 10 subframe 1: PUSCH frame = 10
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 775680, frame 10, unwrapped_frame 0, subframe 1
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 752640 (off 23997496), frame 9, subframe 8
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 9, subframe 8
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 9: Doing phy_procedures_eNB_uespec_RX(8)
</b><b class="BLU">[PHY]   SFN/SF:98 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (9,8) clear HI_DCI0_req[0][2]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 2, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 10 subframe 2: PUSCH frame = 10
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00102 DL_req:SFN/SF:00095:dl_pdu:0 tx_req:SFN/SF:00095:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00102:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00102:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 6
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:102 dl_pdus:0
</b><b class="BLU">[PHY]   rxtx() Exit proc[rx:98 tx:102]
</b><b class="BLU">[PHY]   rxtx:0 nfapi:0 tx:0 rx:0 prach:0 ofdm:0 </b><b class="BLU">[PHY]   dlsch[enc:0 mod:0 scr:0 rm:0 t:0 i:0] rx_dft:0 </b><b class="BLU">[PHY]    ulsch[ch:0 freq:0 dec:0 demod:0 ru:0 </b><b class="BLU">[PHY]   td:0 dei:0 dem:0 llr:0 tci:0 </b><b class="BLU">[PHY]   tca:0 tcb:0 tcg:0 tce:0 l1:0 l2:0]

</b><b class="BLU">[PHY]   subframe 2: PUSCH subframe = 6
</b><b class="BLU">[PHY]   frame 10 subframe 2: PUSCH frame = 10
</b><b class="BLU">[PHY]   num_pdcch_symbols 1,number dci 0
</b><b class="BLU">[PHY]   [TXPATH] RU 0 tx_rf, writing to TS 783360, frame 10, unwrapped_frame 0, subframe 2
</b><b class="BLU">[PHY]   ru_thread_tx: Waiting for TX processing
</b><b class="BLU">[PHY]   RU 0/0 TS 760320 (off 23997496), frame 9, subframe 9
</b><b class="BLU">[PHY]   RU thread (do_prach 0, is_prach_subframe 0), received frame 9, subframe 9
</b><b class="BLU">[PHY]   wakeup_eNBs (num 1) for RU 0 ru-&gt;eNB_top:0x501d60
</b><b class="BLU">[PHY]   ru-&gt;num_eNB:1
</b><b class="BLU">[PHY]   ru-&gt;wakeup_rxtx:0x4ff0d0
</b><b class="BLU">[PHY]   [eNB 0] Frame 9: Doing phy_procedures_eNB_uespec_RX(9)
</b><b class="BLU">[PHY]   SFN/SF:99 module_id:0 CC_id:0 UL_info[rx_ind:0 harqs:0 crcs:0 cqis:0 preambles:0 sr_ind:0]
</b><b class="BLU">[MAC]   current (9,9) clear HI_DCI0_req[0][3]
</b><b class="BLU">[MAC]   In ulsch_preprocessor: assign max mcs min rb
</b><b class="BLU">[MAC]   In ulsch_preprocessor: sort ue 
</b><b class="BLU">[MAC]   In ulsch_preprocessor: step2 
</b><b class="BLU">[MAC]   Running preprocessor for UE 16 (0)
</b><b class="BLU">[MAC]   doing schedule_ue_spec for CC_id 0
</b><b class="BLU">[MAC]   Doing fill DCI for CC_id 0
</b><b class="BLU">[MAC]   Allocate CCEs subframe 3, test 2 : (DL PDU 0, DL DCI 0, UL 0)
</b><b class="BLU">[PHY]   subframe 3: PUSCH subframe = 7
</b><b class="BLU">[PHY]   frame 10 subframe 3: PUSCH frame = 10
</b><b class="BLU">[PHY]   NFAPI: Sched_INFO:SFN/SF:00103 DL_req:SFN/SF:00095:dl_pdu:0 tx_req:SFN/SF:00095:pdus:0
</b><b class="BLU">[PHY]   NFAPI: hi_dci0:SFN/SF:00103:pdus:0
</b><b class="BLU">[PHY]   NFAPI: ul_cfg:SFN/SF:00103:pdus:0 num_pdcch_symbols:1
</b><b class="BLU">[PHY]   NFAPI: Clearing dci allocations for potential UL subframe 7
</b><b class="BLU">[PHY]   Schedule_response: SFN_SF:103 dl_pdus:0
