C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/11/2022 13:11:13 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\Applications\Simplicity Studio.app\Contents\Eclipse\developer\toolchains\keil_8051\9.60\BIN\C51.
                    -exe /Users/paul_leveque/Documents/10_Projets/EFM8BB1_PCA_Lib_8bitCenterPWM/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEN
                    -D ROM(LARGE) WARNINGLEVEL(2) FLOATFUZZY(3) OPTIMIZE(8,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(/Users/
                    -paul_leveque/Documents/10_Projets/EFM8BB1_PCA_Lib_8bitCenterPWM/inc;/Users/paul_leveque/Documents/10_Projets/EFM8BB1_PCA
                    -_Lib_8bitCenterPWM/inc/config;/Users/paul_leveque/Documents/10_Projets/EFM8BB1_PCA_Lib_8bitCenterPWM/drivers;/Applicatio
                    -ns/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051/v4.2.4//Lib/efm8_assert;/Applications/Simplicity Studio.ap
                    -p/Contents/Eclipse/developer/sdks/8051/v4.2.4//Device/shared/si8051Base;/Applications/Simplicity Studio.app/Contents/Ecl
                    -ipse/developer/sdks/8051/v4.2.4//Device/EFM8BB1/inc;/Applications/Simplicity Studio.app/Contents/Eclipse/developer/sdks/
                    -8051/v4.2.4//kits/common/bsp;/Applications/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051/v4.2.4//kits/EFM8B
                    -B1_LCK/config;/Applications/Simplicity Studio.app/Contents/Eclipse/developer/sdks/8051/v4.2.4//Device/EFM8BB1/peripheral
                    -_driver/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB1_Register_Enums.h>
  11          #include "InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        WDT_0_enter_DefaultMode_from_RESET ();
  27   1        PORTS_0_enter_DefaultMode_from_RESET ();
  28   1        PORTS_1_enter_DefaultMode_from_RESET ();
  29   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  30   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  31   1        PCA_0_enter_DefaultMode_from_RESET ();
  32   1        PCACH_0_enter_DefaultMode_from_RESET ();
  33   1        PCACH_1_enter_DefaultMode_from_RESET ();
  34   1        SPI_0_enter_DefaultMode_from_RESET ();
  35   1        INTERRUPT_0_enter_DefaultMode_from_RESET ();
  36   1        // [Config Calls]$
  37   1      
  38   1      }
  39          
  40          //================================================================================
  41          // WDT_0_enter_DefaultMode_from_RESET
  42          //================================================================================
  43          extern void
  44          WDT_0_enter_DefaultMode_from_RESET (void)
  45          {
  46   1        // $[Watchdog Timer Init Variable Declarations]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/11/2022 13:11:13 PAGE 2   

  47   1        uint32_t i;
  48   1        bool ea;
  49   1        // [Watchdog Timer Init Variable Declarations]$
  50   1      
  51   1        // $[WDTCN - Watchdog Timer Control]
  52   1        // Deprecated
  53   1        // [WDTCN - Watchdog Timer Control]$
  54   1      
  55   1        // $[WDTCN_2 - Watchdog Timer Control]
  56   1      
  57   1        // Feed WDT timer before disabling (Erratum WDT_E102)
  58   1        WDTCN = 0xA5;
  59   1      
  60   1        // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
  61   1        for (i = 0; i < (2 * 3062500UL) / (10000 * 3); i++)
  62   1          {
  63   2            NOP ();
  64   2          }
  65   1      
  66   1        // Disable WDT
  67   1        ea = IE_EA;
  68   1        IE_EA = 0;
  69   1        WDTCN = 0xDE;
  70   1        WDTCN = 0xAD;
  71   1        IE_EA = ea;
  72   1      
  73   1        // [WDTCN_2 - Watchdog Timer Control]$
  74   1      
  75   1      }
  76          
  77          //================================================================================
  78          // PORTS_0_enter_DefaultMode_from_RESET
  79          //================================================================================
  80          extern void
  81          PORTS_0_enter_DefaultMode_from_RESET (void)
  82          {
  83   1        // $[P0 - Port 0 Pin Latch]
  84   1        // [P0 - Port 0 Pin Latch]$
  85   1      
  86   1        // $[P0MDOUT - Port 0 Output Mode]
  87   1        /***********************************************************************
  88   1         - P0.0 output is open-drain
  89   1         - P0.1 output is push-pull
  90   1         - P0.2 output is open-drain
  91   1         - P0.3 output is open-drain
  92   1         - P0.4 output is open-drain
  93   1         - P0.5 output is open-drain
  94   1         - P0.6 output is open-drain
  95   1         - P0.7 output is open-drain
  96   1         ***********************************************************************/
  97   1        P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__PUSH_PULL
  98   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__OPEN_DRAIN
  99   1            | P0MDOUT_B5__OPEN_DRAIN | P0MDOUT_B6__OPEN_DRAIN
 100   1            | P0MDOUT_B7__OPEN_DRAIN;
 101   1        // [P0MDOUT - Port 0 Output Mode]$
 102   1      
 103   1        // $[P0MDIN - Port 0 Input Mode]
 104   1        // [P0MDIN - Port 0 Input Mode]$
 105   1      
 106   1        // $[P0SKIP - Port 0 Skip]
 107   1        /***********************************************************************
 108   1         - P0.0 pin is not skipped by the crossbar
 109   1         - P0.1 pin is not skipped by the crossbar
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/11/2022 13:11:13 PAGE 3   

 110   1         - P0.2 pin is not skipped by the crossbar
 111   1         - P0.3 pin is not skipped by the crossbar
 112   1         - P0.4 pin is skipped by the crossbar
 113   1         - P0.5 pin is skipped by the crossbar
 114   1         - P0.6 pin is skipped by the crossbar
 115   1         - P0.7 pin is skipped by the crossbar
 116   1         ***********************************************************************/
 117   1        P0SKIP = P0SKIP_B0__NOT_SKIPPED | P0SKIP_B1__NOT_SKIPPED
 118   1            | P0SKIP_B2__NOT_SKIPPED | P0SKIP_B3__NOT_SKIPPED | P0SKIP_B4__SKIPPED
 119   1            | P0SKIP_B5__SKIPPED | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
 120   1        // [P0SKIP - Port 0 Skip]$
 121   1      
 122   1        // $[P0MASK - Port 0 Mask]
 123   1        // [P0MASK - Port 0 Mask]$
 124   1      
 125   1        // $[P0MAT - Port 0 Match]
 126   1        // [P0MAT - Port 0 Match]$
 127   1      
 128   1      }
 129          
 130          //================================================================================
 131          // PORTS_1_enter_DefaultMode_from_RESET
 132          //================================================================================
 133          extern void
 134          PORTS_1_enter_DefaultMode_from_RESET (void)
 135          {
 136   1        // $[P1 - Port 1 Pin Latch]
 137   1        // [P1 - Port 1 Pin Latch]$
 138   1      
 139   1        // $[P1MDOUT - Port 1 Output Mode]
 140   1        /***********************************************************************
 141   1         - P1.0 output is open-drain
 142   1         - P1.1 output is open-drain
 143   1         - P1.2 output is open-drain
 144   1         - P1.3 output is open-drain
 145   1         - P1.4 output is push-pull
 146   1         - P1.5 output is push-pull
 147   1         - P1.6 output is open-drain
 148   1         - P1.7 output is open-drain
 149   1         ***********************************************************************/
 150   1        P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__OPEN_DRAIN
 151   1            | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
 152   1            | P1MDOUT_B5__PUSH_PULL | P1MDOUT_B6__OPEN_DRAIN | P1MDOUT_B7__OPEN_DRAIN;
 153   1        // [P1MDOUT - Port 1 Output Mode]$
 154   1      
 155   1        // $[P1MDIN - Port 1 Input Mode]
 156   1        // [P1MDIN - Port 1 Input Mode]$
 157   1      
 158   1        // $[P1SKIP - Port 1 Skip]
 159   1        /***********************************************************************
 160   1         - P1.0 pin is skipped by the crossbar
 161   1         - P1.1 pin is skipped by the crossbar
 162   1         - P1.2 pin is skipped by the crossbar
 163   1         - P1.3 pin is skipped by the crossbar
 164   1         - P1.4 pin is not skipped by the crossbar
 165   1         - P1.5 pin is not skipped by the crossbar
 166   1         - P1.6 pin is not skipped by the crossbar
 167   1         - P1.7 pin is not skipped by the crossbar
 168   1         ***********************************************************************/
 169   1        P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 170   1            | P1SKIP_B3__SKIPPED | P1SKIP_B4__NOT_SKIPPED | P1SKIP_B5__NOT_SKIPPED
 171   1            | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__NOT_SKIPPED;
 172   1        // [P1SKIP - Port 1 Skip]$
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/11/2022 13:11:13 PAGE 4   

 173   1      
 174   1        // $[P1MASK - Port 1 Mask]
 175   1        // [P1MASK - Port 1 Mask]$
 176   1      
 177   1        // $[P1MAT - Port 1 Match]
 178   1        // [P1MAT - Port 1 Match]$
 179   1      
 180   1      }
 181          
 182          //================================================================================
 183          // PBCFG_0_enter_DefaultMode_from_RESET
 184          //================================================================================
 185          extern void
 186          PBCFG_0_enter_DefaultMode_from_RESET (void)
 187          {
 188   1        // $[XBR2 - Port I/O Crossbar 2]
 189   1        /***********************************************************************
 190   1         - Weak Pullups enabled 
 191   1         - Crossbar enabled
 192   1         ***********************************************************************/
 193   1        XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
 194   1        // [XBR2 - Port I/O Crossbar 2]$
 195   1      
 196   1        // $[PRTDRV - Port Drive Strength]
 197   1        // [PRTDRV - Port Drive Strength]$
 198   1      
 199   1        // $[XBR0 - Port I/O Crossbar 0]
 200   1        /***********************************************************************
 201   1         - UART I/O unavailable at Port pin
 202   1         - SPI I/O routed to Port pins
 203   1         - SMBus 0 I/O unavailable at Port pins
 204   1         - CP0 unavailable at Port pin
 205   1         - Asynchronous CP0 unavailable at Port pin
 206   1         - CP1 unavailable at Port pin
 207   1         - Asynchronous CP1 unavailable at Port pin
 208   1         - SYSCLK unavailable at Port pin
 209   1         ***********************************************************************/
 210   1        XBR0 = XBR0_URT0E__DISABLED | XBR0_SPI0E__ENABLED | XBR0_SMB0E__DISABLED
 211   1            | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 212   1            | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 213   1        // [XBR0 - Port I/O Crossbar 0]$
 214   1      
 215   1        // $[XBR1 - Port I/O Crossbar 1]
 216   1        /***********************************************************************
 217   1         - CEX0, CEX1 routed to Port pins
 218   1         - ECI unavailable at Port pin
 219   1         - T0 unavailable at Port pin
 220   1         - T1 unavailable at Port pin
 221   1         - T2 unavailable at Port pin
 222   1         ***********************************************************************/
 223   1        XBR1 = XBR1_PCA0ME__CEX0_CEX1 | XBR1_ECIE__DISABLED | XBR1_T0E__DISABLED
 224   1            | XBR1_T1E__DISABLED | XBR1_T2E__DISABLED;
 225   1        // [XBR1 - Port I/O Crossbar 1]$
 226   1      
 227   1      }
 228          
 229          //================================================================================
 230          // CLOCK_0_enter_DefaultMode_from_RESET
 231          //================================================================================
 232          extern void
 233          CLOCK_0_enter_DefaultMode_from_RESET (void)
 234          {
 235   1        // $[CLKSEL - Clock Select]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/11/2022 13:11:13 PAGE 5   

 236   1        /***********************************************************************
 237   1         - Clock derived from the Internal High-Frequency Oscillator
 238   1         - SYSCLK is equal to selected clock source divided by 1
 239   1         ***********************************************************************/
 240   1        CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 241   1        // [CLKSEL - Clock Select]$
 242   1      
 243   1      }
 244          
 245          //================================================================================
 246          // PCA_0_enter_DefaultMode_from_RESET
 247          //================================================================================
 248          extern void
 249          PCA_0_enter_DefaultMode_from_RESET (void)
 250          {
 251   1        // $[PCA Off]
 252   1        PCA0CN0_CR = PCA0CN0_CR__STOP;
 253   1        // [PCA Off]$
 254   1      
 255   1        // $[PCA0MD - PCA Mode]
 256   1        /***********************************************************************
 257   1         - PCA continues to function normally while the system controller is in
 258   1         Idle Mode
 259   1         - Disable the CF interrupt
 260   1         - System clock
 261   1         ***********************************************************************/
 262   1        PCA0MD = PCA0MD_CIDL__NORMAL | PCA0MD_ECF__OVF_INT_DISABLED
 263   1            | PCA0MD_CPS__SYSCLK;
 264   1        // [PCA0MD - PCA Mode]$
 265   1      
 266   1        // $[PCA0CENT - PCA Center Alignment Enable]
 267   1        /***********************************************************************
 268   1         - Center-aligned
 269   1         - Center-aligned
 270   1         - Edge-aligned
 271   1         ***********************************************************************/
 272   1        PCA0CENT = PCA0CENT_CEX0CEN__CENTER | PCA0CENT_CEX1CEN__CENTER
 273   1            | PCA0CENT_CEX2CEN__EDGE;
 274   1        // [PCA0CENT - PCA Center Alignment Enable]$
 275   1      
 276   1        // $[PCA0CLR - PCA Comparator Clear Control]
 277   1        // [PCA0CLR - PCA Comparator Clear Control]$
 278   1      
 279   1        // $[PCA0L - PCA Counter/Timer Low Byte]
 280   1        // [PCA0L - PCA Counter/Timer Low Byte]$
 281   1      
 282   1        // $[PCA0H - PCA Counter/Timer High Byte]
 283   1        // [PCA0H - PCA Counter/Timer High Byte]$
 284   1      
 285   1        // $[PCA0POL - PCA Output Polarity]
 286   1        // [PCA0POL - PCA Output Polarity]$
 287   1      
 288   1        // $[PCA0PWM - PCA PWM Configuration]
 289   1        // [PCA0PWM - PCA PWM Configuration]$
 290   1      
 291   1        // $[PCA On]
 292   1        PCA0CN0_CR = PCA0CN0_CR__RUN;
 293   1        // [PCA On]$
 294   1      
 295   1      }
 296          
 297          //================================================================================
 298          // PCACH_0_enter_DefaultMode_from_RESET
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/11/2022 13:11:13 PAGE 6   

 299          //================================================================================
 300          extern void
 301          PCACH_0_enter_DefaultMode_from_RESET (void)
 302          {
 303   1        // $[PCA0 Settings Save]
 304   1        // Select Capture/Compare register)
 305   1        PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
 306   1        // [PCA0 Settings Save]$
 307   1      
 308   1        // $[PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]
 309   1        /***********************************************************************
 310   1         - Disable negative edge capture
 311   1         - Disable CCF0 interrupts
 312   1         - Disable match function
 313   1         - 8 to 11-bit PWM selected
 314   1         - Disable positive edge capture
 315   1         - Enable comparator function
 316   1         - Enable PWM function
 317   1         - Disable toggle function
 318   1         ***********************************************************************/
 319   1        PCA0CPM0 = PCA0CPM0_CAPN__DISABLED | PCA0CPM0_ECCF__DISABLED
 320   1            | PCA0CPM0_MAT__DISABLED | PCA0CPM0_PWM16__8_BIT | PCA0CPM0_CAPP__DISABLED
 321   1            | PCA0CPM0_ECOM__ENABLED | PCA0CPM0_PWM__ENABLED | PCA0CPM0_TOG__DISABLED;
 322   1        // [PCA0CPM0 - PCA Channel 0 Capture/Compare Mode]$
 323   1      
 324   1        // $[PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]
 325   1        /***********************************************************************
 326   1         - PCA Channel 0 Capture Module Low Byte = 0x80
 327   1         ***********************************************************************/
 328   1        PCA0CPL0 = (0x80 << PCA0CPL0_PCA0CPL0__SHIFT);
 329   1        // [PCA0CPL0 - PCA Channel 0 Capture Module Low Byte]$
 330   1      
 331   1        // $[PCA0CPH0 - PCA Channel 0 Capture Module High Byte]
 332   1        /***********************************************************************
 333   1         - PCA Channel 0 Capture Module High Byte = 0x80
 334   1         ***********************************************************************/
 335   1        PCA0CPH0 = (0x80 << PCA0CPH0_PCA0CPH0__SHIFT);
 336   1        // [PCA0CPH0 - PCA Channel 0 Capture Module High Byte]$
 337   1      
 338   1        // $[Auto-reload]
 339   1        // [Auto-reload]$
 340   1      
 341   1        // $[PCA0 Settings Restore]
 342   1        // [PCA0 Settings Restore]$
 343   1      
 344   1      }
 345          
 346          //================================================================================
 347          // PCACH_1_enter_DefaultMode_from_RESET
 348          //================================================================================
 349          extern void
 350          PCACH_1_enter_DefaultMode_from_RESET (void)
 351          {
 352   1        // $[PCA0 Settings Save]
 353   1        // Select Capture/Compare register)
 354   1        PCA0PWM &= ~PCA0PWM_ARSEL__BMASK;
 355   1        // [PCA0 Settings Save]$
 356   1      
 357   1        // $[PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]
 358   1        /***********************************************************************
 359   1         - Disable negative edge capture
 360   1         - Disable CCF1 interrupts
 361   1         - Disable match function
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/11/2022 13:11:13 PAGE 7   

 362   1         - 8 to 11-bit PWM selected
 363   1         - Disable positive edge capture
 364   1         - Enable comparator function
 365   1         - Enable PWM function
 366   1         - Disable toggle function
 367   1         ***********************************************************************/
 368   1        PCA0CPM1 = PCA0CPM1_CAPN__DISABLED | PCA0CPM1_ECCF__DISABLED
 369   1            | PCA0CPM1_MAT__DISABLED | PCA0CPM1_PWM16__8_BIT | PCA0CPM1_CAPP__DISABLED
 370   1            | PCA0CPM1_ECOM__ENABLED | PCA0CPM1_PWM__ENABLED | PCA0CPM1_TOG__DISABLED;
 371   1        // [PCA0CPM1 - PCA Channel 1 Capture/Compare Mode]$
 372   1      
 373   1        // $[PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]
 374   1        /***********************************************************************
 375   1         - PCA Channel 1 Capture Module Low Byte = 0xFF
 376   1         ***********************************************************************/
 377   1        PCA0CPL1 = (0xFF << PCA0CPL1_PCA0CPL1__SHIFT);
 378   1        // [PCA0CPL1 - PCA Channel 1 Capture Module Low Byte]$
 379   1      
 380   1        // $[PCA0CPH1 - PCA Channel 1 Capture Module High Byte]
 381   1        /***********************************************************************
 382   1         - PCA Channel 1 Capture Module High Byte = 0xFF
 383   1         ***********************************************************************/
 384   1        PCA0CPH1 = (0xFF << PCA0CPH1_PCA0CPH1__SHIFT);
 385   1        // [PCA0CPH1 - PCA Channel 1 Capture Module High Byte]$
 386   1      
 387   1        // $[Auto-reload]
 388   1        // [Auto-reload]$
 389   1      
 390   1        // $[PCA0 Settings Restore]
 391   1        // [PCA0 Settings Restore]$
 392   1      
 393   1      }
 394          
 395          extern void
 396          SPI_0_enter_DefaultMode_from_RESET (void)
 397          {
 398   1        // $[SPI0CKR - SPI0 Clock Rate]
 399   1        /***********************************************************************
 400   1         - SPI0 Clock Rate = 0x17
 401   1         ***********************************************************************/
 402   1        SPI0CKR = (0x17 << SPI0CKR_SPI0CKR__SHIFT);
 403   1        // [SPI0CKR - SPI0 Clock Rate]$
 404   1      
 405   1        // $[SPI0CFG - SPI0 Configuration]
 406   1        // [SPI0CFG - SPI0 Configuration]$
 407   1      
 408   1        // $[SPI0CN0 - SPI0 Control]
 409   1        /***********************************************************************
 410   1         - Enable the SPI module
 411   1         ***********************************************************************/
 412   1        SPI0CN0 |= SPI0CN0_SPIEN__ENABLED;
 413   1        // [SPI0CN0 - SPI0 Control]$
 414   1      
 415   1      }
 416          
 417          //================================================================================
 418          // INTERRUPT_0_enter_DefaultMode_from_RESET
 419          //================================================================================
 420          extern void
 421          INTERRUPT_0_enter_DefaultMode_from_RESET (void)
 422          {
 423   1      
 424   1        // $[EIE1 - Extended Interrupt Enable 1]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        11/11/2022 13:11:13 PAGE 8   

 425   1        // [EIE1 - Extended Interrupt Enable 1]$
 426   1      
 427   1        // $[EIP1 - Extended Interrupt Priority 1]
 428   1        // [EIP1 - Extended Interrupt Priority 1]$
 429   1      
 430   1        // $[IE - Interrupt Enable]
 431   1        /***********************************************************************
 432   1         - Disable all interrupt sources
 433   1         - Disable external interrupt 0
 434   1         - Disable external interrupt 1
 435   1         - Enable interrupt requests generated by SPI0
 436   1         - Disable all Timer 0 interrupt
 437   1         - Disable all Timer 1 interrupt
 438   1         - Disable Timer 2 interrupt
 439   1         - Disable UART0 interrupt
 440   1         ***********************************************************************/
 441   1        IE = IE_EA__DISABLED | IE_EX0__DISABLED | IE_EX1__DISABLED | IE_ESPI0__ENABLED
 442   1            | IE_ET0__DISABLED | IE_ET1__DISABLED | IE_ET2__DISABLED
 443   1            | IE_ES0__DISABLED;
 444   1        // [IE - Interrupt Enable]$
 445   1      
 446   1        // $[IP - Interrupt Priority]
 447   1        // [IP - Interrupt Priority]$
 448   1      
 449   1      }
 450          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    179    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       4
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----       1
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
