CC 1:

Registers:
$0: 0  $1: 8  $2: 7  
$3: 6  $4: 3  $5: 9  
$6: 5  $7: 2  $8: 7  

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID:
PC        	4    
Instruction	10001100101010000000000000000011

ID/EX:
ReadData1 	0    
ReadData2 	0    
sign_ext  	0    
Rs        	0    
Rt        	0    
Rd        	0    
Control Signals	000000000

EX/MEM:
ALUout    	0    
WriteData 	0    
Rt        	0    
Control Signals	00000

MEM/WB:
ReadData  	0    
ALUout    	0    
Control Signals	00   

==========================

CC 2:

Registers:
$0: 0  $1: 8  $2: 7  
$3: 6  $4: 3  $5: 9  
$6: 5  $7: 2  $8: 7  

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID:
PC        	8    
Instruction	00000001000000010010000000100100

ID/EX:
ReadData1 	9    
ReadData2 	7    
sign_ext  	3    
Rs        	5    
Rt        	8    
Rd        	0    
Control Signals	000101011

EX/MEM:
ALUout    	0    
WriteData 	0    
Rt        	0    
Control Signals	00000

MEM/WB:
ReadData  	0    
ALUout    	0    
Control Signals	00   

==========================

CC 3:

Registers:
$0: 0  $1: 8  $2: 7  
$3: 6  $4: 3  $5: 9  
$6: 5  $7: 2  $8: 7  

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID:
PC        	12   
Instruction	00110100011000110000000000000101

ID/EX:
ReadData1 	7    
ReadData2 	8    
sign_ext  	0    
Rs        	8    
Rt        	1    
Rd        	4    
Control Signals	110000010

EX/MEM:
ALUout    	12   
WriteData 	7    
Rt        	8    
Control Signals	01011

MEM/WB:
ReadData  	0    
ALUout    	0    
Control Signals	00   

==========================

CC 4:

Registers:
$0: 0  $1: 8  $2: 7  
$3: 6  $4: 3  $5: 9  
$6: 5  $7: 2  $8: 7  

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID:
PC        	16   
Instruction	00000001000001100011100000100010

ID/EX:
ReadData1 	6    
ReadData2 	6    
sign_ext  	5    
Rs        	3    
Rt        	3    
Rd        	0    
Control Signals	110000010

EX/MEM:
ALUout    	0    
WriteData 	8    
Rt        	4    
Control Signals	00010

MEM/WB:
ReadData  	8    
ALUout    	12   
Control Signals	11   

==========================

CC 5:

Registers:
$0: 0  $1: 8  $2: 7  
$3: 6  $4: 3  $5: 9  
$6: 5  $7: 2  $8: 8  

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID:
PC        	20   
Instruction	00000000000000000000000000000000

ID/EX:
ReadData1 	7    
ReadData2 	5    
sign_ext  	0    
Rs        	8    
Rt        	6    
Rd        	7    
Control Signals	110000010

EX/MEM:
ALUout    	0    
WriteData 	6    
Rt        	0    
Control Signals	00010

MEM/WB:
ReadData  	0    
ALUout    	0    
Control Signals	10   

==========================

CC 6:

Registers:
$0: 0  $1: 8  $2: 7  
$3: 6  $4: 0  $5: 9  
$6: 5  $7: 2  $8: 8  

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID:
PC        	24   
Instruction	00000000000000000000000000000000

ID/EX:
ReadData1 	0    
ReadData2 	0    
sign_ext  	0    
Rs        	0    
Rt        	0    
Rd        	0    
Control Signals	000000000

EX/MEM:
ALUout    	2    
WriteData 	5    
Rt        	7    
Control Signals	00010

MEM/WB:
ReadData  	0    
ALUout    	0    
Control Signals	10   

==========================

CC 7:

Registers:
$0: 0  $1: 8  $2: 7  
$3: 6  $4: 0  $5: 9  
$6: 5  $7: 2  $8: 8  

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID:
PC        	28   
Instruction	00000000000000000000000000000000

ID/EX:
ReadData1 	0    
ReadData2 	0    
sign_ext  	0    
Rs        	0    
Rt        	0    
Rd        	0    
Control Signals	000000000

EX/MEM:
ALUout    	0    
WriteData 	0    
Rt        	0    
Control Signals	00000

MEM/WB:
ReadData  	0    
ALUout    	2    
Control Signals	10   

==========================

CC 8:

Registers:
$0: 0  $1: 8  $2: 7  
$3: 6  $4: 0  $5: 9  
$6: 5  $7: 2  $8: 8  

Data memory:
00:	5
04:	5
08:	6
12:	8
16:	8

IF/ID:
PC        	32   
Instruction	00000000000000000000000000000000

ID/EX:
ReadData1 	0    
ReadData2 	0    
sign_ext  	0    
Rs        	0    
Rt        	0    
Rd        	0    
Control Signals	000000000

EX/MEM:
ALUout    	0    
WriteData 	0    
Rt        	0    
Control Signals	00000

MEM/WB:
ReadData  	0    
ALUout    	0    
Control Signals	00   

==========================

