#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xaf4060 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaf41f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xaeaa80 .functor NOT 1, L_0xb23100, C4<0>, C4<0>, C4<0>;
L_0xb22e60 .functor XOR 1, L_0xb22d00, L_0xb22dc0, C4<0>, C4<0>;
L_0xb22ff0 .functor XOR 1, L_0xb22e60, L_0xb22f20, C4<0>, C4<0>;
v0xb20630_0 .net *"_ivl_10", 0 0, L_0xb22f20;  1 drivers
v0xb20730_0 .net *"_ivl_12", 0 0, L_0xb22ff0;  1 drivers
v0xb20810_0 .net *"_ivl_2", 0 0, L_0xb22c60;  1 drivers
v0xb208d0_0 .net *"_ivl_4", 0 0, L_0xb22d00;  1 drivers
v0xb209b0_0 .net *"_ivl_6", 0 0, L_0xb22dc0;  1 drivers
v0xb20ae0_0 .net *"_ivl_8", 0 0, L_0xb22e60;  1 drivers
v0xb20bc0_0 .net "a", 0 0, v0xb1e6c0_0;  1 drivers
v0xb20c60_0 .net "b", 0 0, v0xb1e760_0;  1 drivers
v0xb20d00_0 .net "c", 0 0, v0xb1e800_0;  1 drivers
v0xb20da0_0 .var "clk", 0 0;
v0xb20e40_0 .net "d", 0 0, v0xb1e940_0;  1 drivers
v0xb20ee0_0 .net "q_dut", 0 0, L_0xb22b00;  1 drivers
v0xb20f80_0 .net "q_ref", 0 0, L_0xaeaaf0;  1 drivers
v0xb21020_0 .var/2u "stats1", 159 0;
v0xb210c0_0 .var/2u "strobe", 0 0;
v0xb21160_0 .net "tb_match", 0 0, L_0xb23100;  1 drivers
v0xb21220_0 .net "tb_mismatch", 0 0, L_0xaeaa80;  1 drivers
v0xb213f0_0 .net "wavedrom_enable", 0 0, v0xb1ea30_0;  1 drivers
v0xb21490_0 .net "wavedrom_title", 511 0, v0xb1ead0_0;  1 drivers
L_0xb22c60 .concat [ 1 0 0 0], L_0xaeaaf0;
L_0xb22d00 .concat [ 1 0 0 0], L_0xaeaaf0;
L_0xb22dc0 .concat [ 1 0 0 0], L_0xb22b00;
L_0xb22f20 .concat [ 1 0 0 0], L_0xaeaaf0;
L_0xb23100 .cmp/eeq 1, L_0xb22c60, L_0xb22ff0;
S_0xaf4380 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xaf41f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xae0ea0 .functor OR 1, v0xb1e6c0_0, v0xb1e760_0, C4<0>, C4<0>;
L_0xaf4ae0 .functor OR 1, v0xb1e800_0, v0xb1e940_0, C4<0>, C4<0>;
L_0xaeaaf0 .functor AND 1, L_0xae0ea0, L_0xaf4ae0, C4<1>, C4<1>;
v0xaeacf0_0 .net *"_ivl_0", 0 0, L_0xae0ea0;  1 drivers
v0xaead90_0 .net *"_ivl_2", 0 0, L_0xaf4ae0;  1 drivers
v0xae0ff0_0 .net "a", 0 0, v0xb1e6c0_0;  alias, 1 drivers
v0xae1090_0 .net "b", 0 0, v0xb1e760_0;  alias, 1 drivers
v0xb1db40_0 .net "c", 0 0, v0xb1e800_0;  alias, 1 drivers
v0xb1dc50_0 .net "d", 0 0, v0xb1e940_0;  alias, 1 drivers
v0xb1dd10_0 .net "q", 0 0, L_0xaeaaf0;  alias, 1 drivers
S_0xb1de70 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xaf41f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xb1e6c0_0 .var "a", 0 0;
v0xb1e760_0 .var "b", 0 0;
v0xb1e800_0 .var "c", 0 0;
v0xb1e8a0_0 .net "clk", 0 0, v0xb20da0_0;  1 drivers
v0xb1e940_0 .var "d", 0 0;
v0xb1ea30_0 .var "wavedrom_enable", 0 0;
v0xb1ead0_0 .var "wavedrom_title", 511 0;
E_0xaef000/0 .event negedge, v0xb1e8a0_0;
E_0xaef000/1 .event posedge, v0xb1e8a0_0;
E_0xaef000 .event/or E_0xaef000/0, E_0xaef000/1;
E_0xaef250 .event posedge, v0xb1e8a0_0;
E_0xad99f0 .event negedge, v0xb1e8a0_0;
S_0xb1e1c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xb1de70;
 .timescale -12 -12;
v0xb1e3c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb1e4c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xb1de70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb1ec30 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xaf41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb217c0 .functor AND 1, v0xb1e6c0_0, v0xb1e760_0, C4<1>, C4<1>;
L_0xb21850 .functor NOT 1, v0xb1e800_0, C4<0>, C4<0>, C4<0>;
L_0xb218e0 .functor AND 1, L_0xb217c0, L_0xb21850, C4<1>, C4<1>;
L_0xb21950 .functor AND 1, L_0xb218e0, v0xb1e940_0, C4<1>, C4<1>;
L_0xb21a40 .functor NOT 1, v0xb1e6c0_0, C4<0>, C4<0>, C4<0>;
L_0xb21ab0 .functor AND 1, L_0xb21a40, v0xb1e760_0, C4<1>, C4<1>;
L_0xb21bb0 .functor AND 1, L_0xb21ab0, v0xb1e800_0, C4<1>, C4<1>;
L_0xb21c70 .functor NOT 1, v0xb1e940_0, C4<0>, C4<0>, C4<0>;
L_0xb21d30 .functor AND 1, L_0xb21bb0, L_0xb21c70, C4<1>, C4<1>;
L_0xb21e40 .functor OR 1, L_0xb21950, L_0xb21d30, C4<0>, C4<0>;
L_0xb21fb0 .functor NOT 1, v0xb1e760_0, C4<0>, C4<0>, C4<0>;
L_0xb22020 .functor AND 1, v0xb1e6c0_0, L_0xb21fb0, C4<1>, C4<1>;
L_0xb22100 .functor AND 1, L_0xb22020, v0xb1e800_0, C4<1>, C4<1>;
L_0xb221c0 .functor AND 1, L_0xb22100, v0xb1e940_0, C4<1>, C4<1>;
L_0xb22090 .functor OR 1, L_0xb21e40, L_0xb221c0, C4<0>, C4<0>;
L_0xb223a0 .functor AND 1, v0xb1e6c0_0, v0xb1e760_0, C4<1>, C4<1>;
L_0xb226c0 .functor AND 1, L_0xb223a0, v0xb1e800_0, C4<1>, C4<1>;
L_0xb22890 .functor AND 1, L_0xb226c0, v0xb1e940_0, C4<1>, C4<1>;
L_0xb22b00 .functor OR 1, L_0xb22090, L_0xb22890, C4<0>, C4<0>;
v0xb1ef20_0 .net *"_ivl_0", 0 0, L_0xb217c0;  1 drivers
v0xb1f000_0 .net *"_ivl_10", 0 0, L_0xb21ab0;  1 drivers
v0xb1f0e0_0 .net *"_ivl_12", 0 0, L_0xb21bb0;  1 drivers
v0xb1f1d0_0 .net *"_ivl_14", 0 0, L_0xb21c70;  1 drivers
v0xb1f2b0_0 .net *"_ivl_16", 0 0, L_0xb21d30;  1 drivers
v0xb1f3e0_0 .net *"_ivl_18", 0 0, L_0xb21e40;  1 drivers
v0xb1f4c0_0 .net *"_ivl_2", 0 0, L_0xb21850;  1 drivers
v0xb1f5a0_0 .net *"_ivl_20", 0 0, L_0xb21fb0;  1 drivers
v0xb1f680_0 .net *"_ivl_22", 0 0, L_0xb22020;  1 drivers
v0xb1f760_0 .net *"_ivl_24", 0 0, L_0xb22100;  1 drivers
v0xb1f840_0 .net *"_ivl_26", 0 0, L_0xb221c0;  1 drivers
v0xb1f920_0 .net *"_ivl_28", 0 0, L_0xb22090;  1 drivers
v0xb1fa00_0 .net *"_ivl_30", 0 0, L_0xb223a0;  1 drivers
v0xb1fae0_0 .net *"_ivl_32", 0 0, L_0xb226c0;  1 drivers
v0xb1fbc0_0 .net *"_ivl_34", 0 0, L_0xb22890;  1 drivers
v0xb1fca0_0 .net *"_ivl_4", 0 0, L_0xb218e0;  1 drivers
v0xb1fd80_0 .net *"_ivl_6", 0 0, L_0xb21950;  1 drivers
v0xb1fe60_0 .net *"_ivl_8", 0 0, L_0xb21a40;  1 drivers
v0xb1ff40_0 .net "a", 0 0, v0xb1e6c0_0;  alias, 1 drivers
v0xb1ffe0_0 .net "b", 0 0, v0xb1e760_0;  alias, 1 drivers
v0xb200d0_0 .net "c", 0 0, v0xb1e800_0;  alias, 1 drivers
v0xb201c0_0 .net "d", 0 0, v0xb1e940_0;  alias, 1 drivers
v0xb202b0_0 .net "q", 0 0, L_0xb22b00;  alias, 1 drivers
S_0xb20410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xaf41f0;
 .timescale -12 -12;
E_0xaeeda0 .event anyedge, v0xb210c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb210c0_0;
    %nor/r;
    %assign/vec4 v0xb210c0_0, 0;
    %wait E_0xaeeda0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb1de70;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1e940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1e800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1e760_0, 0;
    %assign/vec4 v0xb1e6c0_0, 0;
    %wait E_0xad99f0;
    %wait E_0xaef250;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1e940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1e800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1e760_0, 0;
    %assign/vec4 v0xb1e6c0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaef000;
    %load/vec4 v0xb1e6c0_0;
    %load/vec4 v0xb1e760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1e800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb1e940_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb1e940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1e800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1e760_0, 0;
    %assign/vec4 v0xb1e6c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xb1e4c0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaef000;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xb1e940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1e800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb1e760_0, 0;
    %assign/vec4 v0xb1e6c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xaf41f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb20da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb210c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xaf41f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xb20da0_0;
    %inv;
    %store/vec4 v0xb20da0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xaf41f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb1e8a0_0, v0xb21220_0, v0xb20bc0_0, v0xb20c60_0, v0xb20d00_0, v0xb20e40_0, v0xb20f80_0, v0xb20ee0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xaf41f0;
T_7 ;
    %load/vec4 v0xb21020_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xb21020_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb21020_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xb21020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb21020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb21020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb21020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xaf41f0;
T_8 ;
    %wait E_0xaef000;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb21020_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb21020_0, 4, 32;
    %load/vec4 v0xb21160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xb21020_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb21020_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb21020_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb21020_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xb20f80_0;
    %load/vec4 v0xb20f80_0;
    %load/vec4 v0xb20ee0_0;
    %xor;
    %load/vec4 v0xb20f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xb21020_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb21020_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xb21020_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb21020_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/circuit3/iter0/response9/top_module.sv";
