create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list {evr/evr_trigs[rcvd_clk]}]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {evr_trigs[ts_s][0]} {evr_trigs[ts_s][1]} {evr_trigs[ts_s][2]} {evr_trigs[ts_s][3]} {evr_trigs[ts_s][4]} {evr_trigs[ts_s][5]} {evr_trigs[ts_s][6]} {evr_trigs[ts_s][7]} {evr_trigs[ts_s][8]} {evr_trigs[ts_s][9]} {evr_trigs[ts_s][10]} {evr_trigs[ts_s][11]} {evr_trigs[ts_s][12]} {evr_trigs[ts_s][13]} {evr_trigs[ts_s][14]} {evr_trigs[ts_s][15]} {evr_trigs[ts_s][16]} {evr_trigs[ts_s][17]} {evr_trigs[ts_s][18]} {evr_trigs[ts_s][19]} {evr_trigs[ts_s][20]} {evr_trigs[ts_s][21]} {evr_trigs[ts_s][22]} {evr_trigs[ts_s][23]} {evr_trigs[ts_s][24]} {evr_trigs[ts_s][25]} {evr_trigs[ts_s][26]} {evr_trigs[ts_s][27]} {evr_trigs[ts_s][28]} {evr_trigs[ts_s][29]} {evr_trigs[ts_s][30]} {evr_trigs[ts_s][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {evr_trigs[ts_ns][0]} {evr_trigs[ts_ns][1]} {evr_trigs[ts_ns][2]} {evr_trigs[ts_ns][3]} {evr_trigs[ts_ns][4]} {evr_trigs[ts_ns][5]} {evr_trigs[ts_ns][6]} {evr_trigs[ts_ns][7]} {evr_trigs[ts_ns][8]} {evr_trigs[ts_ns][9]} {evr_trigs[ts_ns][10]} {evr_trigs[ts_ns][11]} {evr_trigs[ts_ns][12]} {evr_trigs[ts_ns][13]} {evr_trigs[ts_ns][14]} {evr_trigs[ts_ns][15]} {evr_trigs[ts_ns][16]} {evr_trigs[ts_ns][17]} {evr_trigs[ts_ns][18]} {evr_trigs[ts_ns][19]} {evr_trigs[ts_ns][20]} {evr_trigs[ts_ns][21]} {evr_trigs[ts_ns][22]} {evr_trigs[ts_ns][23]} {evr_trigs[ts_ns][24]} {evr_trigs[ts_ns][25]} {evr_trigs[ts_ns][26]} {evr_trigs[ts_ns][27]} {evr_trigs[ts_ns][28]} {evr_trigs[ts_ns][29]} {evr_trigs[ts_ns][30]} {evr_trigs[ts_ns][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {evr_trigs[tbt_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {evr_trigs[sa_trig_stretch]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {evr_trigs[inj_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {evr_trigs[fa_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {evr_trigs[sa_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {evr_trigs[pm_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {evr_trigs[inj_trig_stretch]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list sys/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {evr_params[reset][0]} {evr_params[reset][1]} {evr_params[reset][2]} {evr_params[reset][3]} {evr_params[reset][4]} {evr_params[reset][5]} {evr_params[reset][6]} {evr_params[reset][7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 8 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {evr_params[pm_eventno][0]} {evr_params[pm_eventno][1]} {evr_params[pm_eventno][2]} {evr_params[pm_eventno][3]} {evr_params[pm_eventno][4]} {evr_params[pm_eventno][5]} {evr_params[pm_eventno][6]} {evr_params[pm_eventno][7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 8 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {evr_params[inj_eventno][0]} {evr_params[inj_eventno][1]} {evr_params[inj_eventno][2]} {evr_params[inj_eventno][3]} {evr_params[inj_eventno][4]} {evr_params[inj_eventno][5]} {evr_params[inj_eventno][6]} {evr_params[inj_eventno][7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list tenkhz_trig]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets pl_clk0]
