# do tpriscv_g4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:32 on Jun 22,2023
# vlog -work work tpriscv_g4.vo 
# -- Compiling module tpriscv_g4
# 
# Top level modules:
# 	tpriscv_g4
# End time: 16:15:33 on Jun 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:33 on Jun 22,2023
# vlog -work work Waveform.vwf.vt 
# -- Compiling module tpriscv_g4_vlg_vec_tst
# 
# Top level modules:
# 	tpriscv_g4_vlg_vec_tst
# End time: 16:15:34 on Jun 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.tpriscv_g4_vlg_vec_tst 
# Start time: 16:15:34 on Jun 22,2023
# Loading work.tpriscv_g4_vlg_vec_tst
# Loading work.tpriscv_g4
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 33716 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
#  Note : Cycloneive PLL locked to incoming clock
# Time: 90000  Instance: tpriscv_g4_vlg_vec_tst.i1.\inst17|altpll_component|auto_generated|pll1 
# Simulation time: 0 ps
# ** Note: $finish    : Waveform.vwf.vt(93)
#    Time: 1 us  Iteration: 0  Instance: /tpriscv_g4_vlg_vec_tst
# End time: 16:15:41 on Jun 22,2023, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
