-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_axi_decision_function_22 is
port (
    ap_ready : OUT STD_LOGIC;
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of myproject_axi_decision_function_22 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_11E48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010001111001001000";
    constant ap_const_lv32_FFFEA0CB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111101010000011001011";
    constant ap_const_lv32_1E77A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011110011101111010";
    constant ap_const_lv32_13DE4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010011110111100100";
    constant ap_const_lv32_F16D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001111000101101101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_10DA2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000110110100010";
    constant ap_const_lv32_1A12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011010000100101111";
    constant ap_const_lv32_FFFF8A76 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111000101001110110";
    constant ap_const_lv32_E3EC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001110001111101100";
    constant ap_const_lv32_89D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000100111011000";
    constant ap_const_lv32_1BDEF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011011110111101111";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal comparison_fu_68_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_27_fu_74_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_fu_104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_24_fu_80_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_39_fu_98_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_4_fu_122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_25_fu_86_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_41_fu_110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_26_fu_92_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_42_fu_116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_fu_128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln208_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_43_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_fu_152_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_9_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_fu_162_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln208_10_fu_176_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_10_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_44_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_4_fu_184_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_11_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_11_fu_194_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_216_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_12_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_216_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_axi_mux_63_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mux_63_32_1_1_U21 : component myproject_axi_mux_63_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_10DA2,
        din1 => ap_const_lv32_1A12F,
        din2 => ap_const_lv32_FFFF8A76,
        din3 => ap_const_lv32_E3EC,
        din4 => ap_const_lv32_89D8,
        din5 => ap_const_lv32_1BDEF,
        din6 => tmp_fu_216_p7,
        dout => tmp_fu_216_p8);




    activation_39_fu_98_p2 <= (comparison_fu_68_p2 xor ap_const_lv1_1);
    activation_41_fu_110_p2 <= (xor_ln195_fu_104_p2 and comparison_fu_68_p2);
    activation_42_fu_116_p2 <= (comparison_24_fu_80_p2 and activation_39_fu_98_p2);
    activation_43_fu_134_p2 <= (comparison_25_fu_86_p2 and activation_41_fu_110_p2);
    activation_44_fu_140_p2 <= (comparison_26_fu_92_p2 and activation_42_fu_116_p2);
    activation_fu_128_p2 <= (xor_ln195_4_fu_122_p2 and activation_39_fu_98_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        tmp_fu_216_p8 when (or_ln208_12_fu_202_p2(0) = '1') else 
        ap_const_lv32_0;
    comparison_24_fu_80_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_1E77A)) else "0";
    comparison_25_fu_86_p2 <= "1" when (signed(p_read3) < signed(ap_const_lv32_13DE4)) else "0";
    comparison_26_fu_92_p2 <= "1" when (signed(p_read2) < signed(ap_const_lv32_F16D)) else "0";
    comparison_27_fu_74_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_FFFEA0CB)) else "0";
    comparison_fu_68_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_11E48)) else "0";
    or_ln208_10_fu_170_p2 <= (or_ln208_fu_146_p2 or activation_41_fu_110_p2);
    or_ln208_11_fu_188_p2 <= (or_ln208_10_fu_170_p2 or activation_44_fu_140_p2);
    or_ln208_12_fu_202_p2 <= (or_ln208_10_fu_170_p2 or activation_42_fu_116_p2);
    or_ln208_9_fu_156_p2 <= (or_ln208_fu_146_p2 or activation_43_fu_134_p2);
    or_ln208_fu_146_p2 <= (comparison_27_fu_74_p2 or activation_fu_128_p2);
    select_ln208_10_fu_176_p3 <= 
        select_ln208_fu_162_p3 when (or_ln208_9_fu_156_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln208_11_fu_194_p3 <= 
        zext_ln208_4_fu_184_p1 when (or_ln208_10_fu_170_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln208_fu_162_p3 <= 
        zext_ln208_fu_152_p1 when (or_ln208_fu_146_p2(0) = '1') else 
        ap_const_lv2_2;
    tmp_fu_216_p7 <= 
        select_ln208_11_fu_194_p3 when (or_ln208_11_fu_188_p2(0) = '1') else 
        ap_const_lv3_5;
    xor_ln195_4_fu_122_p2 <= (comparison_24_fu_80_p2 xor ap_const_lv1_1);
    xor_ln195_fu_104_p2 <= (comparison_27_fu_74_p2 xor ap_const_lv1_1);
    zext_ln208_4_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln208_10_fu_176_p3),3));
    zext_ln208_fu_152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln195_fu_104_p2),2));
end behav;
