DRAM.v,verilog,xil_defaultlib,../../../../digital_twin.gen/sources_1/ip/DRAM/sim/DRAM.v,incdir="../../../../digital_twin.gen/sources_1/ip/ILA_DRAM/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
