

================================================================
== Vivado HLS Report for 'get_result'
================================================================
* Date:           Tue Apr  3 14:51:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        exact_dot_product
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.11|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 4.06ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%CompleteRegister_m_c = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %CompleteRegister_m_cr_V_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 127)" [exact_dot_product/complete_register.cpp:19]
ST_1 : Operation 8 [1/1] (1.08ns)   --->   "%flipped_V = xor i128 %CompleteRegister_m_c, -1" [exact_dot_product/complete_register.cpp:25]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %flipped_V, i32 64, i32 127)" [exact_dot_product/complete_register.cpp:26]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_3 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %CompleteRegister_m_c, i32 64, i32 127)" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 11 [1/1] (4.06ns)   --->   "%tmp_29 = call i64 @llvm.ctlz.i64(i64 %p_Result_3, i1 true) nounwind" [exact_dot_product/complete_register.cpp:28]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.77ns)   --->   "%tmp_34 = icmp eq i64 %p_Result_3, 0" [exact_dot_product/complete_register.cpp:28]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s_22 = trunc i128 %flipped_V to i64" [exact_dot_product/complete_register.cpp:26]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_2 = trunc i128 %CompleteRegister_m_c to i64" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 15 [1/1] (4.06ns)   --->   "%tmp_27 = call i64 @llvm.ctlz.i64(i64 %p_Result_2, i1 true) nounwind" [exact_dot_product/complete_register.cpp:28]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i64 %tmp_27 to i8" [exact_dot_product/complete_register.cpp:28]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i64 %tmp_29 to i8" [exact_dot_product/complete_register.cpp:28]

 <State 2> : 4.06ns
ST_2 : Operation 18 [1/1] (4.06ns)   --->   "%tmp_32 = call i64 @llvm.ctlz.i64(i64 %p_Result_s, i1 true) nounwind" [exact_dot_product/complete_register.cpp:26]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.77ns)   --->   "%tmp_33 = icmp eq i64 %p_Result_s, 0" [exact_dot_product/complete_register.cpp:26]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (4.06ns)   --->   "%tmp_s = call i64 @llvm.ctlz.i64(i64 %p_Result_s_22, i1 true) nounwind" [exact_dot_product/complete_register.cpp:26]   --->   Core 59 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %tmp_s to i8" [exact_dot_product/complete_register.cpp:26]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %tmp_32 to i8" [exact_dot_product/complete_register.cpp:26]
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%tmp_38 = add i8 %tmp_39, %tmp_40" [exact_dot_product/complete_register.cpp:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.37ns)   --->   "%leading_signs_V_1 = select i1 %tmp_34, i8 %tmp_38, i8 %tmp_40" [exact_dot_product/complete_register.cpp:28]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 3> : 3.29ns
ST_3 : Operation 25 [1/1] (1.91ns)   --->   "%tmp_37 = add i8 %tmp, %tmp_36" [exact_dot_product/complete_register.cpp:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node leading_signs_V_2)   --->   "%leading_signs_V = select i1 %tmp_33, i8 %tmp_37, i8 %tmp_36" [exact_dot_product/complete_register.cpp:26]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.55ns)   --->   "%tmp_31 = icmp eq i8 %leading_signs_V_1, -128" [exact_dot_product/complete_register.cpp:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.37ns) (out node of the LUT)   --->   "%leading_signs_V_2 = select i1 %p_Repl2_2, i8 %leading_signs_V, i8 %leading_signs_V_1" [exact_dot_product/complete_register.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i8 %leading_signs_V_2 to i5" [exact_dot_product/complete_register.cpp:35]

 <State 4> : 3.85ns
ST_4 : Operation 30 [1/1] (1.78ns)   --->   "%tmp_35 = sub i5 0, %tmp_41" [exact_dot_product/complete_register.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i8 %leading_signs_V_2 to i9" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 32 [1/1] (1.91ns)   --->   "%addconv = sub i9 126, %rhs_V_cast" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i9 %addconv to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %addconv, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %tmp_37_cast)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 36 [1/1] (1.66ns)   --->   "%tmp_46_1 = icmp sgt i9 %addconv, 0" [exact_dot_product/complete_register.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.93ns)   --->   "%index_assign_1_1 = add i9 -1, %addconv" [exact_dot_product/complete_register.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%index_assign_1_1_cas = sext i9 %index_assign_1_1 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_1_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 40 [1/1] (1.93ns)   --->   "%r_V_2 = add i9 -2, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_2, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%index_assign_1_2_cas = sext i9 %r_V_2 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_2_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 44 [1/1] (1.93ns)   --->   "%r_V_3 = add i9 -3, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_3, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%index_assign_1_3_cas = sext i9 %r_V_3 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_3_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 48 [1/1] (1.93ns)   --->   "%r_V_4 = add i9 -4, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_4, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%index_assign_1_4_cas = sext i9 %r_V_4 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_4_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 52 [1/1] (1.93ns)   --->   "%r_V_5 = add i9 -5, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_5, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%index_assign_1_5_cas = sext i9 %r_V_5 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_5_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 56 [1/1] (1.93ns)   --->   "%r_V_6 = add i9 -6, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_6, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%index_assign_1_6_cas = sext i9 %r_V_6 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_6_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 60 [1/1] (1.93ns)   --->   "%r_V_7 = add i9 -7, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_7, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%index_assign_1_7_cas = sext i9 %r_V_7 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_7_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 64 [1/1] (1.93ns)   --->   "%r_V_8 = add i9 -8, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_8, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%index_assign_1_8_cas = sext i9 %r_V_8 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_8_cas)" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 68 [1/1] (1.93ns)   --->   "%r_V_9 = add i9 -9, %addconv" [exact_dot_product/complete_register.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V_9, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%index_assign_1_9_cas = sext i9 %r_V_9 to i32" [exact_dot_product/complete_register.cpp:42]
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %CompleteRegister_m_c, i32 %index_assign_1_9_cas)" [exact_dot_product/complete_register.cpp:42]

 <State 5> : 4.11ns
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%exponent_V = xor i5 %tmp_35, -16" [exact_dot_product/complete_register.cpp:35]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_4 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_43, i9 0)" [exact_dot_product/complete_register.cpp:42]
ST_5 : Operation 74 [1/1] (1.37ns)   --->   "%p_0265_1 = select i1 %tmp_42, i10 0, i10 %p_Result_4" [exact_dot_product/complete_register.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.93ns)   --->   "%tmp_45 = and i1 %tmp_46_1, %tmp_44" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev5 = xor i1 %tmp_46, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_48 = and i1 %tmp_47, %rev5" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev8 = xor i1 %tmp_49, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_52 = and i1 %tmp_51, %rev8" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev = xor i1 %tmp_53, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_55 = and i1 %tmp_54, %rev" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev1 = xor i1 %tmp_56, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_58 = and i1 %tmp_57, %rev1" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev2 = xor i1 %tmp_64, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_59 = and i1 %tmp_65, %rev2" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev3 = xor i1 %tmp_66, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_60 = and i1 %tmp_67, %rev3" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev4 = xor i1 %tmp_68, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_61 = and i1 %tmp_69, %rev4" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%rev6 = xor i1 %tmp_70, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_62 = and i1 %tmp_71, %rev6" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_63 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_45, i1 %tmp_48, i1 %tmp_52, i1 %tmp_55, i1 %tmp_58, i1 %tmp_59, i1 %tmp_60, i1 %tmp_61, i1 %tmp_62)" [exact_dot_product/complete_register.cpp:40]
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_0265_1_9 = call i10 @_ssdm_op_PartSet.i10.i10.i9.i32.i32(i10 %p_0265_1, i9 %tmp_63, i32 0, i32 8)" [exact_dot_product/complete_register.cpp:40]
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not = xor i1 %tmp_71, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_50 = or i1 %tmp_70, %p_not" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not1 = xor i1 %tmp_69, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_1 = or i1 %tmp_68, %p_not1" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not2 = xor i1 %tmp_67, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_2 = or i1 %tmp_66, %p_not2" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not3 = xor i1 %tmp_65, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_3 = or i1 %tmp_64, %p_not3" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not4 = xor i1 %tmp_57, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_4 = or i1 %tmp_56, %p_not4" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not5 = xor i1 %tmp_54, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_5 = or i1 %tmp_53, %p_not5" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not6 = xor i1 %tmp_51, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_6 = or i1 %tmp_49, %p_not6" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_not7 = xor i1 %tmp_47, true" [exact_dot_product/complete_register.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_7 = or i1 %tmp_46, %p_not7" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_8 = xor i1 %tmp_45, true" [exact_dot_product/complete_register.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_0265_1, i32 9)" [exact_dot_product/complete_register.cpp:50]
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%tmp_49_9 = xor i1 %tmp_72, true" [exact_dot_product/complete_register.cpp:50]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_Result_28_9 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_49_9, i1 %tmp_49_8, i1 %tmp_49_7, i1 %tmp_49_6, i1 %tmp_49_5, i1 %tmp_49_4, i1 %tmp_49_3, i1 %tmp_49_2, i1 %tmp_49_1, i1 %tmp_50)" [exact_dot_product/complete_register.cpp:50]
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Result_5)   --->   "%p_Repl2_s = select i1 %p_Repl2_2, i10 %p_Result_28_9, i10 %p_0265_1_9" [exact_dot_product/complete_register.cpp:54]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Result_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10(i1 %p_Repl2_2, i5 %exponent_V, i10 %p_Repl2_s)" [exact_dot_product/complete_register.cpp:54]
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V)   --->   "%sel_tmp = xor i1 %p_Repl2_2, true" [exact_dot_product/complete_register.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V)   --->   "%sel_tmp1 = and i1 %tmp_31, %sel_tmp" [exact_dot_product/complete_register.cpp:29]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.37ns) (out node of the LUT)   --->   "%agg_result_V = select i1 %sel_tmp1, i16 0, i16 %p_Result_5" [exact_dot_product/complete_register.cpp:29]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "ret i16 %agg_result_V" [exact_dot_product/complete_register.cpp:57]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.06ns
The critical path consists of the following:
	wire read on port 'CompleteRegister_m_cr_V_read' [2]  (0 ns)
	'ctlz' operation ('tmp_29', exact_dot_product/complete_register.cpp:28) [9]  (4.06 ns)

 <State 2>: 4.06ns
The critical path consists of the following:
	'ctlz' operation ('tmp_32', exact_dot_product/complete_register.cpp:26) [6]  (4.06 ns)

 <State 3>: 3.29ns
The critical path consists of the following:
	'add' operation ('tmp_37', exact_dot_product/complete_register.cpp:26) [15]  (1.92 ns)
	'select' operation ('leading_signs.V', exact_dot_product/complete_register.cpp:26) [16]  (0 ns)
	'select' operation ('leading_signs.V', exact_dot_product/complete_register.cpp:19) [24]  (1.37 ns)

 <State 4>: 3.85ns
The critical path consists of the following:
	'sub' operation ('addconv', exact_dot_product/complete_register.cpp:40) [29]  (1.92 ns)
	'add' operation ('r_V_6', exact_dot_product/complete_register.cpp:40) [64]  (1.94 ns)

 <State 5>: 4.11ns
The critical path consists of the following:
	'select' operation ('p_0265_1', exact_dot_product/complete_register.cpp:40) [34]  (1.37 ns)
	'xor' operation ('tmp_49_9', exact_dot_product/complete_register.cpp:50) [108]  (0 ns)
	'select' operation ('__Repl2__', exact_dot_product/complete_register.cpp:54) [110]  (0 ns)
	'select' operation ('agg_result_V', exact_dot_product/complete_register.cpp:29) [114]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
