INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.gen/sources_1/ip/instr_mem/sim/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/ALUA_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUA_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/ALUB_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUB_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/Branch_Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/CPU_Copy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Copy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/Dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/Instr_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/MUX_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/MUX_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/Mem_sdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_sdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sources_1/new/npc_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD_Projects/LABH6/LABH6.srcs/sim_1/new/CPU_Copy_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Copy_tb
