// Seed: 40168926
`timescale 1ps / 1ps
module module_0 ();
  logic id_1;
  type_7(
      id_2, 1, id_3
  );
  string id_4;
  type_9(
      1, 1
  );
  logic id_5 = 1;
  initial
    #1 begin
      id_5 = 1'b0;
      #1;
    end
  assign id_4 = "";
endmodule
